Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  8 21:02:05 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JESD204_UDP_TOP_timing_summary_routed.rpt -pb JESD204_UDP_TOP_timing_summary_routed.pb -rpx JESD204_UDP_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : JESD204_UDP_TOP
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   1           
TIMING-7   Critical Warning  No common node between related clocks            1           
TIMING-17  Critical Warning  Non-clocked sequential cell                      300         
PDRC-190   Warning           Suboptimally placed synchronized register chain  14          
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-10  Warning           Missing property on synchronizer                 1           
TIMING-16  Warning           Large setup violation                            34          
TIMING-18  Warning           Missing input or output delay                    11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (809)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: jesd_ref_clk_p (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (809)
--------------------------------------------------
 There are 809 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.349     -205.762                    265                30046        0.050        0.000                      0                30006        0.264        0.000                       0                 11193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                             ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                        {0.000 16.500}       33.000          30.303          
eth_rxc                                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
sys_clk_p                                                                                                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_100_clk_wiz_0                                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_120_clk_wiz_0                                                                                                                                                                                               {0.000 4.167}        8.333           120.000         
  clk_200_clk_wiz_0                                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_50_clk_wiz_0                                                                                                                                                                                                {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                                                                              {0.000 2.500}        5.000           200.000         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.391        0.000                      0                  928        0.088        0.000                      0                  928       15.732        0.000                       0                   483  
eth_rxc                                                                                           1.457        0.000                      0                 3148        0.108        0.000                      0                 3148        3.358        0.000                       0                   964  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_100_clk_wiz_0                                                                               5.575        0.000                      0                 1378        0.050        0.000                      0                 1378        4.286        0.000                       0                   875  
  clk_120_clk_wiz_0                                                                               1.063        0.000                      0                24168        0.062        0.000                      0                24168        3.399        0.000                       0                  8774  
  clk_200_clk_wiz_0                                                                               3.739        0.000                      0                    7        0.164        0.000                      0                    7        0.264        0.000                       0                    10  
  clk_50_clk_wiz_0                                                                               15.506        0.000                      0                  120        0.146        0.000                      0                  120        9.600        0.000                       0                    83  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_120_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.680        0.000                      0                    8                                                                        
clk_120_clk_wiz_0                                                                           eth_rxc                                                                                           7.672        0.000                      0                   12                                                                        
clk_50_clk_wiz_0                                                                            eth_rxc                                                                                           0.363        0.000                      0                   28        0.326        0.000                      0                   28  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_120_clk_wiz_0                                                                                32.324        0.000                      0                    8                                                                        
eth_rxc                                                                                     clk_120_clk_wiz_0                                                                                 7.352        0.000                      0                   12                                                                        
clk_100_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                                -0.196       -0.196                      1                    2        0.079        0.000                      0                    2  
clk_50_clk_wiz_0                                                                            clk_120_clk_wiz_0                                                                                -1.349     -205.566                    264                  264        0.166        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_100_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                                 6.222        0.000                      0                   44        0.415        0.000                      0                   44  
**async_default**                                                                           clk_120_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                                 6.338        0.000                      0                  105        0.234        0.000                      0                  105  
**async_default**                                                                           clk_50_clk_wiz_0                                                                            clk_200_clk_wiz_0                                                                                 2.556        0.000                      0                    7        0.481        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.222        0.000                      0                  100        0.296        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_100_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_100_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                           
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_120_clk_wiz_0                                                                           
(none)                                                                                      eth_rxc                                                                                     clk_120_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  eth_rxc                                                                                     
(none)                                                                                      clk_120_clk_wiz_0                                                                           eth_rxc                                                                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_120_clk_wiz_0                                                                                                                                                                       
(none)                                                                                      clk_200_clk_wiz_0                                                                                                                                                                       
(none)                                                                                      clk_50_clk_wiz_0                                                                                                                                                                        
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      eth_rxc                                                                                                                                                                                 
(none)                                                                                                                                                                                  clk_100_clk_wiz_0                                                                           
(none)                                                                                                                                                                                  clk_120_clk_wiz_0                                                                           
(none)                                                                                                                                                                                  clk_50_clk_wiz_0                                                                            
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  eth_rxc                                                                                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.750ns (20.936%)  route 2.832ns (79.064%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     7.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     8.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X89Y301        FDRE (Setup_fdre_C_D)        0.034    37.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 29.391    

Slack (MET) :             29.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.750ns (20.947%)  route 2.831ns (79.054%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.471     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X90Y302        FDRE (Setup_fdre_C_D)        0.064    37.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 29.423    

Slack (MET) :             29.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.750ns (20.970%)  route 2.827ns (79.030%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X90Y302        FDRE (Setup_fdre_C_D)        0.065    37.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 29.428    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.750ns (21.480%)  route 2.742ns (78.520%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.382     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     7.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X90Y302        FDRE (Setup_fdre_C_D)        0.066    37.480    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.750ns (21.681%)  route 2.709ns (78.319%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.349     7.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     7.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X89Y301        FDRE (Setup_fdre_C_D)        0.034    37.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.652ns (18.839%)  route 2.809ns (81.161%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.645ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.695     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I0_O)        0.043     7.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.415     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X89Y303        LUT6 (Prop_lut6_I0_O)        0.043     7.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.645    37.474    
                         clock uncertainty           -0.035    37.439    
    SLICE_X89Y303        FDRE (Setup_fdre_C_D)        0.034    37.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.750ns (22.128%)  route 2.639ns (77.872%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.279     7.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I2_O)        0.132     7.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.624    37.453    
                         clock uncertainty           -0.035    37.418    
    SLICE_X88Y303        FDRE (Setup_fdre_C_D)        0.033    37.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 29.587    

Slack (MET) :             29.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.750ns (22.214%)  route 2.626ns (77.786%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.661     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X89Y303        LUT5 (Prop_lut5_I1_O)        0.052     7.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.266     7.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.620    37.449    
                         clock uncertainty           -0.035    37.414    
    SLICE_X89Y301        FDRE (Setup_fdre_C_D)        0.033    37.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.447    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 29.596    

Slack (MET) :             29.628ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.652ns (19.466%)  route 2.697ns (80.534%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y303        FDRE (Prop_fdre_C_Q)         0.204     4.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.242     5.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X86Y305        LUT4 (Prop_lut4_I1_O)        0.126     6.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.457     6.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X83Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X83Y305        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.664     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I5_O)        0.043     7.446 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.335     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I5_O)        0.043     7.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.624    37.453    
                         clock uncertainty           -0.035    37.418    
    SLICE_X88Y303        FDRE (Setup_fdre_C_D)        0.034    37.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.452    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 29.628    

Slack (MET) :             29.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.309ns (11.311%)  route 2.423ns (88.689%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 36.679 - 33.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.382     4.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y294        FDRE (Prop_fdre_C_Q)         0.223     4.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.817     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X79Y284        LUT6 (Prop_lut6_I0_O)        0.043     5.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.852     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X60Y281        LUT2 (Prop_lut2_I0_O)        0.043     6.290 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.754     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X74Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.196    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.490    37.169    
                         clock uncertainty           -0.035    37.134    
    SLICE_X74Y284        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.831    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                 29.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.733%)  route 0.146ns (59.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X73Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y283        FDCE (Prop_fdce_C_Q)         0.100     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.146     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.461     2.160    
    SLICE_X74Y283        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y283        FDCE (Prop_fdce_C_Q)         0.091     2.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.480     2.142    
    SLICE_X70Y283        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.894%)  route 0.099ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y283        FDCE (Prop_fdce_C_Q)         0.091     2.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     2.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.480     2.142    
    SLICE_X70Y283        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.599%)  route 0.238ns (70.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.611     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y294        FDRE (Prop_fdre_C_Q)         0.100     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/Q
                         net (fo=4, routed)           0.238     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg_0
    SLICE_X77Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X77Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.296     2.331    
    SLICE_X77Y291        FDRE (Hold_fdre_C_D)         0.040     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y283        FDCE (Prop_fdce_C_Q)         0.100     2.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.490     2.134    
    SLICE_X61Y283        FDCE (Hold_fdce_C_D)         0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDCE (Prop_fdce_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.492     2.137    
    SLICE_X83Y288        FDCE (Hold_fdce_C_D)         0.047     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y284        FDCE (Prop_fdce_C_Q)         0.100     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.490     2.135    
    SLICE_X61Y284        FDCE (Hold_fdce_C_D)         0.047     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y285        FDPE (Prop_fdpe_C_Q)         0.100     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X61Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.491     2.135    
    SLICE_X61Y285        FDPE (Hold_fdpe_C_D)         0.047     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y282        FDCE (Prop_fdce_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.057     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X60Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.490     2.133    
    SLICE_X60Y282        FDCE (Hold_fdce_C_D)         0.047     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDCE (Prop_fdce_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.492     2.137    
    SLICE_X83Y288        FDCE (Hold_fdce_C_D)         0.044     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y291  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y294  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y291  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X79Y292  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y293  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y293  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y294  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.352ns (5.601%)  route 5.933ns (94.399%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.201     4.764    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y224        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_fdre_C_Q)         0.223     4.987 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/Q
                         net (fo=12, routed)          1.485     6.472    net_udp_loop_inst1/fifo_data_count[7]
    SLICE_X108Y223       LUT5 (Prop_lut5_I0_O)        0.043     6.515 r  net_udp_loop_inst1/start_cnt[4]_i_7/O
                         net (fo=1, routed)           0.328     6.842    net_udp_loop_inst1/start_cnt[4]_i_7_n_0
    SLICE_X110Y223       LUT6 (Prop_lut6_I3_O)        0.043     6.885 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.908     8.794    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.043     8.837 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.212    11.049    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.086    12.388    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.354    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X113Y222       FDCE (Setup_fdce_C_CE)      -0.201    12.506    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.352ns (5.601%)  route 5.933ns (94.399%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.201     4.764    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y224        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_fdre_C_Q)         0.223     4.987 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/Q
                         net (fo=12, routed)          1.485     6.472    net_udp_loop_inst1/fifo_data_count[7]
    SLICE_X108Y223       LUT5 (Prop_lut5_I0_O)        0.043     6.515 r  net_udp_loop_inst1/start_cnt[4]_i_7/O
                         net (fo=1, routed)           0.328     6.842    net_udp_loop_inst1/start_cnt[4]_i_7_n_0
    SLICE_X110Y223       LUT6 (Prop_lut6_I3_O)        0.043     6.885 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.908     8.794    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.043     8.837 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.212    11.049    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.086    12.388    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.354    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X113Y222       FDCE (Setup_fdce_C_CE)      -0.201    12.506    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.352ns (5.601%)  route 5.933ns (94.399%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.201     4.764    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y224        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_fdre_C_Q)         0.223     4.987 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/Q
                         net (fo=12, routed)          1.485     6.472    net_udp_loop_inst1/fifo_data_count[7]
    SLICE_X108Y223       LUT5 (Prop_lut5_I0_O)        0.043     6.515 r  net_udp_loop_inst1/start_cnt[4]_i_7/O
                         net (fo=1, routed)           0.328     6.842    net_udp_loop_inst1/start_cnt[4]_i_7_n_0
    SLICE_X110Y223       LUT6 (Prop_lut6_I3_O)        0.043     6.885 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.908     8.794    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.043     8.837 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.212    11.049    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.086    12.388    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism              0.354    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X113Y222       FDCE (Setup_fdce_C_CE)      -0.201    12.506    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.352ns (5.601%)  route 5.933ns (94.399%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.201     4.764    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y224        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_fdre_C_Q)         0.223     4.987 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/Q
                         net (fo=12, routed)          1.485     6.472    net_udp_loop_inst1/fifo_data_count[7]
    SLICE_X108Y223       LUT5 (Prop_lut5_I0_O)        0.043     6.515 r  net_udp_loop_inst1/start_cnt[4]_i_7/O
                         net (fo=1, routed)           0.328     6.842    net_udp_loop_inst1/start_cnt[4]_i_7_n_0
    SLICE_X110Y223       LUT6 (Prop_lut6_I3_O)        0.043     6.885 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.908     8.794    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.043     8.837 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.212    11.049    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.086    12.388    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/C
                         clock pessimism              0.354    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X113Y222       FDCE (Setup_fdce_C_CE)      -0.201    12.506    net_udp_loop_inst1/start_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.352ns (5.780%)  route 5.738ns (94.220%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.201     4.764    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y224        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_fdre_C_Q)         0.223     4.987 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/Q
                         net (fo=12, routed)          1.485     6.472    net_udp_loop_inst1/fifo_data_count[7]
    SLICE_X108Y223       LUT5 (Prop_lut5_I0_O)        0.043     6.515 r  net_udp_loop_inst1/start_cnt[4]_i_7/O
                         net (fo=1, routed)           0.328     6.842    net_udp_loop_inst1/start_cnt[4]_i_7_n_0
    SLICE_X110Y223       LUT6 (Prop_lut6_I3_O)        0.043     6.885 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.908     8.794    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.043     8.837 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.018    10.854    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X114Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.086    12.388    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X114Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.354    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X114Y222       FDCE (Setup_fdce_C_CE)      -0.178    12.529    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.395ns (7.235%)  route 5.065ns (92.765%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.202     4.765    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y226        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y226        FDRE (Prop_fdre_C_Q)         0.223     4.988 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/Q
                         net (fo=2, routed)           0.443     5.432    net_udp_loop_inst1/fifo_data_count[14]
    SLICE_X80Y225        LUT6 (Prop_lut6_I1_O)        0.043     5.475 r  net_udp_loop_inst1/start_cnt[4]_i_4/O
                         net (fo=4, routed)           0.950     6.424    net_udp_loop_inst1/start_cnt[4]_i_4_n_0
    SLICE_X104Y223       LUT6 (Prop_lut6_I5_O)        0.043     6.467 r  net_udp_loop_inst1/udp_sequence[0]_i_5/O
                         net (fo=6, routed)           0.535     7.003    net_udp_loop_inst1/udp_sequence[0]_i_5_n_0
    SLICE_X109Y223       LUT6 (Prop_lut6_I5_O)        0.043     7.046 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           3.136    10.182    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT4 (Prop_lut4_I0_O)        0.043    10.225 r  net_udp_loop_inst1/udp_number[5]_i_1/O
                         net (fo=1, routed)           0.000    10.225    net_udp_loop_inst1/p_0_in[5]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.094    12.396    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/C
                         clock pessimism              0.354    12.750    
                         clock uncertainty           -0.035    12.715    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.065    12.780    net_udp_loop_inst1/udp_number_reg[5]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.259ns (5.577%)  route 4.385ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 12.496 - 8.000 ) 
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.286     4.849    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X122Y205       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y205       FDRE (Prop_fdre_C_Q)         0.259     5.108 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/Q
                         net (fo=8, routed)           4.385     9.493    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y31         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.194    12.496    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y31         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.132    12.628    
                         clock uncertainty           -0.035    12.592    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543    12.049    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.403ns (7.371%)  route 5.065ns (92.629%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.202     4.765    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y226        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y226        FDRE (Prop_fdre_C_Q)         0.223     4.988 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/Q
                         net (fo=2, routed)           0.443     5.432    net_udp_loop_inst1/fifo_data_count[14]
    SLICE_X80Y225        LUT6 (Prop_lut6_I1_O)        0.043     5.475 r  net_udp_loop_inst1/start_cnt[4]_i_4/O
                         net (fo=4, routed)           0.950     6.424    net_udp_loop_inst1/start_cnt[4]_i_4_n_0
    SLICE_X104Y223       LUT6 (Prop_lut6_I5_O)        0.043     6.467 r  net_udp_loop_inst1/udp_sequence[0]_i_5/O
                         net (fo=6, routed)           0.535     7.003    net_udp_loop_inst1/udp_sequence[0]_i_5_n_0
    SLICE_X109Y223       LUT6 (Prop_lut6_I5_O)        0.043     7.046 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           3.136    10.182    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT5 (Prop_lut5_I0_O)        0.051    10.233 r  net_udp_loop_inst1/udp_number[6]_i_1/O
                         net (fo=1, routed)           0.000    10.233    net_udp_loop_inst1/p_0_in[6]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.094    12.396    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C
                         clock pessimism              0.354    12.750    
                         clock uncertainty           -0.035    12.715    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.086    12.801    net_udp_loop_inst1/udp_number_reg[6]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.315ns (43.017%)  route 3.067ns (56.983%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.330     4.893    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y30         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     6.693 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.932     7.625    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[27].ram.ram_doutb[4]
    SLICE_X23Y155        LUT6 (Prop_lut6_I1_O)        0.043     7.668 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.668    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0_i_2_n_0
    SLICE_X23Y155        MUXF7 (Prop_muxf7_I1_O)      0.122     7.790 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[27]_INST_0/O
                         net (fo=1, routed)           0.923     8.713    net_udp_loop_inst1/u_udp/u_udp_tx/dout[27]
    SLICE_X36Y185        LUT6 (Prop_lut6_I5_O)        0.122     8.835 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_10__0/O
                         net (fo=1, routed)           0.471     9.306    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_10__0_n_0
    SLICE_X36Y194        LUT5 (Prop_lut5_I0_O)        0.049     9.355 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0/O
                         net (fo=1, routed)           0.467     9.822    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0_n_0
    SLICE_X22Y197        LUT5 (Prop_lut5_I0_O)        0.136     9.958 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_2__0/O
                         net (fo=1, routed)           0.273    10.231    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_2__0_n_0
    SLICE_X22Y196        LUT6 (Prop_lut6_I0_O)        0.043    10.274 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.274    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0_n_0
    SLICE_X22Y196        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.164    12.466    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X22Y196        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/C
                         clock pessimism              0.347    12.813    
                         clock uncertainty           -0.035    12.778    
    SLICE_X22Y196        FDCE (Setup_fdce_C_D)        0.065    12.843    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.395ns (7.346%)  route 4.982ns (92.654%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.202     4.765    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X81Y226        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y226        FDRE (Prop_fdre_C_Q)         0.223     4.988 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[14]/Q
                         net (fo=2, routed)           0.443     5.432    net_udp_loop_inst1/fifo_data_count[14]
    SLICE_X80Y225        LUT6 (Prop_lut6_I1_O)        0.043     5.475 r  net_udp_loop_inst1/start_cnt[4]_i_4/O
                         net (fo=4, routed)           0.950     6.424    net_udp_loop_inst1/start_cnt[4]_i_4_n_0
    SLICE_X104Y223       LUT6 (Prop_lut6_I5_O)        0.043     6.467 r  net_udp_loop_inst1/udp_sequence[0]_i_5/O
                         net (fo=6, routed)           0.535     7.003    net_udp_loop_inst1/udp_sequence[0]_i_5_n_0
    SLICE_X109Y223       LUT6 (Prop_lut6_I5_O)        0.043     7.046 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           3.054    10.099    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT2 (Prop_lut2_I0_O)        0.043    10.142 r  net_udp_loop_inst1/udp_number[0]_i_1/O
                         net (fo=1, routed)           0.000    10.142    net_udp_loop_inst1/p_0_in[0]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.094    12.396    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C
                         clock pessimism              0.354    12.750    
                         clock uncertainty           -0.035    12.715    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.066    12.781    net_udp_loop_inst1/udp_number_reg[0]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.538     1.890    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y235       FDRE (Prop_fdre_C_Q)         0.100     1.990 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.045    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X105Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.742     2.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.473     1.890    
    SLICE_X105Y235       FDRE (Hold_fdre_C_D)         0.047     1.937    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.540     1.892    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y237       FDRE (Prop_fdre_C_Q)         0.100     1.992 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.047    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.744     2.365    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.473     1.892    
    SLICE_X109Y237       FDRE (Hold_fdre_C_D)         0.047     1.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.540     1.892    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y237       FDRE (Prop_fdre_C_Q)         0.100     1.992 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.047    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.744     2.365    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.473     1.892    
    SLICE_X109Y237       FDRE (Hold_fdre_C_D)         0.047     1.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.567     1.919    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y210        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y210        FDRE (Prop_fdre_C_Q)         0.100     2.019 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.074    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X33Y210        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.772     2.393    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y210        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.474     1.919    
    SLICE_X33Y210        FDRE (Hold_fdre_C_D)         0.047     1.966    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.565     1.917    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y207        FDRE (Prop_fdre_C_Q)         0.100     2.017 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.072    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.769     2.390    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.473     1.917    
    SLICE_X41Y207        FDRE (Hold_fdre_C_D)         0.047     1.964    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.743     2.364    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.473     1.891    
    SLICE_X111Y236       FDRE (Hold_fdre_C_D)         0.047     1.938    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.540     1.892    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y237       FDRE (Prop_fdre_C_Q)         0.100     1.992 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.047    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.744     2.365    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.473     1.892    
    SLICE_X109Y237       FDRE (Hold_fdre_C_D)         0.044     1.936    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.743     2.364    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.473     1.891    
    SLICE_X111Y236       FDRE (Hold_fdre_C_D)         0.044     1.935    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_udp/u_udp_tx/tx_done_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.213%)  route 0.269ns (64.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.578     1.930    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X18Y200        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y200        FDCE (Prop_fdce_C_Q)         0.118     2.048 r  net_udp_loop_inst1/u_udp/u_udp_tx/tx_done_reg/Q
                         net (fo=35, routed)          0.269     2.317    net_udp_loop_inst1/u_udp/u_crc32_d8/crc_clr
    SLICE_X18Y193        LUT5 (Prop_lut5_I0_O)        0.028     2.345 r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.345    net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data[15]_i_1__0_n_0
    SLICE_X18Y193        FDPE                                         r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.791     2.412    net_udp_loop_inst1/u_udp/u_crc32_d8/gmii_rx_clk
    SLICE_X18Y193        FDPE                                         r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[15]/C
                         clock pessimism             -0.269     2.143    
    SLICE_X18Y193        FDPE (Hold_fdpe_C_D)         0.087     2.230    net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.100ns (18.173%)  route 0.450ns (81.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.569     1.921    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y209        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y209        FDRE (Prop_fdre_C_Q)         0.100     2.021 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=32, routed)          0.450     2.471    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X1Y39         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.820     2.441    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y39         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.269     2.172    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.355    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { net_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y47    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y39    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y36    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y42    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y34    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y43    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y35    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y42    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y40    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y40    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X46Y232   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X46Y232   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y235  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y235  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X113Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X113Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X46Y232   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X46Y232   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X112Y233  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X115Y237  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.266ns (6.660%)  route 3.728ns (93.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.047     1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X96Y317        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.341     8.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X96Y317        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[13]/C
                         clock pessimism             -0.542     7.915    
                         clock uncertainty           -0.064     7.851    
    SLICE_X96Y317        FDRE (Setup_fdre_C_R)       -0.304     7.547    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlocked_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.266ns (6.767%)  route 3.665ns (93.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.984     1.909    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X105Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlocked_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.348     8.464    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X105Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlocked_reg/C
                         clock pessimism             -0.542     7.922    
                         clock uncertainty           -0.064     7.858    
    SLICE_X105Y316       FDRE (Setup_fdre_C_R)       -0.304     7.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlocked_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.266ns (6.806%)  route 3.642ns (93.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.961     1.886    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X96Y316        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.342     8.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X96Y316        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[9]/C
                         clock pessimism             -0.542     7.916    
                         clock uncertainty           -0.064     7.852    
    SLICE_X96Y316        FDRE (Setup_fdre_C_R)       -0.304     7.548    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.266ns (6.843%)  route 3.621ns (93.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.940     1.865    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X102Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.342     8.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X102Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[25]/C
                         clock pessimism             -0.542     7.916    
                         clock uncertainty           -0.064     7.852    
    SLICE_X102Y318       FDRE (Setup_fdre_C_R)       -0.281     7.571    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.266ns (6.843%)  route 3.621ns (93.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.940     1.865    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X102Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.342     8.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X102Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[26]/C
                         clock pessimism             -0.542     7.916    
                         clock uncertainty           -0.064     7.852    
    SLICE_X102Y318       FDRE (Setup_fdre_C_R)       -0.281     7.571    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.266ns (6.965%)  route 3.553ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.872     1.797    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X96Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.343     8.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X96Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[4]/C
                         clock pessimism             -0.542     7.917    
                         clock uncertainty           -0.064     7.853    
    SLICE_X96Y315        FDRE (Setup_fdre_C_R)       -0.304     7.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.266ns (6.965%)  route 3.553ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.872     1.797    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X96Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.343     8.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X96Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[8]/C
                         clock pessimism             -0.542     7.917    
                         clock uncertainty           -0.064     7.853    
    SLICE_X96Y315        FDRE (Setup_fdre_C_R)       -0.304     7.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.266ns (6.969%)  route 3.551ns (93.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.870     1.795    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.343     8.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[5]/C
                         clock pessimism             -0.542     7.917    
                         clock uncertainty           -0.064     7.853    
    SLICE_X97Y315        FDRE (Setup_fdre_C_R)       -0.304     7.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.266ns (6.969%)  route 3.551ns (93.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.870     1.795    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.343     8.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[6]/C
                         clock pessimism             -0.542     7.917    
                         clock uncertainty           -0.064     7.853    
    SLICE_X97Y315        FDRE (Setup_fdre_C_R)       -0.304     7.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlocked_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.266ns (6.969%)  route 3.551ns (93.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.557    -2.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X111Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.799 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.681    -1.118    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt_gtrxreset_t
    SLICE_X113Y299       LUT2 (Prop_lut2_I1_O)        0.043    -1.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.870     1.795    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlocked_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.343     8.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X97Y315        FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlocked_reg/C
                         clock pessimism             -0.542     7.917    
                         clock uncertainty           -0.064     7.853    
    SLICE_X97Y315        FDRE (Setup_fdre_C_R)       -0.304     7.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt6_rx_cdrlocked_reg
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.291ns (66.174%)  route 0.149ns (33.827%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y298       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y298       FDSE (Prop_fdse_C_Q)         0.118    -0.409 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X138Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.233 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.129 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.088 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_7
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X138Y300       FDRE (Hold_fdre_C_D)         0.092    -0.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.303ns (67.072%)  route 0.149ns (32.928%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y298       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y298       FDSE (Prop_fdse_C_Q)         0.118    -0.409 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X138Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.233 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.129 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.076 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_5
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[14]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X138Y300       FDRE (Hold_fdre_C_D)         0.092    -0.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.310ns (67.574%)  route 0.149ns (32.426%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y298       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y298       FDSE (Prop_fdse_C_Q)         0.118    -0.409 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X138Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.233 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.129 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.069 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_6
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[13]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X138Y300       FDRE (Hold_fdre_C_D)         0.092    -0.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.317ns (68.062%)  route 0.149ns (31.938%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y298       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y298       FDSE (Prop_fdse_C_Q)         0.118    -0.409 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[7]
    SLICE_X138Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.233 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt[4]_i_2_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.129 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.062 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_4
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[15]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X138Y300       FDRE (Hold_fdre_C_D)         0.092    -0.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.308ns (69.270%)  route 0.137ns (30.730%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X119Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.115 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.115    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_7
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]/C
                         clock pessimism              0.223    -0.262    
    SLICE_X119Y300       FDRE (Hold_fdre_C_D)         0.071    -0.191    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.319ns (70.011%)  route 0.137ns (29.989%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X119Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.104 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_5
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[10]/C
                         clock pessimism              0.223    -0.262    
    SLICE_X119Y300       FDRE (Hold_fdre_C_D)         0.071    -0.191    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.327ns (70.529%)  route 0.137ns (29.471%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X119Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.096 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.096    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_6
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[9]/C
                         clock pessimism              0.223    -0.262    
    SLICE_X119Y300       FDRE (Hold_fdre_C_D)         0.071    -0.191    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.332ns (70.843%)  route 0.137ns (29.157%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X119Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065    -0.091 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.091    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_4
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[11]/C
                         clock pessimism              0.223    -0.262    
    SLICE_X119Y300       FDRE (Hold_fdre_C_D)         0.071    -0.191    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.333ns (70.905%)  route 0.137ns (29.095%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.136    -0.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X119Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.156    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.131 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_0
    SLICE_X119Y301       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.090 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]_i_1_n_7
    SLICE_X119Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X119Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/C
                         clock pessimism              0.223    -0.262    
    SLICE_X119Y301       FDRE (Hold_fdre_C_D)         0.071    -0.191    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.373    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff[0]
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.527    
    SLICE_X135Y297       FDRE (Hold_fdre_C_D)         0.047    -0.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1        u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1    n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X101Y319       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X101Y319       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X107Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X107Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X109Y325       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X109Y325       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X113Y318       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X113Y318       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X113Y328       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X113Y328       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X112Y299       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X112Y299       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X140Y305       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X140Y305       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y299       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y299       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.266ns (4.155%)  route 6.137ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.361     0.451    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X112Y262       LUT6 (Prop_lut6_I2_O)        0.043     0.494 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[75]_INST_0/O
                         net (fo=10, routed)          3.776     4.270    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[24]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.266ns (4.241%)  route 6.006ns (95.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.102    -0.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[247]_0[0]
    SLICE_X119Y310       LUT6 (Prop_lut6_I2_O)        0.043    -0.764 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[242]_INST_0/O
                         net (fo=10, routed)          4.904     4.140    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[67]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.934    
                         clock uncertainty           -0.062     5.871    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.543     5.328    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.266ns (4.252%)  route 5.990ns (95.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/Q
                         net (fo=256, routed)         1.094    -0.815    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][1]
    SLICE_X121Y309       LUT6 (Prop_lut6_I4_O)        0.043    -0.772 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[202]_INST_0/O
                         net (fo=10, routed)          4.896     4.124    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[59]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[13])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.266ns (4.266%)  route 5.969ns (95.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.127    -0.782    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X121Y309       LUT6 (Prop_lut6_I2_O)        0.043    -0.739 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[210]_INST_0/O
                         net (fo=10, routed)          4.842     4.103    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[58]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.934    
                         clock uncertainty           -0.062     5.871    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.543     5.328    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.266ns (4.268%)  route 5.966ns (95.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 6.631 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.361     0.451    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X112Y262       LUT6 (Prop_lut6_I2_O)        0.043     0.494 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[75]_INST_0/O
                         net (fo=10, routed)          3.606     4.100    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/din[24]
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.183     6.631    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.937    
                         clock uncertainty           -0.062     5.874    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.543     5.331    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.331    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.266ns (4.274%)  route 5.958ns (95.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.069    -0.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[247]_0[0]
    SLICE_X118Y311       LUT6 (Prop_lut6_I2_O)        0.043    -0.797 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[246]_INST_0/O
                         net (fo=10, routed)          4.889     4.092    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[71]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.934    
                         clock uncertainty           -0.062     5.871    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.543     5.328    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.266ns (4.350%)  route 5.848ns (95.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.552    -2.027    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/clk
    SLICE_X119Y335       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y335       FDRE (Prop_fdre_C_Q)         0.223    -1.804 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/Q
                         net (fo=4, routed)           1.233    -0.572    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[35]_0[8]
    SLICE_X119Y311       LUT6 (Prop_lut6_I1_O)        0.043    -0.529 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[240]_INST_0/O
                         net (fo=10, routed)          4.616     4.087    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[65]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.934    
                         clock uncertainty           -0.062     5.871    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.543     5.328    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.266ns (4.294%)  route 5.929ns (95.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.626 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.102    -0.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[247]_0[0]
    SLICE_X119Y310       LUT6 (Prop_lut6_I2_O)        0.043    -0.764 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[242]_INST_0/O
                         net (fo=10, routed)          4.827     4.063    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/din[67]
    RAMB36_X4Y35         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.178     6.626    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y35         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.932    
                         clock uncertainty           -0.062     5.869    
    RAMB36_X4Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.543     5.326    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.266ns (4.401%)  route 5.778ns (95.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 6.626 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.027ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.552    -2.027    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/clk
    SLICE_X119Y335       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y335       FDRE (Prop_fdre_C_Q)         0.223    -1.804 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[8]/Q
                         net (fo=4, routed)           1.233    -0.572    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/dout_reg[35]_0[8]
    SLICE_X119Y311       LUT6 (Prop_lut6_I1_O)        0.043    -0.529 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[240]_INST_0/O
                         net (fo=10, routed)          4.545     4.016    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/din[65]
    RAMB36_X4Y35         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.178     6.626    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y35         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.932    
                         clock uncertainty           -0.062     5.869    
    RAMB36_X4Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.543     5.326    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.266ns (4.340%)  route 5.863ns (95.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.601    -0.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[55]_0[0]
    SLICE_X115Y271       LUT6 (Prop_lut6_I2_O)        0.043    -0.265 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[50]_INST_0/O
                         net (fo=10, routed)          4.262     3.997    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[13]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.934    
                         clock uncertainty           -0.062     5.871    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.543     5.328    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  1.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.265%)  route 0.183ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/clk
    SLICE_X118Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y290       FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.183    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/ADDRD3
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/WCLK
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMA/CLK
                         clock pessimism              0.040    -0.547    
    SLICE_X120Y291       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.322    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.265%)  route 0.183ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/clk
    SLICE_X118Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y290       FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.183    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/ADDRD3
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/WCLK
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMB/CLK
                         clock pessimism              0.040    -0.547    
    SLICE_X120Y291       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.322    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.265%)  route 0.183ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/clk
    SLICE_X118Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y290       FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.183    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/ADDRD3
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/WCLK
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMC/CLK
                         clock pessimism              0.040    -0.547    
    SLICE_X120Y291       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.322    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.265%)  route 0.183ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/clk
    SLICE_X118Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y290       FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.183    -0.261    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/ADDRD3
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/WCLK
    SLICE_X120Y291       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMD/CLK
                         clock pessimism              0.040    -0.547    
    SLICE_X120Y291       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.322    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.833%)  route 0.195ns (57.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.607    -0.578    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X86Y284        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.118    -0.460 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/regDrdy_reg/Q
                         net (fo=1, routed)           0.195    -0.266    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_drdy_i
    SLICE_X78Y284        LUT2 (Prop_lut2_I0_O)        0.028    -0.238 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1/O
                         net (fo=1, routed)           0.000    -0.238    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1_n_0
    SLICE_X78Y284        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.823    -0.613    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y284        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
                         clock pessimism              0.223    -0.390    
    SLICE_X78Y284        FDRE (Hold_fdre_C_D)         0.087    -0.303    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.403%)  route 0.224ns (63.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.598    -0.587    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X75Y281        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y281        FDRE (Prop_fdre_C_Q)         0.100    -0.487 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]/Q
                         net (fo=1, routed)           0.224    -0.264    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[8]
    SLICE_X82Y281        LUT3 (Prop_lut3_I0_O)        0.028    -0.236 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[8]
    SLICE_X82Y281        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.824    -0.612    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y281        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]/C
                         clock pessimism              0.223    -0.389    
    SLICE_X82Y281        FDRE (Hold_fdre_C_D)         0.087    -0.302    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.878%)  route 0.229ns (64.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.598    -0.587    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X72Y280        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y280        FDRE (Prop_fdre_C_Q)         0.100    -0.487 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/Q
                         net (fo=1, routed)           0.229    -0.259    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[2]
    SLICE_X82Y280        LUT3 (Prop_lut3_I0_O)        0.028    -0.231 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[2]
    SLICE_X82Y280        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.823    -0.613    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y280        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                         clock pessimism              0.223    -0.390    
    SLICE_X82Y280        FDRE (Hold_fdre_C_D)         0.087    -0.303    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.675%)  route 0.231ns (64.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.597    -0.588    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X72Y279        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.488 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]/Q
                         net (fo=1, routed)           0.231    -0.258    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[14]
    SLICE_X82Y280        LUT3 (Prop_lut3_I0_O)        0.028    -0.230 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[14]
    SLICE_X82Y280        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.823    -0.613    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y280        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                         clock pessimism              0.223    -0.390    
    SLICE_X82Y280        FDRE (Hold_fdre_C_D)         0.087    -0.303    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.438%)  route 0.218ns (70.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.544    -0.641    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X121Y208       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y208       FDRE (Prop_fdre_C_Q)         0.091    -0.550 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=31, routed)          0.218    -0.332    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.807    -0.630    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078    -0.552    
    RAMB36_X4Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.145    -0.407    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_terminate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.828%)  route 0.151ns (54.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X117Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_terminate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y250       FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_terminate_reg[11]/Q
                         net (fo=3, routed)           0.151    -0.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/p_0_in
    SLICE_X118Y249       LUT6 (Prop_lut6_I0_O)        0.028    -0.280 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[2][0]_i_1_n_0
    SLICE_X118Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.751    -0.685    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X118Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_reg[2][0]/C
                         clock pessimism              0.243    -0.442    
    SLICE_X118Y249       FDRE (Hold_fdre_C_D)         0.087    -0.355    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_120_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X82Y287        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.273ns (25.310%)  route 0.806ns (74.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.583    -1.553    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X68Y198        LUT5 (Prop_lut5_I4_O)        0.050    -1.503 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.223    -1.280    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[4]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.588     2.617    
                         clock uncertainty           -0.058     2.558    
    SLICE_X68Y198        FDCE (Setup_fdce_C_D)       -0.099     2.459    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.459    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.309ns (27.408%)  route 0.818ns (72.592%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.223    -2.135 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.583    -1.553    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X68Y198        LUT2 (Prop_lut2_I0_O)        0.043    -1.510 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk__0/O
                         net (fo=1, routed)           0.236    -1.274    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk__0_n_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I0_O)        0.043    -1.231 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.231    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.588     2.617    
                         clock uncertainty           -0.058     2.558    
    SLICE_X68Y198        FDCE (Setup_fdce_C_D)        0.034     2.592    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          2.592    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.330ns (41.146%)  route 0.472ns (58.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.472    -1.682    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X68Y198        LUT6 (Prop_lut6_I4_O)        0.126    -1.556 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.556    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.588     2.617    
                         clock uncertainty           -0.058     2.558    
    SLICE_X68Y198        FDCE (Setup_fdce_C_D)        0.034     2.592    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.592    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.330ns (41.253%)  route 0.470ns (58.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.470    -1.684    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X67Y198        LUT6 (Prop_lut6_I1_O)        0.126    -1.558 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.558    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[2]
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.588     2.617    
                         clock uncertainty           -0.058     2.558    
    SLICE_X67Y198        FDCE (Setup_fdce_C_D)        0.033     2.591    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.330ns (41.414%)  route 0.467ns (58.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.467    -1.687    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X68Y198        LUT6 (Prop_lut6_I4_O)        0.126    -1.561 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.561    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.588     2.617    
                         clock uncertainty           -0.058     2.558    
    SLICE_X68Y198        FDCE (Setup_fdce_C_D)        0.033     2.591    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.591    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.338ns (41.593%)  route 0.475ns (58.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.475    -1.680    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X67Y198        LUT2 (Prop_lut2_I0_O)        0.134    -1.546 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.546    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[1]
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.563     2.642    
                         clock uncertainty           -0.058     2.583    
    SLICE_X67Y198        FDCE (Setup_fdce_C_D)        0.058     2.641    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.266ns (48.748%)  route 0.280ns (51.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.221    -2.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.223    -2.135 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.280    -1.856    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X67Y198        LUT1 (Prop_lut1_I0_O)        0.043    -1.813 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.813    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1_n_0
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.563     2.642    
                         clock uncertainty           -0.058     2.583    
    SLICE_X67Y198        FDCE (Setup_fdce_C_D)        0.034     2.617    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  4.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.221%)  route 0.067ns (29.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.091    -0.552 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.067    -0.486    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X67Y198        LUT6 (Prop_lut6_I4_O)        0.066    -0.420 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[2]
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X67Y198        FDCE (Hold_fdce_C_D)         0.060    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.157ns (64.414%)  route 0.087ns (35.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE (Prop_fdce_C_Q)         0.091    -0.552 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.087    -0.466    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X68Y198        LUT6 (Prop_lut6_I1_O)        0.066    -0.400 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X68Y198        FDCE (Hold_fdce_C_D)         0.060    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.157ns (64.390%)  route 0.087ns (35.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE (Prop_fdce_C_Q)         0.091    -0.552 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.087    -0.466    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X68Y198        LUT6 (Prop_lut6_I1_O)        0.066    -0.400 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X68Y198        FDCE (Hold_fdce_C_D)         0.060    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.398    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X67Y198        LUT2 (Prop_lut2_I1_O)        0.029    -0.369 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[1]
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X67Y198        FDCE (Hold_fdce_C_D)         0.075    -0.568    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.023%)  route 0.139ns (51.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.139    -0.405    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg_0
    SLICE_X68Y198        LUT6 (Prop_lut6_I5_O)        0.028    -0.377 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.377    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.051    -0.643    
    SLICE_X68Y198        FDCE (Hold_fdce_C_D)         0.061    -0.582    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.543 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.398    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X67Y198        LUT1 (Prop_lut1_I0_O)        0.028    -0.370 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1_n_0
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X67Y198        FDCE (Hold_fdce_C_D)         0.060    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.159ns (37.764%)  route 0.262ns (62.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y198        FDCE (Prop_fdce_C_Q)         0.091    -0.552 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.399    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X68Y198        LUT5 (Prop_lut5_I3_O)        0.068    -0.331 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.109    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[4]
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.065    -0.629    
    SLICE_X68Y198        FDCE (Hold_fdce_C_D)         0.007    -0.622    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X67Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X68Y198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.506ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.554ns (13.433%)  route 3.570ns (86.567%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           2.016     1.434    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y210       LUT6 (Prop_lut6_I2_O)        0.134     1.568 r  capture_en_i_1/O
                         net (fo=2, routed)           0.367     1.935    capture_en_i_1_n_0
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    18.213    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
                         clock pessimism             -0.682    17.531    
                         clock uncertainty           -0.070    17.460    
    SLICE_X119Y210       FDCE (Setup_fdce_C_D)       -0.019    17.441    capture_en_reg
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                 15.506    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_reg_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.554ns (13.630%)  route 3.510ns (86.370%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 18.213 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           2.016     1.434    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y210       LUT6 (Prop_lut6_I2_O)        0.134     1.568 r  capture_en_i_1/O
                         net (fo=2, routed)           0.308     1.875    capture_en_i_1_n_0
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    18.213    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
                         clock pessimism             -0.682    17.531    
                         clock uncertainty           -0.070    17.460    
    SLICE_X121Y210       FDCE (Setup_fdce_C_D)       -0.019    17.441    capture_en_reg_replica
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 15.566    

Slack (MET) :             17.196ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.554ns (22.277%)  route 1.933ns (77.723%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.544     0.298    capture_duration_counter
    SLICE_X105Y262       FDCE                                         r  capture_duration_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X105Y262       FDCE                                         r  capture_duration_counter_reg[5]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X105Y262       FDCE (Setup_fdce_C_CE)      -0.201    17.493    capture_duration_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.493    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 17.196    

Slack (MET) :             17.329ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.554ns (23.312%)  route 1.822ns (76.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.434     0.187    capture_duration_counter
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[2]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X104Y262       FDCE (Setup_fdce_C_CE)      -0.178    17.516    capture_duration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.516    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                 17.329    

Slack (MET) :             17.329ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.554ns (23.312%)  route 1.822ns (76.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.434     0.187    capture_duration_counter
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[3]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X104Y262       FDCE (Setup_fdce_C_CE)      -0.178    17.516    capture_duration_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.516    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                 17.329    

Slack (MET) :             17.329ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.554ns (23.312%)  route 1.822ns (76.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.434     0.187    capture_duration_counter
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[4]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X104Y262       FDCE (Setup_fdce_C_CE)      -0.178    17.516    capture_duration_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         17.516    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                 17.329    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.554ns (23.560%)  route 1.797ns (76.440%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.409     0.162    capture_duration_counter
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[0]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X105Y261       FDCE (Setup_fdce_C_CE)      -0.201    17.493    capture_duration_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.493    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.554ns (23.560%)  route 1.797ns (76.440%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 18.337 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.409     0.162    capture_duration_counter
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    18.337    clk_50m
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[10]/C
                         clock pessimism             -0.572    17.765    
                         clock uncertainty           -0.070    17.694    
    SLICE_X105Y261       FDCE (Setup_fdce_C_CE)      -0.201    17.493    capture_duration_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         17.493    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.554ns (23.645%)  route 1.789ns (76.355%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.400     0.154    capture_duration_counter
    SLICE_X106Y262       FDCE                                         r  capture_duration_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.222    18.338    clk_50m
    SLICE_X106Y262       FDCE                                         r  capture_duration_counter_reg[1]/C
                         clock pessimism             -0.572    17.766    
                         clock uncertainty           -0.070    17.695    
    SLICE_X106Y262       FDCE (Setup_fdce_C_CE)      -0.178    17.517    capture_duration_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.517    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                 17.364    

Slack (MET) :             17.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.554ns (23.645%)  route 1.789ns (76.355%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.390    -2.189    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.204    -1.985 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.457    -1.529    delay_counter_reg_n_0_[3]
    SLICE_X109Y263       LUT4 (Prop_lut4_I0_O)        0.126    -1.403 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.277    -1.126    delay_counter[10]_i_5_n_0
    SLICE_X108Y263       LUT5 (Prop_lut5_I3_O)        0.043    -1.083 r  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.454    -0.629    delay_counter[10]_i_3_n_0
    SLICE_X108Y262       LUT2 (Prop_lut2_I0_O)        0.047    -0.582 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.202    -0.380    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X108Y261       LUT3 (Prop_lut3_I0_O)        0.134    -0.246 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.400     0.154    capture_duration_counter
    SLICE_X106Y262       FDCE                                         r  capture_duration_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.222    18.338    clk_50m
    SLICE_X106Y262       FDCE                                         r  capture_duration_counter_reg[6]/C
                         clock pessimism             -0.572    17.766    
                         clock uncertainty           -0.070    17.695    
    SLICE_X106Y262       FDCE (Setup_fdce_C_CE)      -0.178    17.517    capture_duration_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         17.517    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                 17.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 syncp_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.621    -0.564    clk_50m
    SLICE_X108Y260       FDCE                                         r  syncp_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y260       FDCE (Prop_fdce_C_Q)         0.107    -0.457 r  syncp_prev_reg/Q
                         net (fo=3, routed)           0.062    -0.396    u_TX7332/syncp_prev
    SLICE_X108Y260       LUT6 (Prop_lut6_I3_O)        0.064    -0.332 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_TX7332_n_2
    SLICE_X108Y260       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.846    -0.590    clk_50m
    SLICE_X108Y260       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C
                         clock pessimism              0.026    -0.564    
    SLICE_X108Y260       FDPE (Hold_fdpe_C_D)         0.087    -0.477    FSM_onehot_capture_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.171ns (71.826%)  route 0.067ns (28.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.619    -0.566    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y262       FDCE (Prop_fdce_C_Q)         0.107    -0.459 r  capture_duration_counter_reg[3]/Q
                         net (fo=5, routed)           0.067    -0.392    capture_duration_counter_reg_n_0_[3]
    SLICE_X104Y262       LUT6 (Prop_lut6_I4_O)        0.064    -0.328 r  capture_duration_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    capture_duration_counter[4]_i_1_n_0
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[4]/C
                         clock pessimism              0.027    -0.566    
    SLICE_X104Y262       FDCE (Hold_fdce_C_D)         0.087    -0.479    capture_duration_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_capture_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.092%)  route 0.124ns (45.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.621    -0.564    clk_50m
    SLICE_X108Y260       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y260       FDPE (Prop_fdpe_C_Q)         0.118    -0.446 r  FSM_onehot_capture_state_reg[0]/Q
                         net (fo=5, routed)           0.124    -0.323    u_TX7332/FSM_onehot_capture_state_reg[1]_0
    SLICE_X108Y259       LUT6 (Prop_lut6_I0_O)        0.028    -0.295 r  u_TX7332/FSM_onehot_capture_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_TX7332_n_1
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.847    -0.589    clk_50m
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
                         clock pessimism              0.040    -0.549    
    SLICE_X108Y259       FDCE (Hold_fdce_C_D)         0.087    -0.462    FSM_onehot_capture_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.208%)  route 0.104ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.619    -0.566    clk_50m
    SLICE_X105Y262       FDCE                                         r  capture_duration_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y262       FDCE (Prop_fdce_C_Q)         0.100    -0.466 r  capture_duration_counter_reg[5]/Q
                         net (fo=3, routed)           0.104    -0.363    capture_duration_counter_reg_n_0_[5]
    SLICE_X105Y262       LUT6 (Prop_lut6_I5_O)        0.028    -0.335 r  capture_duration_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    capture_duration_counter[5]_i_1_n_0
    SLICE_X105Y262       FDCE                                         r  capture_duration_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X105Y262       FDCE                                         r  capture_duration_counter_reg[5]/C
                         clock pessimism              0.027    -0.566    
    SLICE_X105Y262       FDCE (Hold_fdce_C_D)         0.060    -0.506    capture_duration_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.130ns (46.343%)  route 0.151ns (53.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.620    -0.565    clk_50m
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y261       FDCE (Prop_fdce_C_Q)         0.100    -0.465 r  capture_duration_counter_reg[0]/Q
                         net (fo=7, routed)           0.151    -0.315    capture_duration_counter_reg_n_0_[0]
    SLICE_X104Y262       LUT5 (Prop_lut5_I1_O)        0.030    -0.285 r  capture_duration_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    capture_duration_counter[3]_i_1_n_0
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[3]/C
                         clock pessimism              0.040    -0.553    
    SLICE_X104Y262       FDCE (Hold_fdce_C_D)         0.096    -0.457    capture_duration_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 delay_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.517%)  route 0.147ns (53.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.619    -0.566    clk_50m
    SLICE_X111Y263       FDCE                                         r  delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y263       FDCE (Prop_fdce_C_Q)         0.100    -0.466 r  delay_counter_reg[6]/Q
                         net (fo=6, routed)           0.147    -0.319    delay_counter_reg_n_0_[6]
    SLICE_X108Y263       LUT6 (Prop_lut6_I4_O)        0.028    -0.291 r  delay_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    delay_counter[9]_i_1_n_0
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[9]/C
                         clock pessimism              0.040    -0.553    
    SLICE_X108Y263       FDCE (Hold_fdce_C_D)         0.087    -0.466    delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.957%)  route 0.151ns (54.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.620    -0.565    clk_50m
    SLICE_X105Y261       FDCE                                         r  capture_duration_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y261       FDCE (Prop_fdce_C_Q)         0.100    -0.465 r  capture_duration_counter_reg[0]/Q
                         net (fo=7, routed)           0.151    -0.315    capture_duration_counter_reg_n_0_[0]
    SLICE_X104Y262       LUT4 (Prop_lut4_I2_O)        0.028    -0.287 r  capture_duration_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    capture_duration_counter[2]_i_1_n_0
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X104Y262       FDCE                                         r  capture_duration_counter_reg[2]/C
                         clock pessimism              0.040    -0.553    
    SLICE_X104Y262       FDCE (Hold_fdce_C_D)         0.087    -0.466    capture_duration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.173ns (63.751%)  route 0.098ns (36.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.620    -0.565    clk_50m
    SLICE_X106Y261       FDCE                                         r  capture_duration_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDCE (Prop_fdce_C_Q)         0.107    -0.458 r  capture_duration_counter_reg[8]/Q
                         net (fo=4, routed)           0.098    -0.360    capture_duration_counter_reg_n_0_[8]
    SLICE_X106Y261       LUT6 (Prop_lut6_I1_O)        0.066    -0.294 r  capture_duration_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    capture_duration_counter[9]_i_1_n_0
    SLICE_X106Y261       FDCE                                         r  capture_duration_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.845    -0.591    clk_50m
    SLICE_X106Y261       FDCE                                         r  capture_duration_counter_reg[9]/C
                         clock pessimism              0.026    -0.565    
    SLICE_X106Y261       FDCE (Hold_fdce_C_D)         0.087    -0.478    capture_duration_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.129ns (47.299%)  route 0.144ns (52.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.619    -0.566    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.100    -0.466 r  delay_counter_reg[2]/Q
                         net (fo=6, routed)           0.144    -0.323    delay_counter_reg_n_0_[2]
    SLICE_X109Y264       LUT5 (Prop_lut5_I3_O)        0.029    -0.294 r  delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    delay_counter[3]_i_1_n_0
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
                         clock pessimism              0.027    -0.566    
    SLICE_X109Y264       FDCE (Hold_fdce_C_D)         0.075    -0.491    delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.157ns (57.496%)  route 0.116ns (42.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.619    -0.566    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y264       FDCE (Prop_fdce_C_Q)         0.091    -0.475 r  delay_counter_reg[3]/Q
                         net (fo=7, routed)           0.116    -0.359    delay_counter_reg_n_0_[3]
    SLICE_X111Y263       LUT6 (Prop_lut6_I3_O)        0.066    -0.293 r  delay_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    delay_counter[6]_i_1_n_0
    SLICE_X111Y263       FDCE                                         r  delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X111Y263       FDCE                                         r  delay_counter_reg[6]/C
                         clock pessimism              0.040    -0.553    
    SLICE_X111Y263       FDCE (Hold_fdce_C_D)         0.060    -0.493    delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y8    u_clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X105Y261   capture_duration_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X104Y262   capture_duration_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X106Y262   capture_duration_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X106Y261   capture_duration_counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X109Y264   delay_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X108Y263   delay_counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X108Y260   syncp_prev_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         20.000      19.300     SLICE_X108Y260   FSM_onehot_capture_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X105Y261   capture_duration_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X105Y261   capture_duration_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X104Y262   capture_duration_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X104Y262   capture_duration_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X106Y262   capture_duration_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X106Y262   capture_duration_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X106Y261   capture_duration_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X106Y261   capture_duration_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y264   delay_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y264   delay_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X108Y260   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X108Y260   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X108Y259   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X108Y259   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X108Y259   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X108Y259   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X105Y261   capture_duration_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X105Y261   capture_duration_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X105Y261   capture_duration_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X105Y261   capture_duration_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y9    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.247%)  route 0.359ns (63.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.359     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X83Y288        FDCE (Setup_fdce_C_D)       -0.090     8.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.565%)  route 0.355ns (61.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y289                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y289        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.355     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X84Y288        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.280%)  route 0.375ns (62.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.375     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X82Y288        FDCE (Setup_fdce_C_D)        0.021     8.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y289                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y289        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X83Y288        FDCE (Setup_fdce_C_D)       -0.093     8.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.562ns  (logic 0.259ns (46.073%)  route 0.303ns (53.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y283                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y283        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.303     0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X61Y283        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.635%)  route 0.270ns (53.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y283                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y283        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.270     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X62Y282        FDCE (Setup_fdce_C_D)       -0.058     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.852%)  route 0.310ns (58.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.310     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X61Y284        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.556ns  (logic 0.259ns (46.596%)  route 0.297ns (53.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y283                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X62Y283        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.297     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X62Y282        FDCE (Setup_fdce_C_D)        0.021     8.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  7.798    





---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.603ns  (logic 0.236ns (39.136%)  route 0.367ns (60.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     0.603    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y236       FDRE (Setup_fdre_C_D)       -0.058     8.275    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.637ns  (logic 0.259ns (40.678%)  route 0.378ns (59.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y235       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.378     0.637    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X105Y235       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.534ns  (logic 0.236ns (44.233%)  route 0.298ns (55.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y235       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.298     0.534    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y236       FDRE (Setup_fdre_C_D)       -0.059     8.274    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.830%)  route 0.284ns (58.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y236                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X112Y236       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.284     0.488    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X111Y236       FDRE (Setup_fdre_C_D)       -0.093     8.240    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (46.003%)  route 0.277ns (53.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.277     0.513    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y236       FDRE (Setup_fdre_C_D)       -0.060     8.273    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.124%)  route 0.269ns (56.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X109Y235       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.269     0.473    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y237       FDRE (Setup_fdre_C_D)       -0.093     8.240    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.741%)  route 0.285ns (58.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y237                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X112Y237       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.285     0.489    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X110Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y237       FDRE (Setup_fdre_C_D)       -0.061     8.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.530ns  (logic 0.259ns (48.825%)  route 0.271ns (51.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.271     0.530    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y237       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y235       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.279     0.502    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y237       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.272     0.531    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y236       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  7.823    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.119ns  (logic 0.194ns (3.170%)  route 5.925ns (96.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 25.893 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.976    25.396    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT4 (Prop_lut4_I0_O)        0.035    25.431 r  net_udp_loop_inst1/udp_number[5]_i_1/O
                         net (fo=1, routed)           0.000    25.431    net_udp_loop_inst1/p_0_in[5]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.541    25.893    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/C
                         clock pessimism              0.000    25.893    
                         clock uncertainty           -0.153    25.740    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.054    25.794    net_udp_loop_inst1/udp_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.794    
                         arrival time                         -25.431    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.124ns  (logic 0.199ns (3.249%)  route 5.925ns (96.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 25.893 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.976    25.396    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT5 (Prop_lut5_I0_O)        0.040    25.436 r  net_udp_loop_inst1/udp_number[6]_i_1/O
                         net (fo=1, routed)           0.000    25.436    net_udp_loop_inst1/p_0_in[6]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.541    25.893    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C
                         clock pessimism              0.000    25.893    
                         clock uncertainty           -0.153    25.740    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.066    25.806    net_udp_loop_inst1/udp_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.806    
                         arrival time                         -25.436    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.060ns  (logic 0.194ns (3.201%)  route 5.866ns (96.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 25.893 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.917    25.337    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT2 (Prop_lut2_I0_O)        0.035    25.372 r  net_udp_loop_inst1/udp_number[0]_i_1/O
                         net (fo=1, routed)           0.000    25.372    net_udp_loop_inst1/p_0_in[0]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.541    25.893    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C
                         clock pessimism              0.000    25.893    
                         clock uncertainty           -0.153    25.740    
    SLICE_X108Y211       FDCE (Setup_fdce_C_D)        0.054    25.794    net_udp_loop_inst1/udp_number_reg[0]
  -------------------------------------------------------------------
                         required time                         25.794    
                         arrival time                         -25.372    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.773ns  (logic 0.194ns (3.361%)  route 5.579ns (96.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 25.884 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           0.919    24.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I4_O)        0.035    24.374 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.710    25.084    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y223       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.532    25.884    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y223       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/C
                         clock pessimism              0.000    25.884    
                         clock uncertainty           -0.153    25.731    
    SLICE_X112Y223       FDPE (Setup_fdpe_C_CE)      -0.119    25.612    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.612    
                         arrival time                         -25.084    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.773ns  (logic 0.194ns (3.361%)  route 5.579ns (96.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 25.884 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           0.919    24.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I4_O)        0.035    24.374 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.710    25.084    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.532    25.884    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/C
                         clock pessimism              0.000    25.884    
                         clock uncertainty           -0.153    25.731    
    SLICE_X112Y223       FDCE (Setup_fdce_C_CE)      -0.119    25.612    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.612    
                         arrival time                         -25.084    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.773ns  (logic 0.194ns (3.361%)  route 5.579ns (96.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 25.884 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           0.919    24.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I4_O)        0.035    24.374 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.710    25.084    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.532    25.884    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/C
                         clock pessimism              0.000    25.884    
                         clock uncertainty           -0.153    25.731    
    SLICE_X112Y223       FDCE (Setup_fdce_C_CE)      -0.119    25.612    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.612    
                         arrival time                         -25.084    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.773ns  (logic 0.194ns (3.361%)  route 5.579ns (96.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 25.884 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.949    23.385    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.035    23.420 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           0.919    24.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I4_O)        0.035    24.374 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.710    25.084    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.532    25.884    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y223       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                         clock pessimism              0.000    25.884    
                         clock uncertainty           -0.153    25.731    
    SLICE_X112Y223       FDCE (Setup_fdce_C_CE)      -0.119    25.612    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.612    
                         arrival time                         -25.084    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.880ns  (logic 0.159ns (2.704%)  route 5.721ns (97.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 25.883 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          5.721    25.157    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X104Y222       LUT3 (Prop_lut3_I0_O)        0.035    25.192 r  net_udp_loop_inst1/tx_byte_num[5]_i_1/O
                         net (fo=1, routed)           0.000    25.192    net_udp_loop_inst1/tx_byte_num[5]_i_1_n_0
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.531    25.883    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/C
                         clock pessimism              0.000    25.883    
                         clock uncertainty           -0.153    25.730    
    SLICE_X104Y222       FDCE (Setup_fdce_C_D)        0.054    25.784    net_udp_loop_inst1/tx_byte_num_reg[5]
  -------------------------------------------------------------------
                         required time                         25.784    
                         arrival time                         -25.192    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.885ns  (logic 0.164ns (2.787%)  route 5.721ns (97.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 25.883 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          5.721    25.157    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X104Y222       LUT3 (Prop_lut3_I0_O)        0.040    25.197 r  net_udp_loop_inst1/tx_byte_num[7]_i_1/O
                         net (fo=1, routed)           0.000    25.197    net_udp_loop_inst1/tx_byte_num[7]_i_1_n_0
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.531    25.883    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/C
                         clock pessimism              0.000    25.883    
                         clock uncertainty           -0.153    25.730    
    SLICE_X104Y222       FDCE (Setup_fdce_C_D)        0.066    25.796    net_udp_loop_inst1/tx_byte_num_reg[7]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.780ns  (logic 0.160ns (2.768%)  route 5.620ns (97.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 25.882 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 19.312 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.748    19.312    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.124    19.436 f  capture_en_reg/Q
                         net (fo=11, routed)          3.803    23.239    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y223       LUT3 (Prop_lut3_I0_O)        0.036    23.275 r  net_udp_loop_inst1/tx_byte_num[8]_i_1/O
                         net (fo=1, routed)           1.817    25.091    net_udp_loop_inst1/tx_byte_num[8]_i_1_n_0
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.530    25.882    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/C
                         clock pessimism              0.000    25.882    
                         clock uncertainty           -0.153    25.729    
    SLICE_X105Y223       FDCE (Setup_fdce_C_D)       -0.036    25.693    net_udp_loop_inst1/tx_byte_num_reg[8]
  -------------------------------------------------------------------
                         required time                         25.693    
                         arrival time                         -25.091    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.250ns (3.525%)  route 6.841ns (96.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 r  capture_en_reg/Q
                         net (fo=11, routed)          3.544     1.934    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y223       LUT6 (Prop_lut6_I2_O)        0.036     1.970 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.602     3.573    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.036     3.609 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.696     5.304    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X114Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.222     4.785    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X114Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.000     4.785    
                         clock uncertainty            0.153     4.938    
    SLICE_X114Y222       FDCE (Hold_fdce_C_CE)        0.040     4.978    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.253ns (3.464%)  route 7.052ns (96.536%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          4.839     3.230    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y223       LUT2 (Prop_lut2_I1_O)        0.036     3.266 r  net_udp_loop_inst1/udp_sequence[0]_i_4/O
                         net (fo=7, routed)           2.212     5.478    net_udp_loop_inst1/udp_sequence[0]_i_4_n_0
    SLICE_X104Y222       LUT3 (Prop_lut3_I2_O)        0.039     5.517 r  net_udp_loop_inst1/tx_byte_num[9]_i_1/O
                         net (fo=1, routed)           0.000     5.517    net_udp_loop_inst1/tx_byte_num[9]_i_1_n_0
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.219     4.782    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/C
                         clock pessimism              0.000     4.782    
                         clock uncertainty            0.153     4.935    
    SLICE_X104Y222       FDCE (Hold_fdce_C_D)         0.192     5.127    net_udp_loop_inst1/tx_byte_num_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.127    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.250ns (3.439%)  route 7.019ns (96.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          4.839     3.230    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y223       LUT2 (Prop_lut2_I1_O)        0.036     3.266 r  net_udp_loop_inst1/udp_sequence[0]_i_4/O
                         net (fo=7, routed)           2.180     5.445    net_udp_loop_inst1/udp_sequence[0]_i_4_n_0
    SLICE_X109Y223       LUT6 (Prop_lut6_I3_O)        0.036     5.481 r  net_udp_loop_inst1/udp_sequence[0]_i_1/O
                         net (fo=1, routed)           0.000     5.481    net_udp_loop_inst1/udp_sequence[0]_i_1_n_0
    SLICE_X109Y223       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.219     4.782    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y223       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[0]/C
                         clock pessimism              0.000     4.782    
                         clock uncertainty            0.153     4.935    
    SLICE_X109Y223       FDCE (Hold_fdce_C_D)         0.154     5.089    net_udp_loop_inst1/udp_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.089    
                         arrival time                           5.481    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.250ns (3.402%)  route 7.100ns (96.598%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          5.024     3.415    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.036     3.451 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.075     5.526    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT6 (Prop_lut6_I0_O)        0.036     5.562 r  net_udp_loop_inst1/udp_number[4]_i_1/O
                         net (fo=1, routed)           0.000     5.562    net_udp_loop_inst1/p_0_in[4]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X108Y211       FDCE (Hold_fdce_C_D)         0.188     5.137    net_udp_loop_inst1/udp_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                           5.562    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.214ns (2.899%)  route 7.167ns (97.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          7.167     5.557    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X104Y223       LUT6 (Prop_lut6_I4_O)        0.036     5.593 r  net_udp_loop_inst1/udp_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000     5.593    net_udp_loop_inst1/udp_sequence[1]_i_1_n_0
    SLICE_X104Y223       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.217     4.780    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X104Y223       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/C
                         clock pessimism              0.000     4.780    
                         clock uncertainty            0.153     4.933    
    SLICE_X104Y223       FDCE (Hold_fdce_C_D)         0.189     5.122    net_udp_loop_inst1/udp_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.122    
                         arrival time                           5.593    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.250ns (3.368%)  route 7.172ns (96.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          5.024     3.415    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.036     3.451 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.147     5.598    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y212       LUT4 (Prop_lut4_I0_O)        0.036     5.634 r  net_udp_loop_inst1/udp_number[2]_i_1/O
                         net (fo=1, routed)           0.000     5.634    net_udp_loop_inst1/p_0_in[2]
    SLICE_X108Y212       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y212       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X108Y212       FDCE (Hold_fdce_C_D)         0.189     5.138    net_udp_loop_inst1/udp_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.634    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 0.250ns (3.368%)  route 7.173ns (96.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          5.024     3.415    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y223       LUT6 (Prop_lut6_I0_O)        0.036     3.451 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.148     5.599    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X108Y211       LUT6 (Prop_lut6_I0_O)        0.036     5.635 r  net_udp_loop_inst1/udp_number[7]_i_1/O
                         net (fo=1, routed)           0.000     5.635    net_udp_loop_inst1/p_0_in[7]
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X108Y211       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X108Y211       FDCE (Hold_fdce_C_D)         0.189     5.138    net_udp_loop_inst1/udp_number_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.635    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.214ns (2.888%)  route 7.195ns (97.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 f  capture_en_reg/Q
                         net (fo=11, routed)          7.195     5.585    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X104Y222       LUT3 (Prop_lut3_I0_O)        0.036     5.621 r  net_udp_loop_inst1/tx_byte_num[10]_i_1/O
                         net (fo=1, routed)           0.000     5.621    net_udp_loop_inst1/tx_byte_num[10]_i_1_n_0
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.219     4.782    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X104Y222       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/C
                         clock pessimism              0.000     4.782    
                         clock uncertainty            0.153     4.935    
    SLICE_X104Y222       FDCE (Hold_fdce_C_D)         0.188     5.123    net_udp_loop_inst1/tx_byte_num_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.123    
                         arrival time                           5.621    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.250ns (3.446%)  route 7.004ns (96.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 r  capture_en_reg/Q
                         net (fo=11, routed)          3.544     1.934    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y223       LUT6 (Prop_lut6_I2_O)        0.036     1.970 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.602     3.573    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.036     3.609 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.858     5.466    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.222     4.785    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.000     4.785    
                         clock uncertainty            0.153     4.938    
    SLICE_X113Y222       FDCE (Hold_fdce_C_CE)        0.028     4.966    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.466    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.250ns (3.446%)  route 7.004ns (96.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.097    -1.787    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.178    -1.609 r  capture_en_reg/Q
                         net (fo=11, routed)          3.544     1.934    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y223       LUT6 (Prop_lut6_I2_O)        0.036     1.970 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.602     3.573    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y223       LUT5 (Prop_lut5_I2_O)        0.036     3.609 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.858     5.466    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.222     4.785    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y222       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.000     4.785    
                         clock uncertainty            0.153     4.938    
    SLICE_X113Y222       FDCE (Hold_fdce_C_CE)        0.028     4.966    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.966    
                         arrival time                           5.466    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.324ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.279%)  route 0.350ns (59.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X82Y288        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.350     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y288        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.462%)  route 0.372ns (62.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y288        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.372     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y288        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 32.396    

Slack (MET) :             32.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.137%)  route 0.377ns (62.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.377     0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y284        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 32.421    

Slack (MET) :             32.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.914%)  route 0.365ns (62.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.365     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y284        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 32.435    

Slack (MET) :             32.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.294%)  route 0.277ns (51.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X82Y288        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y288        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 32.454    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.538%)  route 0.275ns (51.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y288                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X82Y288        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X80Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y288        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.457    

Slack (MET) :             32.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.273%)  route 0.279ns (57.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y284        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y285        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 32.458    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.879%)  route 0.285ns (56.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y284        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y284        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 32.514    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.352ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.555ns  (logic 0.204ns (36.757%)  route 0.351ns (63.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X112Y233       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.351     0.555    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y234       FDRE (Setup_fdre_C_D)       -0.093     7.907    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.425%)  route 0.406ns (64.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X112Y235       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.406     0.629    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X113Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y235       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.522ns  (logic 0.236ns (45.189%)  route 0.286ns (54.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X116Y235       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.286     0.522    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X115Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y235       FDRE (Setup_fdre_C_D)       -0.089     7.911    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.624ns  (logic 0.259ns (41.478%)  route 0.365ns (58.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X116Y235       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.365     0.624    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X116Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y231       FDRE (Setup_fdre_C_D)        0.021     8.021    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.606%)  route 0.275ns (57.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.275     0.479    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y234       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.135%)  route 0.269ns (56.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X112Y235       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.269     0.473    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y234       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.523%)  route 0.276ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y232                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X113Y232       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.276     0.480    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X114Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X114Y232       FDRE (Setup_fdre_C_D)       -0.061     7.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.883%)  route 0.297ns (57.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y231       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.297     0.520    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y230       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.293     0.516    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X115Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y236       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.657%)  route 0.276ns (55.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.276     0.499    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y234       FDRE (Setup_fdre_C_D)       -0.010     7.990    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  7.491    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.196ns,  Total Violation       -0.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_100_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.359ns  (logic 0.259ns (19.059%)  route 1.100ns (80.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 39.973 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.225ns = ( 37.775 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    37.775    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    38.034 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.100    39.134    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[260]
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.191    39.973    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism             -0.830    39.143    
                         clock uncertainty           -0.184    38.960    
    SLICE_X52Y275        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    38.938    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                         -39.134    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_100_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.188ns  (logic 0.302ns (25.425%)  route 0.886ns (74.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 39.980 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.225ns = ( 37.775 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    37.775    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    38.034 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.886    38.920    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X80Y276        LUT2 (Prop_lut2_I0_O)        0.043    38.963 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M_i_1/O
                         net (fo=1, routed)           0.000    38.963    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.198    39.980    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.830    39.150    
                         clock uncertainty           -0.184    38.967    
    SLICE_X80Y276        FDRE (Setup_fdre_C_D)        0.033    39.000    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -38.963    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.146ns (23.671%)  route 0.471ns (76.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.595    -0.590    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.118    -0.472 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.471    -0.002    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X80Y276        LUT2 (Prop_lut2_I0_O)        0.028     0.026 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.026    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.818    -0.618    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.322    -0.296    
                         clock uncertainty            0.184    -0.113    
    SLICE_X80Y276        FDRE (Hold_fdre_C_D)         0.060    -0.053    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.118ns (16.883%)  route 0.581ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.595    -0.590    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.118    -0.472 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.581     0.109    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[260]
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.818    -0.618    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism              0.322    -0.296    
                         clock uncertainty            0.184    -0.113    
    SLICE_X52Y275        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.011    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :          264  Failing Endpoints,  Worst Slack       -1.349ns,  Total Violation     -205.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.235ns  (logic 0.309ns (13.828%)  route 1.926ns (86.172%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.674    38.865    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y191       LUT2 (Prop_lut2_I0_O)        0.043    38.908 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__1/O
                         net (fo=10, routed)          0.984    39.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.891    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.211ns  (logic 0.309ns (13.976%)  route 1.902ns (86.024%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.726    38.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y192       LUT2 (Prop_lut2_I0_O)        0.043    38.959 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=7, routed)           0.909    39.868    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.868    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.211ns  (logic 0.309ns (13.976%)  route 1.902ns (86.024%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.726    38.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y192       LUT2 (Prop_lut2_I0_O)        0.043    38.959 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=7, routed)           0.909    39.868    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.868    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.191ns  (logic 0.309ns (14.101%)  route 1.882ns (85.899%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.674    38.865    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y191       LUT2 (Prop_lut2_I0_O)        0.043    38.908 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__1/O
                         net (fo=10, routed)          0.940    39.848    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.848    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.726    38.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y192       LUT2 (Prop_lut2_I0_O)        0.043    38.959 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=7, routed)           0.865    39.824    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.824    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.256%)  route 1.859ns (85.744%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.726    38.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y192       LUT2 (Prop_lut2_I0_O)        0.043    38.959 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=7, routed)           0.865    39.824    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.824    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.096ns  (logic 0.309ns (14.743%)  route 1.787ns (85.257%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 39.962 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.680    38.871    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y191       LUT2 (Prop_lut2_I0_O)        0.043    38.914 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__4/O
                         net (fo=10, routed)          0.839    39.753    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180    39.962    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.132    
                         clock uncertainty           -0.190    38.942    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404    38.538    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -39.753    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.096ns  (logic 0.309ns (14.743%)  route 1.787ns (85.257%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 39.962 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.680    38.871    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y191       LUT2 (Prop_lut2_I0_O)        0.043    38.914 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__4/O
                         net (fo=10, routed)          0.839    39.753    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180    39.962    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.132    
                         clock uncertainty           -0.190    38.942    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.404    38.538    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -39.753    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.210ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.096ns  (logic 0.309ns (14.740%)  route 1.787ns (85.260%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 39.967 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.726    38.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y192       LUT2 (Prop_lut2_I0_O)        0.043    38.959 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=7, routed)           0.794    39.753    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.185    39.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y33         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.137    
                         clock uncertainty           -0.190    38.947    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    38.543    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -39.753    
  -------------------------------------------------------------------
                         slack                                 -1.210    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.072ns  (logic 0.309ns (14.917%)  route 1.763ns (85.083%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 39.962 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 37.657 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    37.657    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.223    37.880 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.268    38.147    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.043    38.190 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.682    38.873    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y191       LUT2 (Prop_lut2_I0_O)        0.043    38.916 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=10, routed)          0.813    39.728    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180    39.962    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y34         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.132    
                         clock uncertainty           -0.190    38.942    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    38.538    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -39.728    
  -------------------------------------------------------------------
                         slack                                 -1.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.156ns (22.524%)  route 0.537ns (77.476%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.197    -0.187    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/wr_en
    SLICE_X121Y210       LUT4 (Prop_lut4_I0_O)        0.028    -0.159 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/O
                         net (fo=2, routed)           0.209     0.050    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1_n_0
    SLICE_X118Y210       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.748    -0.688    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X118Y210       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.322    -0.366    
                         clock uncertainty            0.190    -0.176    
    SLICE_X118Y210       FDRE (Hold_fdre_C_D)         0.060    -0.116    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.156ns (20.217%)  route 0.616ns (79.783%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.179    -0.205    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X121Y212       LUT5 (Prop_lut5_I0_O)        0.028    -0.177 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__6/O
                         net (fo=3, routed)           0.307     0.129    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.775    -0.662    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.340    
                         clock uncertainty            0.190    -0.150    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.054    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.156ns (19.608%)  route 0.640ns (80.392%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.207    -0.177    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y212       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__9/O
                         net (fo=10, routed)          0.302     0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.805    -0.632    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.310    
                         clock uncertainty            0.190    -0.120    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                      0.089    -0.031    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.156ns (19.608%)  route 0.640ns (80.392%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.207    -0.177    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y212       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__9/O
                         net (fo=10, routed)          0.302     0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.805    -0.632    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.310    
                         clock uncertainty            0.190    -0.120    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                      0.089    -0.031    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.156ns (19.229%)  route 0.655ns (80.771%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.267    -0.116    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y207       LUT2 (Prop_lut2_I0_O)        0.028    -0.088 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0/O
                         net (fo=10, routed)          0.257     0.169    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.807    -0.630    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.308    
                         clock uncertainty            0.190    -0.118    
    RAMB36_X4Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                      0.089    -0.029    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.156ns (18.908%)  route 0.669ns (81.092%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.179    -0.205    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X121Y212       LUT5 (Prop_lut5_I0_O)        0.028    -0.177 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__6/O
                         net (fo=3, routed)           0.360     0.183    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.800    -0.637    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.315    
                         clock uncertainty            0.190    -0.125    
    RAMB36_X4Y43         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.029    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.156ns (18.773%)  route 0.675ns (81.227%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.233    -0.151    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X119Y207       LUT5 (Prop_lut5_I0_O)        0.028    -0.123 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__5/O
                         net (fo=3, routed)           0.311     0.189    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.805    -0.632    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.310    
                         clock uncertainty            0.190    -0.120    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.024    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.156ns (19.568%)  route 0.641ns (80.432%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.211    -0.173    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X114Y212       LUT2 (Prop_lut2_I0_O)        0.028    -0.145 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__5/O
                         net (fo=10, routed)          0.300     0.155    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.775    -0.662    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.340    
                         clock uncertainty            0.190    -0.150    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                      0.089    -0.061    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.156ns (19.568%)  route 0.641ns (80.432%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.211    -0.173    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X114Y212       LUT2 (Prop_lut2_I0_O)        0.028    -0.145 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__5/O
                         net (fo=10, routed)          0.300     0.155    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.775    -0.662    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.340    
                         clock uncertainty            0.190    -0.150    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                      0.089    -0.061    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.156ns (18.653%)  route 0.680ns (81.347%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    clk_50m
    SLICE_X121Y210       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y210       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.131    -0.412    capture_en_O_OBUF_repN
    SLICE_X121Y210       LUT2 (Prop_lut2_I1_O)        0.028    -0.384 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.223    -0.161    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X120Y209       LUT5 (Prop_lut5_I0_O)        0.028    -0.133 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=3, routed)           0.327     0.194    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.807    -0.630    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.308    
                         clock uncertainty            0.190    -0.118    
    RAMB36_X4Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.022    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.187     7.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.187     7.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.187     7.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/state_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/state_reg/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.154     7.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/state_reg
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.154     7.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[9]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.259ns (7.435%)  route 3.225ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.225     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X126Y268       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[9]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X126Y268       FDPE (Recov_fdpe_C_PRE)     -0.154     7.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[9]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.259ns (7.622%)  route 3.139ns (92.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.139     1.173    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X124Y269       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X124Y269       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[0]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X124Y269       FDPE (Recov_fdpe_C_PRE)     -0.178     7.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.259ns (7.622%)  route 3.139ns (92.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.139     1.173    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X124Y269       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X124Y269       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[1]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X124Y269       FDPE (Recov_fdpe_C_PRE)     -0.178     7.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.259ns (7.622%)  route 3.139ns (92.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.139     1.173    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X124Y269       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X124Y269       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[2]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X124Y269       FDPE (Recov_fdpe_C_PRE)     -0.178     7.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.259ns (7.622%)  route 3.139ns (92.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 8.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.354    -2.225    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.259    -1.966 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          3.139     1.173    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X124Y269       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267     8.383    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X124Y269       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/C
                         clock pessimism             -0.652     7.731    
                         clock uncertainty           -0.064     7.667    
    SLICE_X124Y269       FDPE (Recov_fdpe_C_PRE)     -0.178     7.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.158%)  route 0.297ns (74.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.297    -0.130    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y296       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y296       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X142Y296       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.158%)  route 0.297ns (74.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.297    -0.130    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y296       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y296       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X142Y296       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.158%)  route 0.297ns (74.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.297    -0.130    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y296       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y296       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X142Y296       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.158%)  route 0.297ns (74.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.297    -0.130    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X143Y296       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X143Y296       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.058    -0.495    
    SLICE_X143Y296       FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.654%)  route 0.341ns (77.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.341    -0.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y297       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y297       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X142Y297       FDCE (Remov_fdce_C_CLR)     -0.050    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.654%)  route 0.341ns (77.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.341    -0.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y297       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y297       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X142Y297       FDCE (Remov_fdce_C_CLR)     -0.050    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.654%)  route 0.341ns (77.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.341    -0.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y297       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y297       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X142Y297       FDCE (Remov_fdce_C_CLR)     -0.050    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.654%)  route 0.341ns (77.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.341    -0.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y297       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y297       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X142Y297       FDCE (Remov_fdce_C_CLR)     -0.050    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.654%)  route 0.341ns (77.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.341    -0.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y297       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X142Y297       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.058    -0.494    
    SLICE_X142Y297       FDCE (Remov_fdce_C_CLR)     -0.050    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.100ns (13.454%)  route 0.643ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X112Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y299       FDRE (Prop_fdre_C_Q)         0.100    -0.460 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.643     0.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X114Y310       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.947    -0.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X114Y310       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.223    -0.266    
    SLICE_X114Y310       FDCE (Remov_fdce_C_CLR)     -0.050    -0.316    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.223ns (14.059%)  route 1.363ns (85.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 6.649 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.363    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y286        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.652     5.997    
                         clock uncertainty           -0.062     5.935    
    SLICE_X63Y286        FDCE (Recov_fdce_C_CLR)     -0.212     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.223ns (14.104%)  route 1.358ns (85.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 6.649 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.358    -0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.652     5.997    
                         clock uncertainty           -0.062     5.935    
    SLICE_X65Y287        FDCE (Recov_fdce_C_CLR)     -0.212     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.223ns (14.927%)  route 1.271ns (85.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 6.650 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.271    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.652     5.998    
                         clock uncertainty           -0.062     5.936    
    SLICE_X63Y289        FDCE (Recov_fdce_C_CLR)     -0.212     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.223ns (14.971%)  route 1.267ns (85.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 6.650 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.267    -0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.652     5.998    
                         clock uncertainty           -0.062     5.936    
    SLICE_X61Y288        FDCE (Recov_fdce_C_CLR)     -0.212     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.223ns (14.927%)  route 1.271ns (85.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 6.650 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.271    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y289        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y289        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.652     5.998    
                         clock uncertainty           -0.062     5.936    
    SLICE_X62Y289        FDPE (Recov_fdpe_C_PRE)     -0.154     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.223ns (14.927%)  route 1.271ns (85.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 6.650 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.271    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.652     5.998    
                         clock uncertainty           -0.062     5.936    
    SLICE_X62Y289        FDCE (Recov_fdce_C_CLR)     -0.154     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.223ns (14.927%)  route 1.271ns (85.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 6.650 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.271    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201     6.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.652     5.998    
                         clock uncertainty           -0.062     5.936    
    SLICE_X62Y289        FDCE (Recov_fdce_C_CLR)     -0.154     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.782    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.223ns (15.840%)  route 1.185ns (84.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 6.649 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.185    -0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.652     5.997    
                         clock uncertainty           -0.062     5.935    
    SLICE_X63Y287        FDCE (Recov_fdce_C_CLR)     -0.212     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.223ns (15.840%)  route 1.185ns (84.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 6.649 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.185    -0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.652     5.997    
                         clock uncertainty           -0.062     5.935    
    SLICE_X63Y287        FDCE (Recov_fdce_C_CLR)     -0.212     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.223ns (15.840%)  route 1.185ns (84.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 6.649 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.223    -1.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.185    -0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.652     5.997    
                         clock uncertainty           -0.062     5.935    
    SLICE_X62Y287        FDCE (Recov_fdce_C_CLR)     -0.154     5.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          5.781    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X62Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X62Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X62Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X62Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X62Y285        FDCE (Remov_fdce_C_CLR)     -0.050    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.841%)  route 0.113ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y285        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.113    -0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.058    -0.551    
    SLICE_X63Y285        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.608    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_fdpe_C_Q)         0.118    -0.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.831    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.041    -0.564    
    SLICE_X82Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.608    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_fdpe_C_Q)         0.118    -0.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.831    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.041    -0.564    
    SLICE_X82Y289        FDCE (Remov_fdce_C_CLR)     -0.050    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.608    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_fdpe_C_Q)         0.118    -0.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y289        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.831    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y289        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.041    -0.564    
    SLICE_X82Y289        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.608    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_fdpe_C_Q)         0.118    -0.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y290        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y290        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.041    -0.563    
    SLICE_X80Y290        FDCE (Remov_fdce_C_CLR)     -0.069    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.302ns (17.014%)  route 1.473ns (82.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.138    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X67Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.302ns (17.014%)  route 1.473ns (82.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.138    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X67Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.302ns (17.014%)  route 1.473ns (82.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.138    -0.583    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X67Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.302ns (17.774%)  route 1.397ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.062    -0.659    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X68Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.302ns (17.774%)  route 1.397ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.062    -0.659    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X68Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.302ns (17.774%)  route 1.397ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.062    -0.659    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X68Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.302ns (17.774%)  route 1.397ns (82.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.335    -1.764    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.721 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         1.062    -0.659    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X68Y198        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  2.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.146ns (16.703%)  route 0.728ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.555     0.230    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X68Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.146ns (16.703%)  route 0.728ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.555     0.230    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X68Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.146ns (16.703%)  route 0.728ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.555     0.230    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X68Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.146ns (16.703%)  route 0.728ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.555     0.230    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X68Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X68Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X68Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.146ns (16.043%)  route 0.764ns (83.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.591     0.266    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X67Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.146ns (16.043%)  route 0.764ns (83.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.591     0.266    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X67Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.146ns (16.043%)  route 0.764ns (83.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.173    -0.353    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.325 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.591     0.266    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y198        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X67Y198        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.453ns (20.174%)  route 1.792ns (79.826%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X88Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X88Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X88Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.453ns (20.193%)  route 1.790ns (79.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.453ns (20.193%)  route 1.790ns (79.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.453ns (20.193%)  route 1.790ns (79.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.453ns (20.193%)  route 1.790ns (79.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y301        FDRE (Prop_fdre_C_Q)         0.223     4.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X90Y301        LUT6 (Prop_lut6_I3_O)        0.043     5.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.531     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X89Y300        LUT4 (Prop_lut4_I3_O)        0.051     5.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.505     6.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X89Y295        LUT1 (Prop_lut1_I0_O)        0.136     6.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.490    37.189    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y294        FDCE (Recov_fdce_C_CLR)     -0.212    36.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 30.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.174%)  route 0.137ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y284        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y284        FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y282        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.478     2.145    
    SLICE_X59Y282        FDCE (Remov_fdce_C_CLR)     -0.069     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.174%)  route 0.137ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y284        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y284        FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y282        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.478     2.145    
    SLICE_X59Y282        FDCE (Remov_fdce_C_CLR)     -0.069     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y284        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y284        FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.478     2.146    
    SLICE_X61Y283        FDCE (Remov_fdce_C_CLR)     -0.069     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X59Y284        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y284        FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X61Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.478     2.146    
    SLICE_X61Y283        FDCE (Remov_fdce_C_CLR)     -0.069     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.253%)  route 0.135ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y285        FDPE (Prop_fdpe_C_Q)         0.091     2.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.135     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y285        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y285        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.478     2.148    
    SLICE_X58Y285        FDPE (Remov_fdpe_C_PRE)     -0.090     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.721%)  route 0.144ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.612     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y291        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y291        FDPE (Prop_fdpe_C_Q)         0.091     2.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X87Y291        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y291        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.461     2.171    
    SLICE_X87Y291        FDPE (Remov_fdpe_C_PRE)     -0.110     2.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.188%)  route 0.143ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDPE (Prop_fdpe_C_Q)         0.118     2.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.478     2.153    
    SLICE_X84Y288        FDCE (Remov_fdce_C_CLR)     -0.069     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.188%)  route 0.143ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDPE (Prop_fdpe_C_Q)         0.118     2.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.478     2.153    
    SLICE_X84Y288        FDCE (Remov_fdce_C_CLR)     -0.069     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.188%)  route 0.143ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDPE (Prop_fdpe_C_Q)         0.118     2.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.478     2.153    
    SLICE_X84Y288        FDCE (Remov_fdce_C_CLR)     -0.069     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.188%)  route 0.143ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y290        FDPE (Prop_fdpe_C_Q)         0.118     2.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.478     2.153    
    SLICE_X84Y288        FDCE (Remov_fdce_C_CLR)     -0.069     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.317    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 0.086ns (2.665%)  route 3.142ns (97.335%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.318     1.318    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I1_O)        0.043     1.361 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           1.062     2.423    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X140Y305       LUT5 (Prop_lut5_I4_O)        0.043     2.466 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.761     3.228    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X114Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.359    -1.525    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X114Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.893ns  (logic 0.086ns (2.973%)  route 2.807ns (97.027%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.318     1.318    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I1_O)        0.043     1.361 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           1.062     2.423    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X140Y305       LUT5 (Prop_lut5_I4_O)        0.043     2.466 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.426     2.893    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X137Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X137Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.028ns (4.728%)  route 0.564ns (95.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.343     0.343    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X140Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.371 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.221     0.592    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X137Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X137Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.028ns (3.385%)  route 0.799ns (96.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.343     0.343    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X140Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.371 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.456     0.827    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X114Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.949    -0.487    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X114Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.147ns (8.999%)  route 1.487ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.487     1.014    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X125Y296       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X125Y296       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.147ns (8.999%)  route 1.487ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.487     1.014    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X125Y296       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X125Y296       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.147ns (8.999%)  route 1.487ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.487     1.014    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X125Y296       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X125Y296       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.147ns (8.999%)  route 1.487ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.487     1.014    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X125Y296       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X125Y296       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.147ns (8.999%)  route 1.487ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.487     1.014    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X125Y296       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X125Y296       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.147ns (11.986%)  route 1.079ns (88.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.079     0.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X113Y298       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X113Y298       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.147ns (11.986%)  route 1.079ns (88.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.079     0.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X113Y298       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X113Y298       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.147ns (11.986%)  route 1.079ns (88.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.079     0.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X113Y298       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X113Y298       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.147ns (11.986%)  route 1.079ns (88.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.079     0.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X113Y298       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X113Y298       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.147ns (11.986%)  route 1.079ns (88.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDPE (Prop_fdpe_C_Q)         0.147    -0.472 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.079     0.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X113Y298       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X113Y298       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.206ns (53.637%)  route 0.178ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y268       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.178    -1.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X127Y267       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X127Y267       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.206ns (53.637%)  route 0.178ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y268       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.178    -1.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X127Y267       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X127Y267       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.206ns (53.637%)  route 0.178ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y268       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.178    -1.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X127Y267       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X127Y267       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.206ns (53.637%)  route 0.178ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y268       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.178    -1.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X127Y267       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X127Y267       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.206ns (53.637%)  route 0.178ns (46.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X126Y268       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y268       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.178    -1.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X127Y267       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X127Y267       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.185ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226    -1.658    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y263       FDRE (Prop_fdre_C_Q)         0.178    -1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/Q
                         net (fo=12, routed)          0.229    -1.251    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_adjdir
    SLICE_X121Y263       LUT3 (Prop_lut3_I2_O)        0.036    -1.215 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_adjdir_i_1/O
                         net (fo=1, routed)           0.000    -1.215    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_47
    SLICE_X121Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.394    -2.185    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.214ns (47.510%)  route 0.236ns (52.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.187ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y264       FDSE (Prop_fdse_C_Q)         0.178    -1.481 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/Q
                         net (fo=10, routed)          0.236    -1.245    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_subclass_reg[0]
    SLICE_X121Y264       LUT4 (Prop_lut4_I3_O)        0.036    -1.209 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_subclass[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.209    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_9
    SLICE_X121Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392    -2.187    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.214ns (47.419%)  route 0.237ns (52.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.187ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y264       FDRE (Prop_fdre_C_Q)         0.178    -1.481 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/Q
                         net (fo=7, routed)           0.237    -1.244    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_5_in[5]
    SLICE_X119Y264       LUT3 (Prop_lut3_I2_O)        0.036    -1.208 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_hd_i_1/O
                         net (fo=1, routed)           0.000    -1.208    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_46
    SLICE_X119Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392    -2.187    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.480ns  (logic 0.242ns (50.465%)  route 0.238ns (49.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X118Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y295       FDSE (Prop_fdse_C_Q)         0.206    -1.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/Q
                         net (fo=14, routed)          0.238    -1.211    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_reset_i
    SLICE_X118Y295       LUT4 (Prop_lut4_I3_O)        0.036    -1.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_reset_i_i_1/O
                         net (fo=1, routed)           0.000    -1.175    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_14
    SLICE_X118Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X118Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.178ns (36.897%)  route 0.304ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X117Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y299       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/Q
                         net (fo=1, routed)           0.304    -1.173    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/src_in
    SLICE_X118Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/dest_clk
    SLICE_X118Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.632ns (26.520%)  route 1.751ns (73.480%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.147    -0.289    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.562     0.273 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.834     1.108    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_txresetdone_out
    SLICE_X145Y282       LUT4 (Prop_lut4_I1_O)        0.035     1.143 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__0/O
                         net (fo=1, routed)           0.669     1.812    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_0
    SLICE_X144Y304       LUT5 (Prop_lut5_I4_O)        0.035     1.847 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.247     2.094    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X142Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X142Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.710ns (32.660%)  route 1.464ns (67.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.145    -0.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.640     0.349 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.747     1.096    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_rxresetdone_out
    SLICE_X145Y287       LUT4 (Prop_lut4_I1_O)        0.035     1.131 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__1/O
                         net (fo=1, routed)           0.517     1.648    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_1
    SLICE_X144Y303       LUT5 (Prop_lut5_I4_O)        0.035     1.683 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.200     1.883    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X134Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.737    -0.448    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X134Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.147ns (21.073%)  route 0.551ns (78.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.878    -0.558    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.147    -0.411 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.551     0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X119Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X119Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.124ns (24.959%)  route 0.373ns (75.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.983    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X144Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y303       FDRE (Prop_fdre_C_Q)         0.124    -0.329 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.373     0.044    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.124ns (26.509%)  route 0.344ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.983    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X144Y304       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y304       FDRE (Prop_fdre_C_Q)         0.124    -0.329 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.344     0.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.147ns (38.475%)  route 0.235ns (61.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.947    -0.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X110Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y309       FDRE (Prop_fdre_C_Q)         0.147    -0.342 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.235    -0.107    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X110Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.702    -0.483    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X110Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.147ns (36.133%)  route 0.260ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X138Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y296       FDRE (Prop_fdre_C_Q)         0.147    -0.406 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.260    -0.146    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X140Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X140Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.124ns (33.563%)  route 0.245ns (66.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.872    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X124Y265       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y265       FDRE (Prop_fdre_C_Q)         0.124    -0.440 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.245    -0.195    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X124Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.647    -0.538    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X124Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.147ns (56.613%)  route 0.113ns (43.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y294       FDRE (Prop_fdre_C_Q)         0.147    -0.440 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.113    -0.328    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X112Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X112Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.124ns (53.063%)  route 0.110ns (46.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X113Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y295       FDRE (Prop_fdre_C_Q)         0.124    -0.463 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.110    -0.354    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X113Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.330ns  (logic 0.178ns (53.991%)  route 0.152ns (46.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X113Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.152    -1.326    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X113Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.360ns  (logic 0.206ns (57.276%)  route 0.154ns (42.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y294       FDRE (Prop_fdre_C_Q)         0.206    -1.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.154    -1.296    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X112Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X112Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.508ns  (logic 0.178ns (35.008%)  route 0.330ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.270    -1.614    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X124Y265       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y265       FDRE (Prop_fdre_C_Q)         0.178    -1.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.330    -1.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X124Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.437    -2.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X124Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.557ns  (logic 0.206ns (36.995%)  route 0.351ns (63.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X138Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y296       FDRE (Prop_fdre_C_Q)         0.206    -1.397 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.351    -1.047    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X140Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X140Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.206ns (39.687%)  route 0.313ns (60.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.356    -1.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X110Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y309       FDRE (Prop_fdre_C_Q)         0.206    -1.322 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.313    -1.009    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X110Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.555    -2.024    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X110Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.178ns (28.131%)  route 0.455ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.411    -1.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X144Y304       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y304       FDRE (Prop_fdre_C_Q)         0.178    -1.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.455    -0.841    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.178ns (26.694%)  route 0.489ns (73.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.411    -1.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X144Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y303       FDRE (Prop_fdre_C_Q)         0.178    -1.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.489    -0.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.206ns (22.623%)  route 0.705ns (77.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.275    -1.609    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.206    -1.403 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.705    -0.699    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X119Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X119Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.753ns  (logic 0.986ns (56.240%)  route 0.767ns (43.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.950    -0.482 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.499     0.017    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_rxresetdone_out
    SLICE_X144Y303       LUT5 (Prop_lut5_I2_O)        0.036     0.053 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.268     0.321    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X134Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X134Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.925ns (54.154%)  route 0.783ns (45.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.582    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.889    -0.413 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.452     0.039    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_txresetdone_out
    SLICE_X144Y304       LUT5 (Prop_lut5_I1_O)        0.036     0.075 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.331     0.406    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X142Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X142Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.228ns  (logic 0.949ns (11.533%)  route 7.279ns (88.467%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     1.023 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[1]
                         net (fo=2, routed)           0.274     1.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_n_6
    SLICE_X131Y297       LUT5 (Prop_lut5_I4_O)        0.123     1.421 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1/O
                         net (fo=2, routed)           0.248     1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1_n_0
    SLICE_X128Y296       LUT6 (Prop_lut6_I0_O)        0.043     1.711 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3/O
                         net (fo=1, routed)           0.000     1.711    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     1.827 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry/O[3]
                         net (fo=41, routed)          1.235     3.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/O[3]
    SLICE_X136Y299       LUT6 (Prop_lut6_I5_O)        0.120     3.183 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__7/O
                         net (fo=25, routed)          1.138     4.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/opmf__28_carry
    SLICE_X129Y294       LUT2 (Prop_lut2_I0_O)        0.043     4.363 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_2__0/O
                         net (fo=8, routed)           1.690     6.053    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/opmf__28_carry__0
    SLICE_X140Y307       LUT6 (Prop_lut6_I0_O)        0.043     6.096 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__5/O
                         net (fo=1, routed)           0.000     6.096    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__5_n_0
    SLICE_X140Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/clk
    SLICE_X140Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.160ns  (logic 0.949ns (11.630%)  route 7.211ns (88.370%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     1.023 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[1]
                         net (fo=2, routed)           0.274     1.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_n_6
    SLICE_X131Y297       LUT5 (Prop_lut5_I4_O)        0.123     1.421 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1/O
                         net (fo=2, routed)           0.248     1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1_n_0
    SLICE_X128Y296       LUT6 (Prop_lut6_I0_O)        0.043     1.711 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3/O
                         net (fo=1, routed)           0.000     1.711    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     1.827 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry/O[3]
                         net (fo=41, routed)          1.235     3.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/O[3]
    SLICE_X136Y299       LUT6 (Prop_lut6_I5_O)        0.120     3.183 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__7/O
                         net (fo=25, routed)          1.138     4.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/opmf__28_carry
    SLICE_X129Y294       LUT2 (Prop_lut2_I0_O)        0.043     4.363 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_2__0/O
                         net (fo=8, routed)           1.621     5.985    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[7]_0
    SLICE_X139Y306       LUT6 (Prop_lut6_I0_O)        0.043     6.028 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__6/O
                         net (fo=1, routed)           0.000     6.028    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__6_n_0
    SLICE_X139Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/clk
    SLICE_X139Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.919ns  (logic 0.949ns (11.984%)  route 6.970ns (88.016%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     1.023 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[1]
                         net (fo=2, routed)           0.274     1.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_n_6
    SLICE_X131Y297       LUT5 (Prop_lut5_I4_O)        0.123     1.421 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1/O
                         net (fo=2, routed)           0.248     1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1_n_0
    SLICE_X128Y296       LUT6 (Prop_lut6_I0_O)        0.043     1.711 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3/O
                         net (fo=1, routed)           0.000     1.711    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     1.827 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry/O[3]
                         net (fo=41, routed)          1.235     3.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/O[3]
    SLICE_X136Y299       LUT6 (Prop_lut6_I5_O)        0.120     3.183 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__7/O
                         net (fo=25, routed)          1.138     4.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/opmf__28_carry
    SLICE_X129Y294       LUT2 (Prop_lut2_I0_O)        0.043     4.363 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_2__0/O
                         net (fo=8, routed)           1.380     5.744    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]_0
    SLICE_X138Y306       LUT6 (Prop_lut6_I0_O)        0.043     5.787 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__3/O
                         net (fo=1, routed)           0.000     5.787    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__3_n_0
    SLICE_X138Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/clk
    SLICE_X138Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.760ns (22.390%)  route 6.101ns (77.610%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.437     2.633    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y297       LUT6 (Prop_lut6_I0_O)        0.043     2.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.676    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.894 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.724     4.618    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X134Y286       LUT4 (Prop_lut4_I3_O)        0.123     4.741 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     4.741    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X134Y286       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.921 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X134Y287       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.086 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.410     5.496    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X133Y287       LUT5 (Prop_lut5_I4_O)        0.125     5.621 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2/O
                         net (fo=1, routed)           0.000     5.621    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2_n_0
    SLICE_X133Y287       MUXF7 (Prop_muxf7_I0_O)      0.107     5.728 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2/O
                         net (fo=1, routed)           0.000     5.728    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2_n_0
    SLICE_X133Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X133Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.654ns (21.251%)  route 6.129ns (78.749%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.437     2.633    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y297       LUT6 (Prop_lut6_I0_O)        0.043     2.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.676    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.894 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.519     4.413    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X135Y287       LUT4 (Prop_lut4_I3_O)        0.123     4.536 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     4.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__2_n_0
    SLICE_X135Y287       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.729 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.729    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X135Y288       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.453     5.293    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X134Y289       LUT4 (Prop_lut4_I3_O)        0.124     5.417 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0/O
                         net (fo=1, routed)           0.191     5.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0_n_0
    SLICE_X133Y289       LUT6 (Prop_lut6_I5_O)        0.043     5.651 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.651    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1_n_0
    SLICE_X133Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X133Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 1.637ns (21.214%)  route 6.080ns (78.786%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=3 LUT6=5)
  Clock Path Skew:        0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.437     2.633    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y297       LUT6 (Prop_lut6_I0_O)        0.043     2.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.676    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.894 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.724     4.618    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X134Y286       LUT4 (Prop_lut4_I3_O)        0.123     4.741 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     4.741    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X134Y286       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.921 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.921    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X134Y287       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.029 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.240     5.269    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X133Y287       LUT4 (Prop_lut4_I3_O)        0.123     5.392 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1/O
                         net (fo=1, routed)           0.150     5.542    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1_n_0
    SLICE_X133Y287       LUT6 (Prop_lut6_I5_O)        0.043     5.585 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.585    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2_n_0
    SLICE_X133Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X133Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.687ns  (logic 1.766ns (22.974%)  route 5.921ns (77.026%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.437     2.633    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y297       LUT6 (Prop_lut6_I0_O)        0.043     2.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.676    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.894 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.519     4.413    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X135Y287       LUT4 (Prop_lut4_I3_O)        0.123     4.536 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     4.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__2_n_0
    SLICE_X135Y287       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.729 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.729    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X135Y288       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.895 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.436     5.331    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X134Y288       LUT5 (Prop_lut5_I4_O)        0.123     5.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1/O
                         net (fo=1, routed)           0.000     5.454    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1_n_0
    SLICE_X134Y288       MUXF7 (Prop_muxf7_I0_O)      0.101     5.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1/O
                         net (fo=1, routed)           0.000     5.555    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1_n_0
    SLICE_X134Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X134Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 0.949ns (12.534%)  route 6.622ns (87.466%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     1.023 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[1]
                         net (fo=2, routed)           0.274     1.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_n_6
    SLICE_X131Y297       LUT5 (Prop_lut5_I4_O)        0.123     1.421 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1/O
                         net (fo=2, routed)           0.248     1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_1_n_0
    SLICE_X128Y296       LUT6 (Prop_lut6_I0_O)        0.043     1.711 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3/O
                         net (fo=1, routed)           0.000     1.711    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry_i_3_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     1.827 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry/O[3]
                         net (fo=41, routed)          1.235     3.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/O[3]
    SLICE_X136Y299       LUT6 (Prop_lut6_I5_O)        0.120     3.183 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__7/O
                         net (fo=25, routed)          1.138     4.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/opmf__28_carry
    SLICE_X129Y294       LUT2 (Prop_lut2_I0_O)        0.043     4.363 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_2__0/O
                         net (fo=8, routed)           1.033     5.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[7]_0
    SLICE_X138Y295       LUT6 (Prop_lut6_I0_O)        0.043     5.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.439    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[7]_i_1_n_0
    SLICE_X138Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/clk
    SLICE_X138Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.547ns  (logic 1.417ns (18.775%)  route 6.130ns (81.225%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.437     2.633    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y297       LUT6 (Prop_lut6_I0_O)        0.043     2.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.676    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.894 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.724     4.618    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X134Y286       LUT4 (Prop_lut4_I3_O)        0.123     4.741 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     4.741    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X134Y286       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114     4.855 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/O[3]
                         net (fo=1, routed)           0.440     5.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[7]
    SLICE_X133Y286       LUT6 (Prop_lut6_I5_O)        0.120     5.415 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.415    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__2_n_0
    SLICE_X133Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X133Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.506ns  (logic 1.794ns (23.901%)  route 5.712ns (76.099%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X127Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.223    -1.909 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=94, routed)          1.978     0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/octets_per_frame[3]
    SLICE_X124Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.112 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[7]_i_3/O
                         net (fo=10, routed)          0.364     0.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_6
    SLICE_X127Y297       LUT2 (Prop_lut2_I1_O)        0.043     0.518 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13/O
                         net (fo=1, routed)           0.353     0.871    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_13_n_0
    SLICE_X129Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.914 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.914    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_7_n_0
    SLICE_X129Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.196 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.303     1.500    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X131Y298       LUT6 (Prop_lut6_I5_O)        0.122     1.622 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.531     2.153    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X131Y297       LUT4 (Prop_lut4_I2_O)        0.049     2.202 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.442     2.645    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X128Y297       LUT5 (Prop_lut5_I4_O)        0.136     2.781 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.781    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X128Y297       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.063 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.300     4.362    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X136Y296       LUT4 (Prop_lut4_I3_O)        0.122     4.484 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     4.484    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0_n_0
    SLICE_X136Y296       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     4.701 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.440     5.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X137Y297       LUT5 (Prop_lut5_I4_O)        0.125     5.267 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[9]_i_3/O
                         net (fo=1, routed)           0.000     5.267    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[9]_i_3_n_0
    SLICE_X137Y297       MUXF7 (Prop_muxf7_I0_O)      0.107     5.374 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     5.374    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2_n_0
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.178ns (42.856%)  route 0.237ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228    -1.656    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X113Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.478 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/Q
                         net (fo=2, routed)           0.237    -1.241    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/src_in
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/dest_clk
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.416ns  (logic 0.178ns (42.814%)  route 0.238ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228    -1.656    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X111Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y294       FDRE (Prop_fdre_C_Q)         0.178    -1.478 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/Q
                         net (fo=2, routed)           0.238    -1.241    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/src_in
    SLICE_X113Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/dest_clk
    SLICE_X113Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.376ns  (logic 0.214ns (56.927%)  route 0.162ns (43.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.271    -1.613    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X124Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y264       FDSE (Prop_fdse_C_Q)         0.178    -1.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/Q
                         net (fo=18, routed)          0.162    -1.273    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[1]
    SLICE_X125Y264       LUT4 (Prop_lut4_I2_O)        0.036    -1.237 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.237    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l0[1]
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.214ns (56.776%)  route 0.163ns (43.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.271    -1.613    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X124Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y264       FDSE (Prop_fdse_C_Q)         0.178    -1.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/Q
                         net (fo=18, routed)          0.163    -1.272    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[1]
    SLICE_X125Y264       LUT5 (Prop_lut5_I2_O)        0.036    -1.236 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.236    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[2]_i_1_n_0
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.385ns  (logic 0.222ns (57.674%)  route 0.163ns (42.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.271    -1.613    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X124Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y264       FDSE (Prop_fdse_C_Q)         0.178    -1.435 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[1]/Q
                         net (fo=18, routed)          0.163    -1.272    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[1]
    SLICE_X125Y264       LUT5 (Prop_lut5_I1_O)        0.044    -1.228 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.228    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[4]_i_1_n_0
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X125Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.383ns  (logic 0.206ns (53.855%)  route 0.177ns (46.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y297       FDRE (Prop_fdre_C_Q)         0.206    -1.397 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.177    -1.221    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_tx_fsm_reset_done_out
    SLICE_X136Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X136Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.405ns  (logic 0.214ns (52.814%)  route 0.191ns (47.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.140ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.271    -1.613    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X124Y264       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y264       FDSE (Prop_fdse_C_Q)         0.178    -1.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/Q
                         net (fo=17, routed)          0.191    -1.244    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[3]
    SLICE_X123Y264       LUT6 (Prop_lut6_I4_O)        0.036    -1.208 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.208    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1_n_0
    SLICE_X123Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.439    -2.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X123Y264       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.214ns (44.701%)  route 0.265ns (55.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/Q
                         net (fo=1, routed)           0.265    -1.213    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_pulse_delay[2]
    SLICE_X121Y293       LUT6 (Prop_lut6_I5_O)        0.036    -1.177 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_i_1/O
                         net (fo=1, routed)           0.000    -1.177    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse
    SLICE_X121Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X121Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/min_lane_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.242ns (56.654%)  route 0.185ns (43.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X136Y294       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y294       FDSE (Prop_fdse_C_Q)         0.206    -1.397 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/Q
                         net (fo=14, routed)          0.185    -1.212    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/active_lanes[1]
    SLICE_X138Y294       LUT6 (Prop_lut6_I1_O)        0.036    -1.176 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/min_lane[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.176    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/min_lane[2]_i_1_n_0
    SLICE_X138Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/min_lane_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/clk
    SLICE_X138Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/min_lane_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.445ns  (logic 0.294ns (66.004%)  route 0.151ns (33.996%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.135ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X123Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y259       FDRE (Prop_fdre_C_Q)         0.178    -1.432 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[0]/Q
                         net (fo=5, routed)           0.151    -1.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_did[0]
    SLICE_X122Y259       LUT6 (Prop_lut6_I4_O)        0.036    -1.245 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[0]_i_2/O
                         net (fo=1, routed)           0.000    -1.245    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[0]_i_2_n_0
    SLICE_X122Y259       MUXF7 (Prop_muxf7_I0_O)      0.080    -1.165 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/p_0_out[0]
    SLICE_X122Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.444    -2.135    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X122Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.159ns (7.260%)  route 2.031ns (92.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.124    -0.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.274    -0.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X144Y269       LUT2 (Prop_lut2_I1_O)        0.035    -0.130 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.757     1.627    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.159ns (7.805%)  route 1.878ns (92.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.124    -0.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.274    -0.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X144Y269       LUT2 (Prop_lut2_I1_O)        0.035    -0.130 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.604     1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.195ns (9.628%)  route 1.830ns (90.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.113    -0.450 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.353    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y269       LUT3 (Prop_lut3_I0_O)        0.082    -0.271 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.733     1.462    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.159ns (8.244%)  route 1.770ns (91.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.124    -0.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y269       LUT3 (Prop_lut3_I0_O)        0.035    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.547     1.365    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.195ns (10.840%)  route 1.604ns (89.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.113    -0.450 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.353    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y269       LUT3 (Prop_lut3_I0_O)        0.082    -0.271 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.506     1.236    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.159ns (9.042%)  route 1.599ns (90.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.124    -0.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y269       LUT3 (Prop_lut3_I0_O)        0.035    -0.181 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.377     1.195    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.159ns (9.322%)  route 1.547ns (90.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.124    -0.439 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.274    -0.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X144Y269       LUT2 (Prop_lut2_I1_O)        0.035    -0.130 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.273     1.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 1.692ns (99.577%)  route 0.007ns (0.424%))
  Logic Levels:           33  (CARRY4=33)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.843    -0.593    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/SRL_CLK_I
    SLICE_X108Y264       SRLC32E                                      r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y264       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.496    -0.097 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000    -0.097    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X108Y264       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.140     0.043 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.043    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.076 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.076    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.109 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.109    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.142 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.142    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.175 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.175    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.208 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.208    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.241 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.241    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.274 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.274    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.307 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.307    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.340 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.340    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.373 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     0.380    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X108Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.413 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.413    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.446 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.446    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.479 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.479    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.512 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.512    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.545 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.545    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.578 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.578    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.611 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.611    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.644 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.644    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.677 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.677    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.710 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.710    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.743 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.743    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.776 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.776    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.809 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.809    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.842 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.842    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.875 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.875    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.908 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.908    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.941 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.941    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.974 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.974    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.007 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.007    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.040 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.040    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X108Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.073 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.073    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X108Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.106 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.106    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X108Y296       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.623    -0.562    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CLK_I
    SLICE_X108Y296       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.195ns (12.659%)  route 1.345ns (87.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X144Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y269       FDRE (Prop_fdre_C_Q)         0.113    -0.450 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.353    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y269       LUT3 (Prop_lut3_I0_O)        0.082    -0.271 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.248     0.977    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.746ns (47.901%)  route 0.811ns (52.099%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.840    -0.596    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X98Y290        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y290        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.492    -0.104 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.224     0.120    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X98Y289        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.216     0.336 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.458     0.794    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X101Y283       LUT2 (Prop_lut2_I1_O)        0.038     0.832 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.129     0.961    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X100Y283       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.613    -0.572    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X100Y283       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.474%)  route 0.161ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.222ns
    Source Clock Delay      (SCD):    -1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.191    -1.693    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X67Y278        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y278        FDRE (Prop_fdre_C_Q)         0.178    -1.515 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.161    -1.354    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X67Y278        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.357    -2.222    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X67Y278        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.119%)  route 0.161ns (49.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.219    -1.665    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X100Y290       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y290       FDRE (Prop_fdre_C_Q)         0.162    -1.503 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.161    -1.342    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X100Y291       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.387    -2.192    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X100Y291       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.637%)  route 0.160ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.219    -1.665    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X100Y290       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y290       FDRE (Prop_fdre_C_Q)         0.178    -1.487 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.160    -1.327    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[10]
    SLICE_X101Y290       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.387    -2.192    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X101Y290       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.813%)  route 0.172ns (49.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.206ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X88Y282        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y282        FDRE (Prop_fdre_C_Q)         0.178    -1.498 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.172    -1.326    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X88Y281        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.373    -2.206    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X88Y281        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.162ns (46.025%)  route 0.190ns (53.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.200ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.213    -1.671    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X103Y282       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y282       FDRE (Prop_fdre_C_Q)         0.162    -1.509 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.190    -1.319    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X103Y282       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.379    -2.200    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X103Y282       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.162ns (46.010%)  route 0.190ns (53.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.198ns
    Source Clock Delay      (SCD):    -1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.214    -1.670    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X96Y285        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y285        FDRE (Prop_fdre_C_Q)         0.162    -1.508 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.190    -1.318    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X96Y285        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.381    -2.198    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X96Y285        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.362ns  (logic 0.162ns (44.705%)  route 0.200ns (55.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.198ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.215    -1.669    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X100Y284       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y284       FDRE (Prop_fdre_C_Q)         0.162    -1.507 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.200    -1.307    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X100Y284       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.381    -2.198    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X100Y284       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.986%)  route 0.189ns (50.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.203ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.210    -1.674    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X104Y275       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y275       FDRE (Prop_fdre_C_Q)         0.189    -1.485 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.189    -1.296    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X104Y275       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.376    -2.203    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X104Y275       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.206ns (55.186%)  route 0.167ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    -1.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.221    -1.663    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X104Y286       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y286       FDRE (Prop_fdre_C_Q)         0.206    -1.457 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.167    -1.290    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X104Y285       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.388    -2.191    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y285       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.178ns (43.743%)  route 0.229ns (56.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.201ns
    Source Clock Delay      (SCD):    -1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.214    -1.670    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X95Y286        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y286        FDRE (Prop_fdre_C_Q)         0.178    -1.492 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/Q
                         net (fo=1, routed)           0.229    -1.263    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[10]
    SLICE_X95Y284        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.378    -2.201    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X95Y284        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_120_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.713ns (61.303%)  route 0.450ns (38.697%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.450     5.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.713ns (64.499%)  route 0.392ns (35.501%))
  Logic Levels:           0  
  Clock Path Skew:        -5.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.392     5.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X74Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.194    -1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X74Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.702ns (64.701%)  route 0.383ns (35.299%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.383     5.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.709ns (65.963%)  route 0.366ns (34.037%))
  Logic Levels:           0  
  Clock Path Skew:        -5.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.366     5.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 0.704ns (66.315%)  route 0.358ns (33.685%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     4.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.358     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.709ns (70.862%)  route 0.292ns (29.138%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.292     5.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.713ns (71.979%)  route 0.278ns (28.021%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.278     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.196    -1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.988ns  (logic 0.709ns (71.743%)  route 0.279ns (28.257%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.279     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.196    -1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.981ns  (logic 0.702ns (71.578%)  route 0.279ns (28.422%))
  Logic Levels:           0  
  Clock Path Skew:        -5.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y283        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y283        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.279     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.196    -1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X72Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.702ns (71.667%)  route 0.278ns (28.333%))
  Logic Levels:           0  
  Clock Path Skew:        -5.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X74Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.278     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.195    -1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X75Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X70Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y287        FDRE (Prop_fdre_C_Q)         0.107     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.053     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X71Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X71Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.916%)  route 0.099ns (52.084%))
  Logic Levels:           0  
  Clock Path Skew:        -2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y287        FDRE (Prop_fdre_C_Q)         0.091     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.099     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.023%)  route 0.107ns (53.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_fdre_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.107     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.859%)  route 0.101ns (50.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y287        FDRE (Prop_fdre_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.101     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.644%)  route 0.100ns (48.356%))
  Logic Levels:           0  
  Clock Path Skew:        -2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X70Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y290        FDRE (Prop_fdre_C_Q)         0.107     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.100     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.550%)  route 0.113ns (55.450%))
  Logic Levels:           0  
  Clock Path Skew:        -2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X83Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y291        FDRE (Prop_fdre_C_Q)         0.091     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.113     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X82Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X82Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.373%)  route 0.101ns (48.627%))
  Logic Levels:           0  
  Clock Path Skew:        -2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X70Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y288        FDRE (Prop_fdre_C_Q)         0.107     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.101     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.829    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.313%)  route 0.111ns (52.687%))
  Logic Levels:           0  
  Clock Path Skew:        -2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.111     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X77Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.127%)  route 0.112ns (52.873%))
  Logic Levels:           0  
  Clock Path Skew:        -2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.112     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.906%)  route 0.113ns (53.094%))
  Logic Levels:           0  
  Clock Path Skew:        -2.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.827    -0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.456%)  route 0.134ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.540     1.892    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X112Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y235       FDRE (Prop_fdre_C_Q)         0.091     1.983 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.134     2.117    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.957%)  route 0.137ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.538     1.890    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y232       FDRE (Prop_fdre_C_Q)         0.091     1.981 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.137     2.118    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X114Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.741    -0.695    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.427%)  route 0.140ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.541     1.893    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.091     1.984 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.140     2.124    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.420%)  route 0.136ns (57.580%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.538     1.890    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y232       FDRE (Prop_fdre_C_Q)         0.100     1.990 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.136     2.126    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X114Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.741    -0.695    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.335%)  route 0.142ns (58.665%))
  Logic Levels:           0  
  Clock Path Skew:        -2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X112Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y233       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.142     2.133    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.603%)  route 0.140ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.541     1.893    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.100     1.993 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.140     2.134    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.828%)  route 0.145ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.541     1.893    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y237       FDRE (Prop_fdre_C_Q)         0.100     1.993 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.145     2.138    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X115Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.744    -0.692    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.907%)  route 0.157ns (61.093%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.537     1.889    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X112Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y231       FDRE (Prop_fdre_C_Q)         0.100     1.989 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.157     2.146    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.739    -0.697    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.251%)  route 0.146ns (57.749%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.541     1.893    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y235       FDRE (Prop_fdre_C_Q)         0.107     2.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.146     2.146    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X115Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.744    -0.692    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.091ns (33.956%)  route 0.177ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        -2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X112Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y233       FDRE (Prop_fdre_C_Q)         0.091     1.982 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.177     2.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.124ns (13.437%)  route 0.799ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.832    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDRE (Prop_fdre_C_Q)         0.124    -0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.799     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.466ns (66.073%)  route 0.239ns (33.927%))
  Logic Levels:           0  
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y285        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466    -0.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.239     0.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X85Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X85Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.480ns (68.549%)  route 0.220ns (31.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y285        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480    -0.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.220     0.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X85Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X85Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.117%)  route 0.161ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    -1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201    -1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X76Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y292        FDRE (Prop_fdre_C_Q)         0.162    -1.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.161    -1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X76Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.369     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X76Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.345ns  (logic 0.162ns (46.909%)  route 0.183ns (53.091%))
  Logic Levels:           0  
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.199    -1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X79Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y293        FDRE (Prop_fdre_C_Q)         0.162    -1.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.183    -1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X79Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.369     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X79Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.548%)  route 0.157ns (45.452%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    -1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X82Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y295        FDRE (Prop_fdre_C_Q)         0.189    -1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.157    -1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X82Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.380     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X82Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.400ns  (logic 0.162ns (40.501%)  route 0.238ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    -1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X76Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y290        FDRE (Prop_fdre_C_Q)         0.162    -1.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.238    -1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X76Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     4.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X76Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.392ns  (logic 0.162ns (41.357%)  route 0.230ns (58.643%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    -1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.209    -1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X83Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y289        FDCE (Prop_fdce_C_Q)         0.162    -1.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.230    -1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.376     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.364%)  route 0.250ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    -1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.198    -1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X79Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y291        FDRE (Prop_fdre_C_Q)         0.162    -1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.250    -1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X79Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.368     4.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X79Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.413ns  (logic 0.189ns (45.756%)  route 0.224ns (54.244%))
  Logic Levels:           0  
  Clock Path Skew:        5.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    -1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.197    -1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y283        FDCE (Prop_fdce_C_Q)         0.189    -1.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.224    -1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y282        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.364%)  route 0.250ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        5.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    -1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201    -1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X75Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y293        FDRE (Prop_fdre_C_Q)         0.162    -1.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.250    -1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X75Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.370     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X75Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.162ns (39.079%)  route 0.253ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    -1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201    -1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X77Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y292        FDRE (Prop_fdre_C_Q)         0.162    -1.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.253    -1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X77Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.369     4.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X77Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.364%)  route 0.250ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.309ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.211    -1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X83Y292        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y292        FDRE (Prop_fdre_C_Q)         0.162    -1.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.250    -1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X83Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.379     4.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X83Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.968ns  (logic 1.540ns (11.874%)  route 11.428ns (88.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.250    12.968    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.137     4.439    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.833ns  (logic 0.450ns (6.583%)  route 6.383ns (93.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.438     6.833    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.769     2.390    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y207        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.385ns  (logic 0.162ns (42.072%)  route 0.223ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        6.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y235       FDRE (Prop_fdre_C_Q)         0.162    -1.629 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.223    -1.406    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.233     4.796    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.162ns (40.629%)  route 0.237ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.095    -1.789    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y237       FDRE (Prop_fdre_C_Q)         0.162    -1.627 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.237    -1.391    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X110Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.233     4.796    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.400ns  (logic 0.162ns (40.531%)  route 0.238ns (59.469%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.095    -1.789    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y236       FDRE (Prop_fdre_C_Q)         0.162    -1.627 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.238    -1.390    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.232     4.795    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.178ns (43.482%)  route 0.231ns (56.518%))
  Logic Levels:           0  
  Clock Path Skew:        6.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y235       FDRE (Prop_fdre_C_Q)         0.178    -1.613 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.231    -1.382    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.233     4.796    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.178ns (43.514%)  route 0.231ns (56.486%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.095    -1.789    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y236       FDRE (Prop_fdre_C_Q)         0.178    -1.611 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.231    -1.380    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.232     4.795    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.419ns  (logic 0.189ns (45.106%)  route 0.230ns (54.894%))
  Logic Levels:           0  
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.189    -1.602 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.230    -1.372    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.232     4.795    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.419ns  (logic 0.178ns (42.525%)  route 0.241ns (57.475%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.095    -1.789    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y237       FDRE (Prop_fdre_C_Q)         0.178    -1.611 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.241    -1.371    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X110Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.233     4.796    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.431ns  (logic 0.206ns (47.744%)  route 0.225ns (52.256%))
  Logic Levels:           0  
  Clock Path Skew:        6.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.206    -1.585 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.225    -1.360    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.233     4.796    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y237       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.206ns (47.714%)  route 0.226ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y235       FDRE (Prop_fdre_C_Q)         0.206    -1.585 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.226    -1.360    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.232     4.795    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.394%)  route 0.247ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y235       FDRE (Prop_fdre_C_Q)         0.189    -1.602 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.247    -1.356    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.232     4.795    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y236       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           709 Endpoints
Min Delay           709 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 1.540ns (15.207%)  route 8.586ns (84.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.408    10.125    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y225        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 1.540ns (15.207%)  route 8.586ns (84.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.408    10.125    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y225        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 1.540ns (15.207%)  route 8.586ns (84.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.408    10.125    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y225        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 1.540ns (15.207%)  route 8.586ns (84.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.408    10.125    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y225        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Retry_Wait_Count_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 1.540ns (15.345%)  route 8.495ns (84.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.317    10.035    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X89Y226        FDCE                                         f  u_TX7332/r_Retry_Wait_Count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y195        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[1]/C
    SLICE_X60Y195        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[1]/Q
                         net (fo=1, routed)           0.095     0.195    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[1]
    SLICE_X59Y195        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/C
    SLICE_X60Y196        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/Q
                         net (fo=1, routed)           0.095     0.195    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]_0[7]
    SLICE_X59Y196        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y231        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/C
    SLICE_X87Y231        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/Q
                         net (fo=2, routed)           0.098     0.198    u_TX7332/SPI_Master_Inst/w_Read_Data[11]
    SLICE_X87Y231        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y195        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/C
    SLICE_X60Y195        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/Q
                         net (fo=1, routed)           0.098     0.198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[2]
    SLICE_X61Y195        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[7]/C
    SLICE_X60Y196        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[7]/Q
                         net (fo=1, routed)           0.098     0.198    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]_0[2]
    SLICE_X61Y196        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y231        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[29]/C
    SLICE_X87Y231        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[29]/Q
                         net (fo=2, routed)           0.113     0.204    u_TX7332/SPI_Master_Inst/w_Read_Data[29]
    SLICE_X87Y231        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y230       FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[17]/C
    SLICE_X103Y230       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[17]/Q
                         net (fo=1, routed)           0.081     0.181    u_TX7332/SPI_Master_Inst/in6[18]
    SLICE_X102Y230       LUT4 (Prop_lut4_I2_O)        0.030     0.211 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.211    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[18]_i_1_n_0
    SLICE_X102Y230       FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.702%)  route 0.114ns (53.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
    SLICE_X57Y198        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/Q
                         net (fo=2, routed)           0.114     0.214    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[7]
    SLICE_X58Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.512%)  route 0.115ns (53.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y198        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[13]/C
    SLICE_X55Y198        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[13]/Q
                         net (fo=2, routed)           0.115     0.215    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[13]
    SLICE_X54Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.415%)  route 0.115ns (53.585%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y197        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/C
    SLICE_X57Y197        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/Q
                         net (fo=2, routed)           0.115     0.215    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[10]
    SLICE_X59Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 1.846ns (21.823%)  route 6.613ns (78.177%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.446    -2.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.236    -1.897 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           6.613     4.716    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    1.610     6.325 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     6.325    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 1.846ns (21.823%)  route 6.613ns (78.177%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.446    -2.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.236    -1.897 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           6.613     4.716    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     1.610     6.325 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     6.325    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.030ns (1.373%)  route 2.155ns (98.627%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.148     3.879    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 0.030ns (1.374%)  route 2.153ns (98.626%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.146     3.877    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.030ns (1.439%)  route 2.055ns (98.561%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.048     3.779    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 0.030ns (1.440%)  route 2.053ns (98.560%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.046     3.777    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 0.083ns (2.350%)  route 3.449ns (97.650%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.444    -1.440    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 0.083ns (2.348%)  route 3.451ns (97.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.446    -1.438    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 0.083ns (2.345%)  route 3.456ns (97.655%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -1.433    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 0.083ns (2.344%)  route 3.457ns (97.656%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.662ns  (logic 0.083ns (2.266%)  route 3.579ns (97.734%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.574    -1.310    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.083ns (2.265%)  route 3.581ns (97.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.576    -1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.083ns (2.262%)  route 3.586ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.581    -1.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 0.083ns (2.261%)  route 3.587ns (97.739%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.582    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.244ns  (logic 0.973ns (22.934%)  route 3.271ns (77.066%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.107    -0.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           3.271     2.845    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    0.866     3.712 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     3.712    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.244ns  (logic 0.973ns (22.934%)  route 3.271ns (77.066%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X126Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y293       FDRE (Prop_fdre_C_Q)         0.107    -0.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           3.271     2.845    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     0.866     3.712 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     3.712    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.030ns (1.644%)  route 1.795ns (98.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.788     1.852    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.256ns  (logic 0.083ns (2.549%)  route 3.173ns (97.451%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.168    -1.716    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.735ns  (logic 3.551ns (27.879%)  route 9.185ns (72.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.236    -2.343    clk_50m
    SLICE_X119Y210       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y210       FDCE (Prop_fdce_C_Q)         0.223    -2.120 r  capture_en_reg/Q
                         net (fo=11, routed)          9.185     7.065    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         3.328    10.392 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000    10.392    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 3.501ns (49.746%)  route 3.536ns (50.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y194        FDCE (Prop_fdce_C_Q)         0.259    -2.099 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/Q
                         net (fo=1, routed)           3.536     1.437    lopt
    W23                  OBUF (Prop_obuf_I_O)         3.242     4.679 r  net_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.679    net_rst_n
    W23                                                               r  net_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.182ns (18.891%)  route 0.781ns (81.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.571     0.268    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X65Y193        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.182ns (18.891%)  route 0.781ns (81.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.571     0.268    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X65Y193        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.182ns (19.244%)  route 0.764ns (80.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.548 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.210    -0.338    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.303 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.554     0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.333%)  route 0.556ns (69.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.998    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X62Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.333%)  route 0.556ns (69.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.998    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X63Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.333%)  route 0.556ns (69.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.998    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X63Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.333%)  route 0.556ns (69.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.998    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X63Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.242ns (30.309%)  route 0.556ns (69.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X66Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.589 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.281    -1.308    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X65Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.272 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.275    -0.997    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.022    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.278    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.533ns (50.848%)  route 4.382ns (49.152%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         2.409     9.972    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         2.943    12.914 f  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.914    net_txc
    U28                                                               f  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.328ns  (logic 3.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         2.962    12.526 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 3.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         2.960    12.524 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.524    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.294ns  (logic 3.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.638     9.201    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.366     9.567 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.567    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         2.928    12.495 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.495    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 3.293ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.927    12.490 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.490    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 3.291ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         2.925    12.488 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.488    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 1.760ns (50.203%)  route 1.746ns (49.797%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.842     2.194    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         1.312     3.505 r  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    net_txc
    U28                                                               r  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         1.294     3.526 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         1.296     3.529 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.691     2.043    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.192     2.235 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.235    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         1.297     3.532 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         1.328     3.562 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 1.522ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         1.330     3.563 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.563    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.040ns  (logic 1.540ns (13.948%)  route 9.500ns (86.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.322    11.040    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.040ns  (logic 1.540ns (13.948%)  route 9.500ns (86.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.322    11.040    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.040ns  (logic 1.540ns (13.948%)  route 9.500ns (86.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.322    11.040    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.040ns  (logic 1.540ns (13.948%)  route 9.500ns (86.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.322    11.040    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X140Y295       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.857ns  (logic 1.540ns (14.182%)  route 9.318ns (85.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.140    10.857    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X136Y294       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X136Y294       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.857ns  (logic 1.540ns (14.182%)  route 9.318ns (85.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.140    10.857    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X136Y294       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X136Y294       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.760ns  (logic 1.540ns (14.310%)  route 9.220ns (85.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.042    10.760    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X136Y296       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X136Y296       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.760ns  (logic 1.540ns (14.310%)  route 9.220ns (85.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.042    10.760    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X136Y296       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X136Y296       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_lanes_in_use_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.611ns  (logic 1.540ns (14.512%)  route 9.071ns (85.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.893    10.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X131Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X131Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.611ns  (logic 1.540ns (14.512%)  route 9.071ns (85.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.893    10.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X131Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X131Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_frames_per_multi_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.028ns (7.523%)  route 0.344ns (92.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.344     0.344    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt_n_523
    SLICE_X140Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.372 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_i_1/O
                         net (fo=1, routed)           0.000     0.372    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/cpll_lock
    SLICE_X140Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.983    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X140Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.764ns  (logic 0.450ns (11.950%)  route 3.314ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.369     3.764    top_jesd204_inst/reset_204_inst/rst
    SLICE_X66Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.764ns  (logic 0.450ns (11.950%)  route 3.314ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.369     3.764    top_jesd204_inst/reset_204_inst/rst
    SLICE_X66Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.764ns  (logic 0.450ns (11.950%)  route 3.314ns (88.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.369     3.764    top_jesd204_inst/reset_204_inst/rst
    SLICE_X66Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/rst_204_reg/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.806ns  (logic 0.450ns (11.817%)  route 3.357ns (88.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.412     3.806    top_jesd204_inst/reset_204_inst/rst
    SLICE_X66Y276        FDPE                                         f  top_jesd204_inst/reset_204_inst/rst_204_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.817    -0.619    top_jesd204_inst/reset_204_inst/clk
    SLICE_X66Y276        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.856ns  (logic 0.450ns (11.664%)  route 3.407ns (88.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.462     3.856    top_jesd204_inst/reset_204_inst/rst
    SLICE_X64Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X64Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.856ns  (logic 0.450ns (11.664%)  route 3.407ns (88.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.462     3.856    top_jesd204_inst/reset_204_inst/rst
    SLICE_X64Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X64Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.856ns  (logic 0.450ns (11.664%)  route 3.407ns (88.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.462     3.856    top_jesd204_inst/reset_204_inst/rst
    SLICE_X64Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X64Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.859ns  (logic 0.450ns (11.655%)  route 3.409ns (88.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.465     3.859    top_jesd204_inst/reset_204_inst/rst
    SLICE_X63Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X63Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.859ns  (logic 0.450ns (11.655%)  route 3.409ns (88.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.945     3.367    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.028     3.395 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.465     3.859    top_jesd204_inst/reset_204_inst/rst
    SLICE_X63Y277        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.819    -0.617    top_jesd204_inst/reset_204_inst/clk
    SLICE_X63Y277        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_120_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.080ns  (logic 0.733ns (10.358%)  route 6.346ns (89.642%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 2.509 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           6.346     7.080    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X117Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.227     2.509    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X117Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 0.733ns (10.718%)  route 6.108ns (89.282%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 2.507 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           6.108     6.842    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X112Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.225     2.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X112Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.481ns  (logic 0.782ns (12.070%)  route 5.699ns (87.930%))
  Logic Levels:           2  (IBUFDS=1 LUT2=1)
  Clock Path Skew:        -1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           5.699     6.432    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[19]
    SLICE_X80Y276        LUT2 (Prop_lut2_I0_O)        0.049     6.481 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M_i_1/O
                         net (fo=1, routed)           0.000     6.481    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.198    -1.686    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 0.733ns (12.839%)  route 4.978ns (87.161%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           4.978     5.712    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[259]
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.191    -1.693    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.078ns  (logic 0.358ns (11.623%)  route 2.720ns (88.377%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           2.720     3.078    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[259]
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.818    -0.618    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X52Y275        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.497ns  (logic 0.389ns (11.117%)  route 3.108ns (88.883%))
  Logic Levels:           2  (IBUFDS=1 LUT2=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           3.108     3.466    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[19]
    SLICE_X80Y276        LUT2 (Prop_lut2_I0_O)        0.031     3.497 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M_i_1/O
                         net (fo=1, routed)           0.000     3.497    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.818    -0.618    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X80Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.665ns  (logic 0.358ns (9.761%)  route 3.307ns (90.239%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns = ( 3.574 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           3.307     3.665    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X112Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.844     3.574    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X112Y263       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.799ns  (logic 0.358ns (9.417%)  route 3.441ns (90.583%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns = ( 3.578 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           3.441     3.799    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X117Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.848     3.578    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X117Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.746ns  (logic 1.540ns (13.109%)  route 10.206ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.028    11.746    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.746ns  (logic 1.540ns (13.109%)  route 10.206ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.028    11.746    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.746ns  (logic 1.540ns (13.109%)  route 10.206ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.028    11.746    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.746ns  (logic 1.540ns (13.109%)  route 10.206ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.028    11.746    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.746ns  (logic 1.540ns (13.109%)  route 10.206ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.028    11.746    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.653ns  (logic 1.540ns (13.213%)  route 10.114ns (86.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.936    11.653    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.653ns  (logic 1.540ns (13.213%)  route 10.114ns (86.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.936    11.653    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.653ns  (logic 1.540ns (13.213%)  route 10.114ns (86.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.936    11.653    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.653ns  (logic 1.540ns (13.213%)  route 10.114ns (86.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.936    11.653    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.563ns  (logic 1.540ns (13.316%)  route 10.024ns (86.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        4.846    11.563    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            syncp_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.989%)  route 0.734ns (88.011%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.734     0.834    tx7332_syncp_OBUF
    SLICE_X108Y260       FDCE                                         r  syncp_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.846    -0.590    clk_50m
    SLICE_X108Y260       FDCE                                         r  syncp_prev_reg/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.128ns (14.599%)  route 0.749ns (85.401%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT6 (Prop_lut6_I4_O)        0.028     0.877 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    u_TX7332_n_2
    SLICE_X108Y260       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.846    -0.590    clk_50m
    SLICE_X108Y260       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.132ns (12.809%)  route 0.899ns (87.191%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.150     1.031    delay_counter
    SLICE_X108Y262       FDCE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.844    -0.592    clk_50m
    SLICE_X108Y262       FDCE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.132ns (12.801%)  route 0.899ns (87.199%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.150     1.031    delay_counter
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.132ns (12.801%)  route 0.899ns (87.199%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.150     1.031    delay_counter
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[8]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.132ns (12.801%)  route 0.899ns (87.199%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.150     1.031    delay_counter
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X108Y263       FDCE                                         r  delay_counter_reg[9]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.156ns (14.571%)  route 0.915ns (85.429%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT3 (Prop_lut3_I1_O)        0.028     0.877 r  u_TX7332/FSM_onehot_capture_state[2]_i_4/O
                         net (fo=2, routed)           0.166     1.043    u_TX7332/FSM_onehot_capture_state[2]_i_4_n_0
    SLICE_X108Y259       LUT6 (Prop_lut6_I4_O)        0.028     1.071 r  u_TX7332/FSM_onehot_capture_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    u_TX7332_n_1
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.847    -0.589    clk_50m
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.156ns (14.571%)  route 0.915ns (85.429%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT3 (Prop_lut3_I1_O)        0.028     0.877 r  u_TX7332/FSM_onehot_capture_state[2]_i_4/O
                         net (fo=2, routed)           0.166     1.043    u_TX7332/FSM_onehot_capture_state[2]_i_4_n_0
    SLICE_X108Y259       LUT5 (Prop_lut5_I4_O)        0.028     1.071 r  u_TX7332/FSM_onehot_capture_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.071    u_TX7332_n_0
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.847    -0.589    clk_50m
    SLICE_X108Y259       FDCE                                         r  FSM_onehot_capture_state_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.132ns (12.182%)  route 0.952ns (87.818%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.203     1.084    delay_counter
    SLICE_X109Y263       FDCE                                         r  delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X109Y263       FDCE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.132ns (11.799%)  route 0.987ns (88.201%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y228        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X93Y228        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.749     0.849    u_TX7332/tx7332_syncp_OBUF
    SLICE_X108Y260       LUT5 (Prop_lut5_I3_O)        0.032     0.881 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.238     1.119    delay_counter
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.843    -0.593    clk_50m
    SLICE_X109Y264       FDCE                                         r  delay_counter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.129ns (2.214%)  route 5.697ns (97.786%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT3 (Prop_lut3_I2_O)        0.043     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.281     5.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I4_O)        0.043     5.449 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.335     5.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I5_O)        0.043     5.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.180ns (3.139%)  route 5.554ns (96.861%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     5.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.733ns  (logic 0.180ns (3.140%)  route 5.553ns (96.860%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.471     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 0.180ns (3.142%)  route 5.549ns (96.858%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     5.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     5.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 0.086ns (1.510%)  route 5.611ns (98.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.196     5.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X88Y303        LUT6 (Prop_lut6_I3_O)        0.043     5.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.415     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X89Y303        LUT6 (Prop_lut6_I0_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.649ns  (logic 0.086ns (1.522%)  route 5.563ns (98.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT3 (Prop_lut3_I2_O)        0.043     5.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.481     5.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X88Y303        LUT6 (Prop_lut6_I3_O)        0.043     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 0.180ns (3.189%)  route 5.464ns (96.811%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.382     5.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y302        LUT3 (Prop_lut3_I1_O)        0.132     5.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 0.180ns (3.208%)  route 5.431ns (96.792%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.349     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     5.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 0.180ns (3.256%)  route 5.348ns (96.744%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           5.082     5.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X89Y303        LUT5 (Prop_lut5_I4_O)        0.048     5.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.266     5.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X89Y301        LUT3 (Prop_lut3_I1_O)        0.132     5.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.346     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 0.129ns (2.391%)  route 5.266ns (97.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.117     4.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X89Y300        LUT5 (Prop_lut5_I4_O)        0.043     4.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.474     4.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X87Y294        LUT4 (Prop_lut4_I1_O)        0.043     4.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.349     5.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X87Y294        LUT5 (Prop_lut5_I4_O)        0.043     5.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.326     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.028ns (1.516%)  route 1.820ns (98.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.820     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y303        LUT5 (Prop_lut5_I3_O)        0.028     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
    SLICE_X83Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y303        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.028ns (1.499%)  route 1.840ns (98.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.840     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y304        LUT5 (Prop_lut5_I3_O)        0.028     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1_n_0
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.028ns (1.498%)  route 1.841ns (98.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.841     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y304        LUT5 (Prop_lut5_I3_O)        0.028     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.028ns (1.498%)  route 1.841ns (98.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.841     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y304        LUT5 (Prop_lut5_I3_O)        0.028     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.028ns (1.497%)  route 1.842ns (98.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.842     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y304        LUT5 (Prop_lut5_I3_O)        0.028     1.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1_n_0
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y304        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.000ns (0.000%)  route 1.873ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.873     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.000ns (0.000%)  route 1.873ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.873     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.000ns (0.000%)  route 1.873ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.873     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y301        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.000ns (0.000%)  route 1.922ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.922     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.000ns (0.000%)  route 1.922ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.922     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y302        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay           645 Endpoints
Min Delay           645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[35]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.443ns  (logic 1.540ns (8.827%)  route 15.904ns (91.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.726    17.443    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X10Y120        FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X10Y120        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[35]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[36]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.443ns  (logic 1.540ns (8.827%)  route 15.904ns (91.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.726    17.443    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X10Y120        FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X10Y120        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[36]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[14]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.334ns  (logic 1.540ns (8.883%)  route 15.795ns (91.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.617    17.334    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y119         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y119         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[15]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.334ns  (logic 1.540ns (8.883%)  route 15.795ns (91.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.617    17.334    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y119         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y119         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.334ns  (logic 1.540ns (8.883%)  route 15.795ns (91.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.617    17.334    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y119         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y119         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.334ns  (logic 1.540ns (8.883%)  route 15.795ns (91.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.617    17.334    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y119         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.327     4.629    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y119         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.301ns  (logic 1.540ns (8.900%)  route 15.762ns (91.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.584    17.301    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X1Y119         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X1Y119         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[13]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.262ns  (logic 1.540ns (8.920%)  route 15.722ns (91.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.544    17.262    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y120         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.326     4.628    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y120         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[43]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.262ns  (logic 1.540ns (8.920%)  route 15.722ns (91.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.544    17.262    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y120         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.326     4.628    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y120         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[43]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[44]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.262ns  (logic 1.540ns (8.920%)  route 15.722ns (91.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           5.178     6.675    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X82Y265        LUT1 (Prop_lut1_I0_O)        0.043     6.718 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.544    17.262    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X8Y120         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.326     4.628    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X8Y120         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[44]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxd[3]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.672ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V25                                               0.000     0.000 r  net_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[3]
    V25                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  net_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.408    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[3]
    IDELAY_X0Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.672 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.672    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_3
    ILOGIC_X0Y114        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y114        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rx_ctl
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.676ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  net_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    net_rx_ctl
    W26                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  net_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.412    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl
    IDELAY_X0Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.676 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_delay_rx_ctrl/DATAOUT
                         net (fo=1, routed)           0.000     0.676    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl_delay
    ILOGIC_X0Y113        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y113        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 net_rxd[0]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.678ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 6.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V27                                               0.000     0.000 r  net_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[0]
    V27                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  net_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.414    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[0]
    IDELAY_X0Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.678 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.678    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_0
    ILOGIC_X0Y117        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.919     6.540    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y117        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[1]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.700ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V29                                               0.000     0.000 r  net_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[1]
    V29                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  net_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.436    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[1]
    IDELAY_X0Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.700 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.700    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_1
    ILOGIC_X0Y116        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y116        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[2]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V30                                               0.000     0.000 r  net_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[2]
    V30                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  net_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.440    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[2]
    IDELAY_X0Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.704 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.704    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_2
    ILOGIC_X0Y115        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y115        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.450ns (19.282%)  route 1.883ns (80.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.749     2.171    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X28Y201        LUT6 (Prop_lut6_I5_O)        0.028     2.199 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.134     2.333    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X27Y201        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.778     2.399    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X27Y201        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.450ns (19.282%)  route 1.883ns (80.718%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.749     2.171    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X28Y201        LUT6 (Prop_lut6_I5_O)        0.028     2.199 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.134     2.333    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X27Y201        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.778     2.399    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X27Y201        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][20]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][22]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.450ns (18.993%)  route 1.918ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.749     2.171    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X28Y201        LUT6 (Prop_lut6_I5_O)        0.028     2.199 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.169     2.368    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.777     2.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][22]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][23]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.450ns (18.993%)  route 1.918ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.749     2.171    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X28Y201        LUT6 (Prop_lut6_I5_O)        0.028     2.199 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.169     2.368    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.777     2.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][23]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][24]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.368ns  (logic 0.450ns (18.993%)  route 1.918ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.749     2.171    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X28Y201        LUT6 (Prop_lut6_I5_O)        0.028     2.199 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.169     2.368    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.777     2.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X31Y202        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[6][24]/C





