Release 14.2 Drc P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Nov 15 13:13:37 2016

drc -z button_binary.ncd button_binary.pcf

WARNING:PhysDesignRules:367 - The signal <clock_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
