<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Posts on shelter</title>
    <link>https://gageluna.com/en/posts/</link>
    <description>Recent content in Posts on shelter</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <lastBuildDate>Sun, 04 Dec 2022 00:00:00 +0000</lastBuildDate><atom:link href="https://gageluna.com/en/posts/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>-v 和 -y（design cell 和 library cell）</title>
      <link>https://gageluna.com/en/2022/12/04/-v-%E5%92%8C-ydesign-cell-%E5%92%8C-library-cell/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/-v-%E5%92%8C-ydesign-cell-%E5%92%8C-library-cell/</guid>
      <description>-v/-y后面的文件会被vcs识别成library cell。 design cell 的优先级比 library cell优先级高，当例化时，同名design cell和libra</description>
    </item>
    
    <item>
      <title>sdf编译</title>
      <link>https://gageluna.com/en/2022/12/04/sdf%E7%BC%96%E8%AF%91/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/sdf%E7%BC%96%E8%AF%91/</guid>
      <description>[[在vcs 中使用sdf 功能]] [[使用系统任务 sdf_annotate]]</description>
    </item>
    
    <item>
      <title>VCS命令</title>
      <link>https://gageluna.com/en/2022/12/04/vcs%E5%91%BD%E4%BB%A4/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/vcs%E5%91%BD%E4%BB%A4/</guid>
      <description>常用编译选项 [[增量编译 incremental complation]] [[优化编译 Xkeyopt]] [[寄存器初始化 initreg]] [[-v 和 -y（design cell 和 library cell）]] [[sdf编译]] [[时序检查]] 遇见</description>
    </item>
    
    <item>
      <title>Verdi 加载波形</title>
      <link>https://gageluna.com/en/2022/12/04/verdi-%E5%8A%A0%E8%BD%BD%E6%B3%A2%E5%BD%A2/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/verdi-%E5%8A%A0%E8%BD%BD%E6%B3%A2%E5%BD%A2/</guid>
      <description>verdi -ssf &amp;lt;fsdb_file&amp;gt; To use this command line option, compile your design with -kdb and generate FSDB.</description>
    </item>
    
    <item>
      <title>Verdi 命令</title>
      <link>https://gageluna.com/en/2022/12/04/verdi-%E5%91%BD%E4%BB%A4/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/verdi-%E5%91%BD%E4%BB%A4/</guid>
      <description>[[Verdi读取编辑库]] ^57a7c4 [[Verdi 加载波形]]</description>
    </item>
    
    <item>
      <title>Verdi读取编辑库</title>
      <link>https://gageluna.com/en/2022/12/04/verdi%E8%AF%BB%E5%8F%96%E7%BC%96%E8%BE%91%E5%BA%93/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/verdi%E8%AF%BB%E5%8F%96%E7%BC%96%E8%BE%91%E5%BA%93/</guid>
      <description>verdi -simflow -dbdir &amp;lt;path&amp;gt; -top &amp;lt;top_name&amp;gt; &amp;lt;other_verdi_options&amp;gt; 说明: -simflow Enables Verdi and its utilities to use the library mapping from the synopsys_sim.setup file and also import the design from the KDB library paths. -dbdir &amp;lt;path&amp;gt; Specifies the path of the library directory when you want to i invoke Verdi from a working directory that is different from the VCS working directory.</description>
    </item>
    
    <item>
      <title>优化编译 Xkeyopt</title>
      <link>https://gageluna.com/en/2022/12/04/%E4%BC%98%E5%8C%96%E7%BC%96%E8%AF%91-xkeyopt/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E4%BC%98%E5%8C%96%E7%BC%96%E8%AF%91-xkeyopt/</guid>
      <description>**-Xkeyopt=rtopt / -Xkeyopt=tbopt 可以增强vcs 编译优化 原文： Many runtime performance improvements or optimizations in this release are enabled using the -Xkeyopt=rtopt option. Also, many runtime performance improvements for UVM testbenches are enabled using the -Xkeyopt=tbopt option. The optimization applies to UVM factory, resource pool and regular expression operations.</description>
    </item>
    
    <item>
      <title>使用系统任务 sdf_annotate</title>
      <link>https://gageluna.com/en/2022/12/04/%E4%BD%BF%E7%94%A8%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1-sdf_annotate/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E4%BD%BF%E7%94%A8%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1-sdf_annotate/</guid>
      <description>在 TB 里面编写： $sdf_annotate (&amp;quot;sdf_file&amp;quot;[, module_instance] [,&amp;quot;sdf_configfile&amp;quot;] ,&amp;quot;sdf_logfile&amp;quot;] [,&amp;quot;mtm_spec&amp;quot;] [,&amp;quot;scale_factors&amp;quot;][,&amp;quot;scale_type&amp;quot;]); 各部分解释： &amp;ldquo;sdf_file&amp;rdquo; Specifies the path to an SDF file. module_instance Specifies the scope where back-annotation starts. The default is the scope of the module instance that calls $sdf_annotate. &amp;ldquo;sdf_configfile&amp;rdquo; Specifies the SDF configuration file. &amp;ldquo;sdf_logfile&amp;rdquo; Gate-Level Simulation Feedback Specifies an SDF log file to which VCS sends error messages and warnings.</description>
    </item>
    
    <item>
      <title>在vcs 中使用sdf 功能</title>
      <link>https://gageluna.com/en/2022/12/04/%E5%9C%A8vcs-%E4%B8%AD%E4%BD%BF%E7%94%A8sdf-%E5%8A%9F%E8%83%BD/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E5%9C%A8vcs-%E4%B8%AD%E4%BD%BF%E7%94%A8sdf-%E5%8A%9F%E8%83%BD/</guid>
      <description>#vcs_option 编译选项： -sdf min | typ | max : instance_name : file.sdf</description>
    </item>
    
    <item>
      <title>增量编译 incremental complation</title>
      <link>https://gageluna.com/en/2022/12/04/%E5%A2%9E%E9%87%8F%E7%BC%96%E8%AF%91-incremental-complation/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E5%A2%9E%E9%87%8F%E7%BC%96%E8%AF%91-incremental-complation/</guid>
      <description>VCS 默认选项 原文： During compilation/elaboration, VCS builds the design hierarchy. By default, when you recompile the design, VCS compiles only those design units that have changed since the last compilation/elaboration. This is called incremental compilation.</description>
    </item>
    
    <item>
      <title>寄存器初始化</title>
      <link>https://gageluna.com/en/2022/12/04/%E5%AF%84%E5%AD%98%E5%99%A8%E5%88%9D%E5%A7%8B%E5%8C%96/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E5%AF%84%E5%AD%98%E5%99%A8%E5%88%9D%E5%A7%8B%E5%8C%96/</guid>
      <description>在编译阶段使用 +vcs+initreg+random，在仿真阶段使用 +initreg+0/1/random/seed_value 原文： Initializing Verilog Variables, Registers, and Memories in an entire Design You can use the +vcs+initreg+random option to initialize all bits of Verilog variables and registers defined in sequential UDPs and memories including</description>
    </item>
    
    <item>
      <title>时序检查</title>
      <link>https://gageluna.com/en/2022/12/04/%E6%97%B6%E5%BA%8F%E6%A3%80%E6%9F%A5/</link>
      <pubDate>Sun, 04 Dec 2022 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/2022/12/04/%E6%97%B6%E5%BA%8F%E6%A3%80%E6%9F%A5/</guid>
      <description>#vcs_option 在RTL阶段，通常关闭时序检查，可以提升编译性能 +notimingcheck Tells VCS to ignore timing check system tasks when it compiles your design. This option can moderately improve simulation performance. The extent of this improvement depends on the number of timing checks that VCS ignores. You can also use this option at runtime to</description>
    </item>
    
    <item>
      <title>作为使用者，聊聊ios 和android</title>
      <link>https://gageluna.com/en/2022/11/29/%E4%BD%9C%E4%B8%BA%E4%BD%BF%E7%94%A8%E8%80%85%E8%81%8A%E8%81%8Aios-%E5%92%8Candroid/</link>
      <pubDate>Tue, 29 Nov 2022 16:01:23 +0800</pubDate>
      
      <guid>https://gageluna.com/en/2022/11/29/%E4%BD%9C%E4%B8%BA%E4%BD%BF%E7%94%A8%E8%80%85%E8%81%8A%E8%81%8Aios-%E5%92%8Candroid/</guid>
      <description>最近，趁着双十一的活动，入手了iPhone，这下真的进入全面的IOS生态了。从Mac到iPad再到AirPods和iPhone，大部分的电子</description>
    </item>
    
    <item>
      <title>节日的意义</title>
      <link>https://gageluna.com/en/2022/11/27/%E8%8A%82%E6%97%A5%E7%9A%84%E6%84%8F%E4%B9%89/</link>
      <pubDate>Sun, 27 Nov 2022 16:01:23 +0800</pubDate>
      
      <guid>https://gageluna.com/en/2022/11/27/%E8%8A%82%E6%97%A5%E7%9A%84%E6%84%8F%E4%B9%89/</guid>
      <description>曾几何时，“双十一”成为了购物节，淘宝、京东、甚至各路大大小小的平台，都在做着双十一的活动。那么，现在看来，这样的购物节真的有实际意义吗？ 在</description>
    </item>
    
    <item>
      <title>测试新分类</title>
      <link>https://gageluna.com/en/2022/11/25/%E6%B5%8B%E8%AF%95%E6%96%B0%E5%88%86%E7%B1%BB/</link>
      <pubDate>Fri, 25 Nov 2022 16:01:23 +0800</pubDate>
      
      <guid>https://gageluna.com/en/2022/11/25/%E6%B5%8B%E8%AF%95%E6%96%B0%E5%88%86%E7%B1%BB/</guid>
      <description>总归还是需要留个文件在这里作为备用的 该文章只是用来测试</description>
    </item>
    
    <item>
      <title>测试项目</title>
      <link>https://gageluna.com/en/2022/11/25/%E6%B5%8B%E8%AF%95%E9%A1%B9%E7%9B%AE/</link>
      <pubDate>Fri, 25 Nov 2022 16:01:23 +0800</pubDate>
      
      <guid>https://gageluna.com/en/2022/11/25/%E6%B5%8B%E8%AF%95%E9%A1%B9%E7%9B%AE/</guid>
      <description>总归还是需要留个文件在这里作为备用的 该文章只是用来测试</description>
    </item>
    
    <item>
      <title>测试图片</title>
      <link>https://gageluna.com/en/2018/03/05/%E6%B5%8B%E8%AF%95%E5%9B%BE%E7%89%87/</link>
      <pubDate>Mon, 05 Mar 2018 16:01:23 +0800</pubDate>
      
      <guid>https://gageluna.com/en/2018/03/05/%E6%B5%8B%E8%AF%95%E5%9B%BE%E7%89%87/</guid>
      <description>欢迎来到镓锗的博客</description>
    </item>
    
    <item>
      <title></title>
      <link>https://gageluna.com/en/1/01/01/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/1/01/01/</guid>
      <description>使用预编译选项 For example: vcs +csdf+precomp+file+test1.sdf ***此外，该编译选项有option可以选择存放位置，以及编译后是否删除原sdf文件</description>
    </item>
    
    <item>
      <title></title>
      <link>https://gageluna.com/en/1/01/01/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/1/01/01/</guid>
      <description>由于RTL阶段对时序呈现 在网表仿真时，会出现x态。 电源端口是否存在force 信号，VDD/VSS是否赋值。 模型有带power pin和不带之分</description>
    </item>
    
    <item>
      <title></title>
      <link>https://gageluna.com/en/1/01/01/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://gageluna.com/en/1/01/01/</guid>
      <description>在编译时候使用 -deraceclockdata 。 ***该选项未经过实际验证，只是ug上面有写该功能</description>
    </item>
    
  </channel>
</rss>
