Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul 31 15:07:47 2024
| Host         : Twistzz_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_flow_timing_summary_routed.rpt -pb led_flow_timing_summary_routed.pb -rpx led_flow_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flow
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.951        0.000                      0                   27        0.275        0.000                      0                   27        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.951        0.000                      0                   27        0.275        0.000                      0                   27        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.951ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.916ns (46.911%)  route 2.168ns (53.089%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 24.708 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[16]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.039 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.039    cnt_reg[20]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.217 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.217    cnt_reg[24]_i_1_n_7
    SLICE_X112Y111       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567    24.708    sys_clk_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.394    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X112Y111       FDCE (Setup_fdce_C_D)        0.101    25.168    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 15.951    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.900ns (46.702%)  route 2.168ns (53.298%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[16]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.201 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.201    cnt_reg[20]_i_1_n_4
    SLICE_X112Y110       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.394    25.103    
                         clock uncertainty           -0.035    25.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.101    25.169    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.973ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.895ns (46.636%)  route 2.168ns (53.364%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[16]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.196 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.196    cnt_reg[20]_i_1_n_6
    SLICE_X112Y110       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.394    25.103    
                         clock uncertainty           -0.035    25.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.101    25.169    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 15.973    

Slack (MET) :             16.031ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.837ns (45.864%)  route 2.168ns (54.136%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[16]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.138 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.138    cnt_reg[20]_i_1_n_5
    SLICE_X112Y110       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.394    25.103    
                         clock uncertainty           -0.035    25.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.101    25.169    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 16.031    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.816ns (45.578%)  route 2.168ns (54.422%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.939 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.939    cnt_reg[16]_i_1_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.117 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.117    cnt_reg[20]_i_1_n_7
    SLICE_X112Y110       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568    24.709    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.394    25.103    
                         clock uncertainty           -0.035    25.068    
    SLICE_X112Y110       FDCE (Setup_fdce_C_D)        0.101    25.169    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.069ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.800ns (45.359%)  route 2.168ns (54.641%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.101 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.101    cnt_reg[16]_i_1_n_4
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 16.069    

Slack (MET) :             16.074ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.795ns (45.290%)  route 2.168ns (54.710%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.096 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.096    cnt_reg[16]_i_1_n_6
    SLICE_X112Y109       FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 16.074    

Slack (MET) :             16.132ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.737ns (44.477%)  route 2.168ns (55.523%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.038 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.038    cnt_reg[16]_i_1_n_5
    SLICE_X112Y109       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                 16.132    

Slack (MET) :             16.153ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.716ns (44.177%)  route 2.168ns (55.823%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.839 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.839    cnt_reg[12]_i_1_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.017 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.017    cnt_reg[16]_i_1_n_7
    SLICE_X112Y109       FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y109       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 16.153    

Slack (MET) :             16.169ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.700ns (43.946%)  route 2.168ns (56.054%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 24.710 - 20.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.433     5.565 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.953     6.519    cnt_reg[6]
    SLICE_X113Y107       LUT5 (Prop_lut5_I0_O)        0.119     6.638 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.344     6.982    cnt[0]_i_8_n_0
    SLICE_X113Y107       LUT5 (Prop_lut5_I2_O)        0.267     7.249 r  cnt[0]_i_7/O
                         net (fo=24, routed)          0.871     8.120    cnt[0]_i_7_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I1_O)        0.105     8.225 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.225    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.539 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    cnt_reg[0]_i_1_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.639 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    cnt_reg[4]_i_1_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.739 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.739    cnt_reg[8]_i_1_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.001 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.001    cnt_reg[12]_i_1_n_4
    SLICE_X112Y108       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.569    24.710    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.394    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.101    25.170    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 16.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.873%)  route 0.180ns (49.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDPE (Prop_fdpe_C_Q)         0.141     1.825 r  led_reg[0]/Q
                         net (fo=3, routed)           0.180     2.005    led_OBUF[0]
    SLICE_X113Y106       LUT3 (Prop_lut3_I2_O)        0.045     2.050 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    led[0]_i_1_n_0
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X113Y106       FDPE (Hold_fdpe_C_D)         0.091     1.775    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDPE (Prop_fdpe_C_Q)         0.141     1.825 r  led_reg[0]/Q
                         net (fo=3, routed)           0.182     2.007    led_OBUF[0]
    SLICE_X113Y106       LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    led[1]_i_1_n_0
    SLICE_X113Y106       FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X113Y106       FDCE (Hold_fdce_C_D)         0.092     1.776    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.016%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.147     1.995    cnt_reg[3]
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.040    cnt[0]_i_3_n_0
    SLICE_X112Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.104 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[0]_i_1_n_4
    SLICE_X112Y105       FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.148     1.995    cnt_reg[11]
    SLICE_X112Y107       LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.040    cnt[8]_i_2_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.104 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[8]_i_1_n_4
    SLICE_X112Y107       FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y107       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.148     1.995    cnt_reg[15]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.040    cnt[12]_i_2_n_0
    SLICE_X112Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.104 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[12]_i_1_n_4
    SLICE_X112Y108       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y108       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.847 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.148     1.995    cnt_reg[19]
    SLICE_X112Y109       LUT6 (Prop_lut6_I0_O)        0.045     2.040 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.040    cnt[16]_i_2_n_0
    SLICE_X112Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.104 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[16]_i_1_n_4
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.524     1.683    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.134     1.817    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.841%)  route 0.148ns (35.159%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.148     1.996    cnt_reg[7]
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.041    cnt[4]_i_2_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.105 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.105    cnt_reg[4]_i_1_n_4
    SLICE_X112Y106       FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.134     1.818    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.275ns (62.189%)  route 0.167ns (37.811%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.847 f  cnt_reg[17]/Q
                         net (fo=26, routed)          0.167     2.014    cnt_reg[17]
    SLICE_X112Y107       LUT6 (Prop_lut6_I2_O)        0.045     2.059 r  cnt[8]_i_4/O
                         net (fo=1, routed)           0.000     2.059    cnt[8]_i_4_n_0
    SLICE_X112Y107       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.125 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.125    cnt_reg[8]_i_1_n_6
    SLICE_X112Y107       FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.508     1.699    
    SLICE_X112Y107       FDCE (Hold_fdce_C_D)         0.134     1.833    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.274ns (59.332%)  route 0.188ns (40.668%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.717     1.683    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.847 f  cnt_reg[17]/Q
                         net (fo=26, routed)          0.188     2.035    cnt_reg[17]
    SLICE_X112Y110       LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     2.080    cnt[20]_i_3_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.145 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.145    cnt_reg[20]_i_1_n_5
    SLICE_X112Y110       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.206    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.508     1.698    
    SLICE_X112Y110       FDCE (Hold_fdce_C_D)         0.134     1.832    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.740%)  route 0.173ns (38.260%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.716     1.682    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE (Prop_fdce_C_Q)         0.164     1.846 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.173     2.019    cnt_reg[20]
    SLICE_X112Y110       LUT6 (Prop_lut6_I0_O)        0.045     2.064 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     2.064    cnt[20]_i_5_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.134 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.134    cnt_reg[20]_i_1_n_7
    SLICE_X112Y110       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.206    sys_clk_IBUF_BUFG
    SLICE_X112Y110       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.524     1.682    
    SLICE_X112Y110       FDCE (Hold_fdce_C_D)         0.134     1.816    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y105  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y107  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y107  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y108  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y108  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y108  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y108  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y109  cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y109  cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y105  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y107  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y108  cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.237ns  (logic 3.680ns (70.270%)  route 1.557ns (29.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDPE (Prop_fdpe_C_Q)         0.379     5.511 r  led_reg[0]/Q
                         net (fo=3, routed)           1.557     7.068    led_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.301    10.369 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.369    led[0]
    H15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 3.697ns (72.758%)  route 1.384ns (27.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.745     5.132    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.379     5.511 r  led_reg[1]/Q
                         net (fo=3, routed)           1.384     6.895    led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318    10.213 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.213    led[1]
    L15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.414ns (80.239%)  route 0.348ns (19.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.141     1.825 r  led_reg[1]/Q
                         net (fo=3, routed)           0.348     2.173    led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.446 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.446    led[1]
    L15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.397ns (76.593%)  route 0.427ns (23.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDPE (Prop_fdpe_C_Q)         0.141     1.825 r  led_reg[0]/Q
                         net (fo=3, routed)           0.427     2.252    led_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.256     3.508 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    led[0]
    H15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.556ns (47.722%)  route 1.705ns (52.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          1.037     3.261    led[1]_i_2_n_0
    SLICE_X112Y105       FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.556ns (47.722%)  route 1.705ns (52.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          1.037     3.261    led[1]_i_2_n_0
    SLICE_X112Y105       FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.556ns (47.722%)  route 1.705ns (52.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          1.037     3.261    led[1]_i_2_n_0
    SLICE_X112Y105       FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.556ns (47.722%)  route 1.705ns (52.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          1.037     3.261    led[1]_i_2_n_0
    SLICE_X112Y105       FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y105       FDCE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X112Y106       FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X112Y106       FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X112Y106       FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X112Y106       FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X112Y106       FDCE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X113Y106       FDPE                                         f  led_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDPE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.556ns (49.270%)  route 1.602ns (50.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.668     2.119    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.105     2.224 f  led[1]_i_2/O
                         net (fo=27, routed)          0.935     3.158    led[1]_i_2_n_0
    SLICE_X113Y106       FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X113Y106       FDCE                                         r  led_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.333ns (42.357%)  route 0.453ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.137     0.785    led[1]_i_2_n_0
    SLICE_X112Y107       FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.333ns (42.357%)  route 0.453ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.137     0.785    led[1]_i_2_n_0
    SLICE_X112Y107       FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.333ns (42.357%)  route 0.453ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.137     0.785    led[1]_i_2_n_0
    SLICE_X112Y107       FDCE                                         f  cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.333ns (42.357%)  route 0.453ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.137     0.785    led[1]_i_2_n_0
    SLICE_X112Y107       FDCE                                         f  cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y107       FDCE                                         r  cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.333ns (33.593%)  route 0.657ns (66.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.342     0.990    led[1]_i_2_n_0
    SLICE_X112Y109       FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.333ns (33.593%)  route 0.657ns (66.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.342     0.990    led[1]_i_2_n_0
    SLICE_X112Y109       FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.333ns (33.593%)  route 0.657ns (66.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.342     0.990    led[1]_i_2_n_0
    SLICE_X112Y109       FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[18]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.333ns (33.593%)  route 0.657ns (66.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.342     0.990    led[1]_i_2_n_0
    SLICE_X112Y109       FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  cnt_reg[19]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.333ns (33.219%)  route 0.669ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.353     1.001    led[1]_i_2_n_0
    SLICE_X112Y108       FDCE                                         f  cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.333ns (33.219%)  route 0.669ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.316     0.603    sys_rst_n_IBUF
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.045     0.648 f  led[1]_i_2/O
                         net (fo=27, routed)          0.353     1.001    led[1]_i_2_n_0
    SLICE_X112Y108       FDCE                                         f  cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.993     2.207    sys_clk_IBUF_BUFG
    SLICE_X112Y108       FDCE                                         r  cnt_reg[13]/C





