architecture:
  version: 0.3
  subtree:
    - name: System
      attributes:
        datawidth: 8
        word_bits: 8
        technology: "45nm"
      local:
        - name: DRAM
          class: DRAM
          attributes:
            type: "LPDDR4"
            width: 64
            block_size: 8
            word_bits: 8
            technology: -1
          required_actions: [read, write, update, leak]
      subtree:
        - name: ws
          local:
            - name: GlobalBuffer
              class: storage
              subclass: smartbuffer_SRAM
              attributes:
                memory_depth: 2048
                memory_width: 256
                word_bits: 8
                block_size: 32
                n_banks: 4
                nports: 2
                meshX: 1
                technology: -1
              required_actions: [read, write, update, leak]
          subtree:
            - name: PE[0..15]
              local:
                - name: PEInputBuffer
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 8192
                    memory_width: 64
                    word_bits: 8
                    block_size: 8
                    meshX: 16
                    technology: -1
                  required_actions: [read, write, update, leak]
                - name: PEWeightBuffer[0..3]
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 4096
                    word_bits: 8
                    meshX: 16
                    block_size: 8
                    n_banks: 8
                    technology: -1
                  required_actions: [read, write, update, leak]
                - name: PEAccuBuffer[0..3]
                  class: storage
                  subclass: smartbuffer_RF
                  attributes:
                    memory_depth: 128
                    word_bits: 24
                    datawidth: 24
                    meshX: 16
                    technology: -1
                  required_actions: [read, write, update, leak]
                - name: PEWeightRegs[0..15]
                  class: storage
                  subclass: reg_storage
                  attributes:
                    memory_depth: 1
                    word_bits: 8
                    cluster_size: 64
                    num_ports: 2
                    meshX: 16
                    technology: -1
                  required_actions: [read, write, update, leak]
                - name: LMAC[0..15]
                  class: compute
                  subclass: lmac
                  attributes:
                    datawidth: 8
                    meshX: 16
                    technology: -1
                  required_actions: [read, write, update, leak]

#
# The following constraints are limitations of the hardware architecture and dataflow
#
architecture_constraints:
  version: 0.4
  targets:
    # certain buffer only stores certain datatypes
    - target: PEWeightRegs
      type: datatype
      keep: [Weights]
      bypass: [Inputs, Outputs]
    - target: PEAccuBuffer
      type: datatype
      keep: [Outputs]
      bypass: [Weights, Inputs]
    - target: PEWeightBuffer
      type: datatype
      keep: [Weights]
      bypass: [Inputs, Outputs]
    - target: PEInputBuffer
      type: datatype
      keep: [Inputs]
      bypass: [Weights, Outputs]
    - target: GlobalBuffer
      type: datatype
      keep: [Inputs, Outputs]
      bypass: [Weights]
    # do not allow parallel-for for P, Q, R, S, M, N
    - target: PEAccuBuffer
      type: spatial
      factors: P=1 Q=1 R=1 S=1 M=1 N=1
      permutation: CMQRSPN
    # do not allow parallel-for for P, Q, R, S, C, N
    - target: PEInputBuffer
      type: spatial
      factors: P=1 Q=1 R=1 S=1 C=1 N=1
      permutation: MCQRSPN
    # do not allow parallel-for for P, Q, R, S, N
    - target: GlobalBuffer
      type: spatial
      factors: R=1 S=1 P=1 Q=1 N=1
      permutation: MCRSPQN