Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Nov 30 23:24:40 2023
| Host             : ASUSComputer running 64-bit major release  (build 9200)
| Command          : report_power -file zyncoscope_wrapper_power_routed.rpt -pb zyncoscope_wrapper_power_summary_routed.pb -rpx zyncoscope_wrapper_power_routed.rpx
| Design           : zyncoscope_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.920        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.791        |
| Device Static (W)        | 0.128        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.9         |
| Junction Temperature (C) | 47.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        7 |       --- |             --- |
| Slice Logic             |     0.006 |     4946 |       --- |             --- |
|   LUT as Logic          |     0.006 |     2027 |     17600 |           11.52 |
|   Register              |    <0.001 |     1742 |     35200 |            4.95 |
|   CARRY4                |    <0.001 |      184 |      4400 |            4.18 |
|   LUT as Shift Register |    <0.001 |       78 |      6000 |            1.30 |
|   F7/F8 Muxes           |    <0.001 |       48 |     17600 |            0.27 |
|   Others                |     0.000 |      250 |       --- |             --- |
| Signals                 |     0.006 |     3540 |       --- |             --- |
| Block RAM               |     0.003 |        2 |        60 |            3.33 |
| MMCM                    |     0.105 |        1 |         2 |           50.00 |
| DSPs                    |     0.002 |        3 |        80 |            3.75 |
| I/O                     |     0.137 |       43 |       100 |           43.00 |
| PS7                     |     1.526 |        1 |       --- |             --- |
| Static Power            |     0.128 |          |           |                 |
| Total                   |     1.920 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.026 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.058 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.755 |       0.722 |      0.033 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                                                   | Constraint (ns) |
+--------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0         | zyncoscope_i/processing_system7_0/inst/FCLK_CLK0                                                         |            20.0 |
| clk_fpga_0         | zyncoscope_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                            |            20.0 |
| clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out1_clk_wiz_0 |            13.5 |
| clk_out2_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clk_out2_clk_wiz_0 |             2.7 |
| clkfbout_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vc/inst/clkfbout_clk_wiz_0 |            80.0 |
+--------------------+----------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zyncoscope_wrapper       |     1.791 |
|   zyncoscope_i           |     1.789 |
|     oscope_0             |     0.260 |
|       U0                 |     0.260 |
|     processing_system7_0 |     1.526 |
|       inst               |     1.526 |
|     ps7_0_axi_periph     |     0.002 |
|       s00_couplers       |     0.002 |
+--------------------------+-----------+


