<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: PLL division factor (PLLQ)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PLL division factor (PLLQ)<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___constants.html">RCC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf38bd2100e9509177cd2547beaae71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">LL_RCC_PLLQ_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a></td></tr>
<tr class="separator:gaf38bd2100e9509177cd2547beaae71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d70b09eb57fa7a81c742cf03e91a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gad71d70b09eb57fa7a81c742cf03e91a2">LL_RCC_PLLQ_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gad71d70b09eb57fa7a81c742cf03e91a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e6914db7c67fc460a128c564248b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">LL_RCC_PLLQ_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a></td></tr>
<tr class="separator:ga02e6914db7c67fc460a128c564248b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57944b1b37251ed5f323b9dce413f0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga57944b1b37251ed5f323b9dce413f0d1">LL_RCC_PLLQ_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga57944b1b37251ed5f323b9dce413f0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">LL_RCC_PLLQ_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928421b64a78af4197900feffc2e21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf928421b64a78af4197900feffc2e21f">LL_RCC_PLLQ_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gaf928421b64a78af4197900feffc2e21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">LL_RCC_PLLQ_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a></td></tr>
<tr class="separator:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3db8ef7515b3a7834f24b3a4f6f490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga0f3db8ef7515b3a7834f24b3a4f6f490">LL_RCC_PLLQ_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga0f3db8ef7515b3a7834f24b3a4f6f490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe88af8a75740a20ce0b7b7414eae63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gabe88af8a75740a20ce0b7b7414eae63a">LL_RCC_PLLQ_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:gabe88af8a75740a20ce0b7b7414eae63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fd16a168234a122a24806e05688886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gab5fd16a168234a122a24806e05688886">LL_RCC_PLLQ_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:gab5fd16a168234a122a24806e05688886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74e5f0a6a5022e62ef2ad64f8ba98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga4c74e5f0a6a5022e62ef2ad64f8ba98c">LL_RCC_PLLQ_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>)</td></tr>
<tr class="separator:ga4c74e5f0a6a5022e62ef2ad64f8ba98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22921e3af0555f62109dbf0f7bc55002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga22921e3af0555f62109dbf0f7bc55002">LL_RCC_PLLQ_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga22921e3af0555f62109dbf0f7bc55002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce49fe1e694b78e4ef359e59da7e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaccce49fe1e694b78e4ef359e59da7e23">LL_RCC_PLLQ_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:gaccce49fe1e694b78e4ef359e59da7e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589c8924d8eae695895a69188e7bd1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga589c8924d8eae695895a69188e7bd1dc">LL_RCC_PLLQ_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga589c8924d8eae695895a69188e7bd1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gabe88af8a75740a20ce0b7b7414eae63a" name="gabe88af8a75740a20ce0b7b7414eae63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe88af8a75740a20ce0b7b7414eae63a">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_10&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 10 </p>

</div>
</div>
<a id="gab5fd16a168234a122a24806e05688886" name="gab5fd16a168234a122a24806e05688886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5fd16a168234a122a24806e05688886">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_11&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 11 </p>

</div>
</div>
<a id="ga4c74e5f0a6a5022e62ef2ad64f8ba98c" name="ga4c74e5f0a6a5022e62ef2ad64f8ba98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c74e5f0a6a5022e62ef2ad64f8ba98c">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_12&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 12 </p>

</div>
</div>
<a id="ga22921e3af0555f62109dbf0f7bc55002" name="ga22921e3af0555f62109dbf0f7bc55002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22921e3af0555f62109dbf0f7bc55002">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_13&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 13 </p>

</div>
</div>
<a id="gaccce49fe1e694b78e4ef359e59da7e23" name="gaccce49fe1e694b78e4ef359e59da7e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccce49fe1e694b78e4ef359e59da7e23">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_14&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 14 </p>

</div>
</div>
<a id="ga589c8924d8eae695895a69188e7bd1dc" name="ga589c8924d8eae695895a69188e7bd1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga589c8924d8eae695895a69188e7bd1dc">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_15&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 15 </p>

</div>
</div>
<a id="gaf38bd2100e9509177cd2547beaae71a8" name="gaf38bd2100e9509177cd2547beaae71a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf38bd2100e9509177cd2547beaae71a8">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 2 </p>

</div>
</div>
<a id="gad71d70b09eb57fa7a81c742cf03e91a2" name="gad71d70b09eb57fa7a81c742cf03e91a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad71d70b09eb57fa7a81c742cf03e91a2">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 3 </p>

</div>
</div>
<a id="ga02e6914db7c67fc460a128c564248b37" name="ga02e6914db7c67fc460a128c564248b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e6914db7c67fc460a128c564248b37">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 4 </p>

</div>
</div>
<a id="ga57944b1b37251ed5f323b9dce413f0d1" name="ga57944b1b37251ed5f323b9dce413f0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57944b1b37251ed5f323b9dce413f0d1">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_5&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 5 </p>

</div>
</div>
<a id="ga16712e41719abb2e1dd05b5e1c61351d" name="ga16712e41719abb2e1dd05b5e1c61351d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16712e41719abb2e1dd05b5e1c61351d">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_6&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 6 </p>

</div>
</div>
<a id="gaf928421b64a78af4197900feffc2e21f" name="gaf928421b64a78af4197900feffc2e21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf928421b64a78af4197900feffc2e21f">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_7&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 7 </p>

</div>
</div>
<a id="gaab501e88c2532da4b353cbcacb6e3f35" name="gaab501e88c2532da4b353cbcacb6e3f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab501e88c2532da4b353cbcacb6e3f35">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_8&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 8 </p>

</div>
</div>
<a id="ga0f3db8ef7515b3a7834f24b3a4f6f490" name="ga0f3db8ef7515b3a7834f24b3a4f6f490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3db8ef7515b3a7834f24b3a4f6f490">&#9670;&nbsp;</a></span>LL_RCC_PLLQ_DIV_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLQ_DIV_9&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLQ output by 9 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
