<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-passed">
description: minimal === operator simulation test (without result verification)
rc: 0 (means success: 1)
tags: 11.4.5
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv</a>
defines: 
time_elapsed: 0.282s
ram usage: 27608 KB
</pre>
<pre class="log">

surelog -nopython -nobuiltin -parse -noelab -I/tmpfs/src/github/sv-tests/tests/generated/operators_sim <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.5--simple_eq_xz_operator_sim.sv:7</a>: Implicit port type (wire) for &#34;c&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1

</pre>
</body>