

================================================================
== Vivado HLS Report for 'sha1_control'
================================================================
* Date:           Sun Jan 27 13:55:14 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sha1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     141|    190|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     141|    190|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sha1_control_AXILiteS_s_axi_U  |sha1_control_AXILiteS_s_axi  |        0|      0|  141|  190|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|      0|  141|  190|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|o_cs                    | out |    1|    ap_vld    |     o_cs     |    pointer   |
|o_cs_ap_vld             | out |    1|    ap_vld    |     o_cs     |    pointer   |
|o_we                    | out |    1|    ap_vld    |     o_we     |    pointer   |
|o_we_ap_vld             | out |    1|    ap_vld    |     o_we     |    pointer   |
|o_address               | out |    8|    ap_vld    |   o_address  |    pointer   |
|o_address_ap_vld        | out |    1|    ap_vld    |   o_address  |    pointer   |
|o_write                 | out |   32|    ap_vld    |    o_write   |    pointer   |
|o_write_ap_vld          | out |    1|    ap_vld    |    o_write   |    pointer   |
|i_read                  |  in |   32|    ap_none   |    i_read    |    scalar    |
|i_error                 |  in |    1|    ap_none   |    i_error   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none | sha1_control | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | sha1_control | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %i_cs) nounwind, !map !7"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %i_we) nounwind, !map !13"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %i_address) nounwind, !map !17"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i_write) nounwind, !map !21"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_cs) nounwind, !map !25"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_we) nounwind, !map !31"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %o_address) nounwind, !map !35"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_write) nounwind, !map !39"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i_read) nounwind, !map !43"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %i_error) nounwind, !map !47"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_read) nounwind, !map !51"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_error) nounwind, !map !55"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sha1_control_str) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_error_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %i_error) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i_read) nounwind"
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%i_write_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %i_write) nounwind"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%i_address_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %i_address) nounwind"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%i_we_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %i_we) nounwind"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%i_cs_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %i_cs) nounwind"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:17]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %i_cs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:18]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %i_we, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:19]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %i_address, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:20]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %i_write, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:21]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_read, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:23]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %o_error, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sha1_hls/sha1_control.c:24]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %o_cs, i1 %i_cs_read) nounwind" [sha1_hls/sha1_control.c:26]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %o_we, i1 %i_we_read) nounwind" [sha1_hls/sha1_control.c:27]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %o_address, i8 %i_address_read) nounwind" [sha1_hls/sha1_control.c:28]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o_write, i32 %i_write_read) nounwind" [sha1_hls/sha1_control.c:29]
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %o_read, i32 %i_read_read) nounwind" [sha1_hls/sha1_control.c:30]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %o_error, i1 %i_error_read) nounwind" [sha1_hls/sha1_control.c:31]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [sha1_hls/sha1_control.c:33]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_cs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_cs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o_we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o_error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2     (specbitsmap  ) [ 00]
StgValue_3     (specbitsmap  ) [ 00]
StgValue_4     (specbitsmap  ) [ 00]
StgValue_5     (specbitsmap  ) [ 00]
StgValue_6     (specbitsmap  ) [ 00]
StgValue_7     (specbitsmap  ) [ 00]
StgValue_8     (specbitsmap  ) [ 00]
StgValue_9     (specbitsmap  ) [ 00]
StgValue_10    (specbitsmap  ) [ 00]
StgValue_11    (specbitsmap  ) [ 00]
StgValue_12    (specbitsmap  ) [ 00]
StgValue_13    (specbitsmap  ) [ 00]
StgValue_14    (spectopmodule) [ 00]
i_error_read   (read         ) [ 00]
i_read_read    (read         ) [ 00]
i_write_read   (read         ) [ 00]
i_address_read (read         ) [ 00]
i_we_read      (read         ) [ 00]
i_cs_read      (read         ) [ 00]
StgValue_21    (specinterface) [ 00]
StgValue_22    (specinterface) [ 00]
StgValue_23    (specinterface) [ 00]
StgValue_24    (specinterface) [ 00]
StgValue_25    (specinterface) [ 00]
StgValue_26    (specinterface) [ 00]
StgValue_27    (specinterface) [ 00]
StgValue_28    (write        ) [ 00]
StgValue_29    (write        ) [ 00]
StgValue_30    (write        ) [ 00]
StgValue_31    (write        ) [ 00]
StgValue_32    (write        ) [ 00]
StgValue_33    (write        ) [ 00]
StgValue_34    (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_cs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_cs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_we">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_we"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_address">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_address"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_write">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_write"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_cs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_cs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o_we">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_we"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o_address">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_address"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o_write">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_write"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="i_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i_error">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_error"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o_error">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_error"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha1_control_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_error_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_error_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_read_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_write_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_write_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_address_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_address_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_we_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_we_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_cs_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_cs_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_28_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_29_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_30_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_31_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_32_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_33_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="78" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="60" pin="2"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_cs | {1 }
	Port: o_we | {1 }
	Port: o_address | {1 }
	Port: o_write | {1 }
	Port: o_read | {1 }
	Port: o_error | {1 }
 - Input state : 
	Port: sha1_control : i_cs | {1 }
	Port: sha1_control : i_we | {1 }
	Port: sha1_control : i_address | {1 }
	Port: sha1_control : i_write | {1 }
	Port: sha1_control : i_read | {1 }
	Port: sha1_control : i_error | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |  i_error_read_read_fu_60  |
|          |   i_read_read_read_fu_66  |
|   read   |  i_write_read_read_fu_72  |
|          | i_address_read_read_fu_78 |
|          |    i_we_read_read_fu_84   |
|          |    i_cs_read_read_fu_90   |
|----------|---------------------------|
|          |  StgValue_28_write_fu_96  |
|          |  StgValue_29_write_fu_104 |
|   write  |  StgValue_30_write_fu_112 |
|          |  StgValue_31_write_fu_120 |
|          |  StgValue_32_write_fu_128 |
|          |  StgValue_33_write_fu_136 |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
