# Synospys Constraint Checker(syntax only), version maprc, Build 1911R, built Nov 26 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

# Written on Sun Mar 20 19:57:42 2016


##### DESIGN INFO #######################################################

Top View:                "vdp"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                Requested     Requested     Clock                      Clock                
Clock                                Frequency     Period        Type                       Group                
-----------------------------------------------------------------------------------------------------------------
System                               253.1 MHz     3.951         system                     system_clkgroup      
db|db_fsm_state_derived_clock[1]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
db|db_fsm_state_derived_clock[5]     4.2 MHz       240.540       derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                              4.2 MHz       240.540       inferred                   Autoconstr_clkgroup_0
=================================================================================================================
