

================================================================
== Vitis HLS Report for 'setup_joint_aie_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Fri May 31 12:46:10 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_joint_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8271|     8271|  27.567 us|  27.567 us|  8271|  8271|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |     8269|     8269|        86|          8|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 86


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 1
  Pipeline-0 : II = 8, D = 86, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 89 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_7, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_6, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_5, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_4, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_3, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_2, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_1, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 100, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%histogram_rows_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %histogram_rows"   --->   Operation 99 'read' 'histogram_rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.49ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 102 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.80ns)   --->   "%add_ln68 = add i11 %j_1, i11 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 103 'add' 'add_ln68' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.62ns)   --->   "%icmp_ln68 = icmp_eq  i11 %j_1, i11 1024" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 106 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.split, void %for.end.exitStub" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 108 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i11 %j_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 109 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln70, i5 0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i15 %shl_ln" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 111 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.05ns)   --->   "%add_ln70_7 = add i64 %zext_ln70, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 112 'add' 'add_ln70_7' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln70_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_7, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 113 'partselect' 'trunc_ln70_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.49ns)   --->   "%store_ln68 = store i11 %add_ln68, i11 %j" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 114 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.49>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln70_7_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i10.i5, i1 1, i10 %trunc_ln70, i5 0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 115 'bitconcatenate' 'zext_ln70_7_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i16 %zext_ln70_7_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 116 'zext' 'zext_ln70_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.05ns)   --->   "%add_ln70_6 = add i64 %zext_ln70_7, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 117 'add' 'add_ln70_6' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i59 %trunc_ln70_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 118 'sext' 'sext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i256 %gmem0, i64 %sext_ln70" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 119 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 120 [70/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 120 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln79_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_6, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 121 'partselect' 'trunc_ln79_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln70_6_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i10.i5, i2 2, i10 %trunc_ln70, i5 0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 122 'bitconcatenate' 'zext_ln70_6_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i17 %zext_ln70_6_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 123 'zext' 'zext_ln70_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.05ns)   --->   "%add_ln70_5 = add i64 %zext_ln70_6, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 124 'add' 'add_ln70_5' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [69/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 125 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i59 %trunc_ln79_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 126 'sext' 'sext_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i256 %gmem0, i64 %sext_ln79" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 127 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 128 [70/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 128 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln88_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_5, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 129 'partselect' 'trunc_ln88_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %zext_ln70_7_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 130 'sext' 'sext_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i17 %sext_ln70_3" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 131 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.05ns)   --->   "%add_ln70_4 = add i64 %zext_ln70_5, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 132 'add' 'add_ln70_4' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [68/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 133 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 134 [69/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 134 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i59 %trunc_ln88_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 135 'sext' 'sext_ln88' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i256 %gmem0, i64 %sext_ln88" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 136 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 137 [70/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 137 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln97_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_4, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 138 'partselect' 'trunc_ln97_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln70_4_cast = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i3.i10.i5, i3 4, i10 %trunc_ln70, i5 0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 139 'bitconcatenate' 'zext_ln70_4_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i18 %zext_ln70_4_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 140 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.05ns)   --->   "%add_ln70_3 = add i64 %zext_ln70_4, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 141 'add' 'add_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [67/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 142 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 143 [68/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 143 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 144 [69/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 144 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i59 %trunc_ln97_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 145 'sext' 'sext_ln97' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i256 %gmem0, i64 %sext_ln97" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 146 'getelementptr' 'gmem0_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 147 [70/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 147 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln106_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_3, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 148 'partselect' 'trunc_ln106_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln70_3_cast = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i3.i10.i5, i3 5, i10 %trunc_ln70, i5 0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 149 'bitconcatenate' 'zext_ln70_3_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i18 %zext_ln70_3_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 150 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.05ns)   --->   "%add_ln70_2 = add i64 %zext_ln70_3, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 151 'add' 'add_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [66/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 152 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 153 [67/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 153 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 154 [68/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 154 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 155 [69/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 155 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i59 %trunc_ln106_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 156 'sext' 'sext_ln106' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i256 %gmem0, i64 %sext_ln106" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 157 'getelementptr' 'gmem0_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 158 [70/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 158 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln115_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_2, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 159 'partselect' 'trunc_ln115_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i17 %zext_ln70_6_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 160 'sext' 'sext_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i18 %sext_ln70_2" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 161 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.05ns)   --->   "%add_ln70_1 = add i64 %zext_ln70_2, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 162 'add' 'add_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [65/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 163 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [66/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 164 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [67/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 165 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [68/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 166 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [69/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 167 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i59 %trunc_ln115_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 168 'sext' 'sext_ln115' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i256 %gmem0, i64 %sext_ln115" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 169 'getelementptr' 'gmem0_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 170 [70/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 170 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln124_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70_1, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 171 'partselect' 'trunc_ln124_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %zext_ln70_7_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 172 'sext' 'sext_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i18 %sext_ln70_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 173 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (1.05ns)   --->   "%add_ln70 = add i64 %zext_ln70_1, i64 %histogram_rows_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 174 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [64/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 175 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 176 [65/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 176 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 177 [66/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 177 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 178 [67/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 178 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 179 [68/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 179 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [69/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 180 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i59 %trunc_ln124_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 181 'sext' 'sext_ln124' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i256 %gmem0, i64 %sext_ln124" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 182 'getelementptr' 'gmem0_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 183 [70/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 183 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln68)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln133_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln70, i32 5, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 184 'partselect' 'trunc_ln133_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 185 [63/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 185 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 186 [64/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 186 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 187 [65/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 187 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 188 [66/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 188 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 189 [67/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 189 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 190 [68/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 190 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 191 [69/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 191 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i59 %trunc_ln133_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 192 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i256 %gmem0, i64 %sext_ln133" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 193 'getelementptr' 'gmem0_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [70/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 194 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 195 [62/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 195 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 196 [63/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 196 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 197 [64/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 197 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 198 [65/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 198 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [66/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 199 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 200 [67/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 200 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [68/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 201 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 202 [69/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 202 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 203 [61/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 203 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 204 [62/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 204 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [63/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 205 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [64/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 206 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [65/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 207 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 208 [66/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 208 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [67/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 209 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [68/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 210 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 211 [60/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 211 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 212 [61/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 212 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [62/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 213 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 214 [63/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 214 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [64/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 215 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 216 [65/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 216 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 217 [66/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 217 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 218 [67/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 218 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 219 [59/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 219 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 220 [60/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 220 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 221 [61/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 221 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 222 [62/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 222 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 223 [63/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 223 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 224 [64/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 224 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 225 [65/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 225 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 226 [66/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 226 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 227 [58/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 227 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [59/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 228 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 229 [60/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 229 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 230 [61/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 230 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [62/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 231 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 232 [63/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 232 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 233 [64/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 233 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [65/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 234 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 235 [57/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 235 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [58/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 236 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [59/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 237 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 238 [60/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 238 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [61/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 239 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [62/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 240 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [63/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 241 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [64/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 242 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 243 [56/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 243 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 244 [57/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 244 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 245 [58/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 245 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 246 [59/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 246 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 247 [60/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 247 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 248 [61/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 248 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 249 [62/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 249 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 250 [63/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 250 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 251 [55/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 251 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 252 [56/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 252 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 253 [57/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 253 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 254 [58/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 254 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 255 [59/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 255 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 256 [60/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 256 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 257 [61/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 257 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 258 [62/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 258 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 259 [54/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 259 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 260 [55/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 260 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 261 [56/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 261 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 262 [57/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 262 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 263 [58/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 263 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 264 [59/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 264 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 265 [60/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 265 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 266 [61/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 266 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 267 [53/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 267 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 268 [54/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 268 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 269 [55/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 269 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 270 [56/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 270 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 271 [57/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 271 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 272 [58/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 272 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 273 [59/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 273 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 274 [60/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 274 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 275 [52/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 275 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 276 [53/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 276 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 277 [54/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 277 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 278 [55/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 278 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 279 [56/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 279 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 280 [57/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 280 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 281 [58/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 281 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 282 [59/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 282 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 283 [51/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 283 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 284 [52/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 284 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 285 [53/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 285 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 286 [54/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 286 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 287 [55/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 287 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 288 [56/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 288 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 289 [57/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 289 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 290 [58/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 290 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 291 [50/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 291 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 292 [51/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 292 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 293 [52/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 293 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 294 [53/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 294 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 295 [54/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 295 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 296 [55/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 296 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 297 [56/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 297 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 298 [57/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 298 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 299 [49/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 299 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 300 [50/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 300 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 301 [51/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 301 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 302 [52/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 302 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 303 [53/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 303 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 304 [54/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 304 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 305 [55/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 305 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 306 [56/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 306 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 307 [48/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 307 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 308 [49/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 308 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 309 [50/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 309 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 310 [51/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 310 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 311 [52/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 311 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 312 [53/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 312 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 313 [54/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 313 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 314 [55/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 314 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 315 [47/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 315 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 316 [48/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 316 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 317 [49/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 317 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 318 [50/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 318 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 319 [51/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 319 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 320 [52/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 320 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 321 [53/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 321 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 322 [54/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 322 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 323 [46/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 323 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 324 [47/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 324 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 325 [48/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 325 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 326 [49/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 326 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 327 [50/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 327 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 328 [51/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 328 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 329 [52/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 329 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 330 [53/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 330 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 331 [45/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 331 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 332 [46/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 332 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 333 [47/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 333 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 334 [48/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 334 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 335 [49/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 335 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 336 [50/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 336 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 337 [51/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 337 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 338 [52/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 338 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 339 [44/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 339 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 340 [45/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 340 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 341 [46/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 341 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 342 [47/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 342 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 343 [48/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 343 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 344 [49/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 344 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 345 [50/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 345 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 346 [51/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 346 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 347 [43/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 347 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 348 [44/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 348 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 349 [45/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 349 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 350 [46/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 350 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 351 [47/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 351 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 352 [48/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 352 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 353 [49/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 353 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 354 [50/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 354 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 355 [42/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 355 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 356 [43/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 356 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 357 [44/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 357 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 358 [45/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 358 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 359 [46/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 359 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 360 [47/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 360 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 361 [48/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 361 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 362 [49/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 362 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 363 [41/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 363 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 364 [42/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 364 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 365 [43/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 365 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 366 [44/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 366 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 367 [45/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 367 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 368 [46/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 368 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 369 [47/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 369 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 370 [48/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 370 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 371 [40/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 371 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 372 [41/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 372 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 373 [42/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 373 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 374 [43/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 374 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 375 [44/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 375 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 376 [45/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 376 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 377 [46/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 377 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 378 [47/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 378 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 379 [39/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 379 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 380 [40/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 380 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 381 [41/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 381 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 382 [42/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 382 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 383 [43/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 383 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 384 [44/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 384 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 385 [45/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 385 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 386 [46/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 386 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 387 [38/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 387 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 388 [39/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 388 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 389 [40/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 389 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 390 [41/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 390 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 391 [42/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 391 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 392 [43/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 392 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 393 [44/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 393 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 394 [45/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 394 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 395 [37/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 395 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 396 [38/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 396 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 397 [39/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 397 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 398 [40/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 398 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 399 [41/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 399 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 400 [42/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 400 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 401 [43/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 401 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 402 [44/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 402 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 403 [36/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 403 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 404 [37/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 404 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 405 [38/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 405 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 406 [39/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 406 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 407 [40/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 407 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 408 [41/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 408 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 409 [42/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 409 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 410 [43/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 410 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 411 [35/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 411 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 412 [36/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 412 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 413 [37/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 413 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 414 [38/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 414 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 415 [39/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 415 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 416 [40/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 416 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 417 [41/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 417 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 418 [42/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 418 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 419 [34/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 419 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 420 [35/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 420 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 421 [36/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 421 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 422 [37/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 422 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 423 [38/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 423 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 424 [39/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 424 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 425 [40/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 425 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 426 [41/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 426 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 427 [33/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 427 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 428 [34/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 428 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 429 [35/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 429 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 430 [36/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 430 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 431 [37/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 431 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 432 [38/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 432 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 433 [39/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 433 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 434 [40/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 434 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 435 [32/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 435 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 436 [33/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 436 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 437 [34/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 437 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 438 [35/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 438 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 439 [36/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 439 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 440 [37/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 440 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 441 [38/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 441 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 442 [39/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 442 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 443 [31/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 443 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 444 [32/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 444 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 445 [33/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 445 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 446 [34/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 446 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 447 [35/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 447 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 448 [36/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 448 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 449 [37/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 449 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 450 [38/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 450 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 451 [30/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 451 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 452 [31/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 452 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 453 [32/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 453 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 454 [33/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 454 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 455 [34/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 455 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 456 [35/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 456 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 457 [36/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 457 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 458 [37/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 458 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 459 [29/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 459 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 460 [30/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 460 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 461 [31/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 461 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 462 [32/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 462 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 463 [33/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 463 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 464 [34/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 464 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 465 [35/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 465 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 466 [36/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 466 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 467 [28/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 467 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 468 [29/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 468 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 469 [30/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 469 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 470 [31/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 470 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 471 [32/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 471 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 472 [33/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 472 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 473 [34/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 473 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 474 [35/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 474 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 475 [27/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 475 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 476 [28/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 476 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 477 [29/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 477 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 478 [30/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 478 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 479 [31/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 479 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 480 [32/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 480 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 481 [33/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 481 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 482 [34/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 482 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 483 [26/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 483 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 484 [27/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 484 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 485 [28/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 485 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 486 [29/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 486 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 487 [30/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 487 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 488 [31/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 488 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 489 [32/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 489 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 490 [33/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 490 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 491 [25/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 491 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 492 [26/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 492 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 493 [27/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 493 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 494 [28/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 494 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 495 [29/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 495 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 496 [30/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 496 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 497 [31/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 497 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 498 [32/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 498 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 499 [24/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 499 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 500 [25/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 500 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 501 [26/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 501 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 502 [27/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 502 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 503 [28/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 503 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 504 [29/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 504 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 505 [30/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 505 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 506 [31/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 506 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 507 [23/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 507 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 508 [24/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 508 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 509 [25/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 509 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 510 [26/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 510 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 511 [27/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 511 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 512 [28/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 512 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 513 [29/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 513 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 514 [30/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 514 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 515 [22/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 515 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 516 [23/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 516 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 517 [24/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 517 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 518 [25/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 518 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 519 [26/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 519 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 520 [27/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 520 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 521 [28/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 521 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 522 [29/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 522 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 523 [21/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 523 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 524 [22/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 524 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 525 [23/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 525 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 526 [24/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 526 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 527 [25/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 527 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 528 [26/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 528 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 529 [27/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 529 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 530 [28/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 530 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 531 [20/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 531 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 532 [21/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 532 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 533 [22/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 533 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 534 [23/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 534 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 535 [24/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 535 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 536 [25/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 536 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 537 [26/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 537 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 538 [27/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 538 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 539 [19/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 539 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 540 [20/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 540 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 541 [21/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 541 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 542 [22/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 542 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 543 [23/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 543 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 544 [24/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 544 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 545 [25/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 545 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 546 [26/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 546 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 547 [18/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 547 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 548 [19/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 548 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 549 [20/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 549 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 550 [21/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 550 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 551 [22/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 551 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 552 [23/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 552 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 553 [24/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 553 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 554 [25/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 554 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 555 [17/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 555 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 556 [18/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 556 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 557 [19/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 557 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 558 [20/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 558 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 559 [21/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 559 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 560 [22/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 560 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 561 [23/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 561 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 562 [24/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 562 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 563 [16/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 563 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 564 [17/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 564 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 565 [18/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 565 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 566 [19/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 566 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 567 [20/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 567 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 568 [21/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 568 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 569 [22/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 569 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 570 [23/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 570 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 571 [15/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 571 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 572 [16/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 572 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 573 [17/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 573 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 574 [18/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 574 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 575 [19/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 575 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 576 [20/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 576 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 577 [21/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 577 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 578 [22/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 578 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 579 [14/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 579 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 580 [15/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 580 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 581 [16/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 581 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 582 [17/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 582 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 583 [18/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 583 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 584 [19/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 584 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 585 [20/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 585 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 586 [21/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 586 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 587 [13/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 587 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 588 [14/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 588 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 589 [15/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 589 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 590 [16/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 590 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 591 [17/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 591 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 592 [18/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 592 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 593 [19/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 593 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 594 [20/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 594 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 595 [12/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 595 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 596 [13/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 596 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 597 [14/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 597 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 598 [15/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 598 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 599 [16/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 599 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 600 [17/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 600 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 601 [18/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 601 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 602 [19/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 602 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 603 [11/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 603 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 604 [12/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 604 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 605 [13/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 605 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 606 [14/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 606 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 607 [15/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 607 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 608 [16/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 608 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 609 [17/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 609 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 610 [18/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 610 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 611 [10/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 611 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 612 [11/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 612 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 613 [12/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 613 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 614 [13/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 614 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 615 [14/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 615 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 616 [15/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 616 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 617 [16/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 617 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 618 [17/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 618 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 619 [9/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 619 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 620 [10/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 620 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 621 [11/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 621 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 622 [12/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 622 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 623 [13/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 623 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 624 [14/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 624 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 625 [15/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 625 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 626 [16/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 626 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 627 [8/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 627 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 628 [9/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 628 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 629 [10/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 629 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 630 [11/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 630 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 631 [12/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 631 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 632 [13/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 632 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 633 [14/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 633 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 634 [15/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 634 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 635 [7/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 635 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 636 [8/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 636 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 637 [9/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 637 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 638 [10/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 638 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 639 [11/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 639 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 640 [12/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 640 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 641 [13/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 641 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 642 [14/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 642 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 643 [6/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 643 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 644 [7/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 644 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 645 [8/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 645 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 646 [9/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 646 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 647 [10/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 647 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 648 [11/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 648 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 649 [12/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 649 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 650 [13/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 650 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 651 [5/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 651 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 652 [6/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 652 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 653 [7/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 653 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 654 [8/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 654 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 655 [9/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 655 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 656 [10/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 656 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 657 [11/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 657 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 658 [12/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 658 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 659 [4/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 659 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 660 [5/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 660 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 661 [6/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 661 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 662 [7/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 662 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 663 [8/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 663 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 664 [9/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 664 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 665 [10/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 665 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 666 [11/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 666 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 667 [3/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 667 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 668 [4/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 668 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 669 [5/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 669 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 670 [6/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 670 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 671 [7/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 671 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 672 [8/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 672 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 673 [9/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 673 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 674 [10/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 674 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 675 [2/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 675 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 676 [3/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 676 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 677 [4/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 677 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 678 [5/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 678 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 679 [6/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 679 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 680 [7/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 680 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 681 [8/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 681 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 682 [9/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 682 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 683 [1/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 683 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 684 [2/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 684 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 685 [3/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 685 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 686 [4/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 686 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 687 [5/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 687 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 688 [6/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 688 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 689 [7/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 689 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 690 [8/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 690 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 691 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 691 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i256 %gmem0_addr_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 692 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 693 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 693 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 694 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 694 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 695 [1/1] (0.00ns)   --->   "%p_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 695 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 696 [1/1] (0.00ns)   --->   "%p_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 696 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 697 [1/1] (0.00ns)   --->   "%p_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 697 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 698 [1/1] (0.00ns)   --->   "%p_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 698 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 699 [1/1] (0.00ns)   --->   "%p_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 699 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 700 [1/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_1, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 700 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 701 [2/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 701 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 702 [3/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 702 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 703 [4/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 703 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 704 [5/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 704 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 705 [6/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 705 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 706 [7/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 706 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 707 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 707 'read' 'gmem0_addr_1_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i256 %gmem0_addr_1_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 708 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 709 [1/1] (0.00ns)   --->   "%p_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 709 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 710 [1/1] (0.00ns)   --->   "%p_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 710 'partselect' 'p_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 711 [1/1] (0.00ns)   --->   "%p_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 711 'partselect' 'p_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 712 [1/1] (0.00ns)   --->   "%p_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 712 'partselect' 'p_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 713 [1/1] (0.00ns)   --->   "%p_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 713 'partselect' 'p_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 714 [1/1] (0.00ns)   --->   "%p_12 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 714 'partselect' 'p_12' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 715 [1/1] (0.00ns)   --->   "%p_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_1_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 715 'partselect' 'p_13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 716 [1/70] (2.43ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_2, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 716 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 717 [2/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 717 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 718 [3/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 718 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 719 [4/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 719 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 720 [5/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 720 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 721 [6/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 721 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 722 [1/1] (2.43ns)   --->   "%gmem0_addr_2_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_2" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 722 'read' 'gmem0_addr_2_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i256 %gmem0_addr_2_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 723 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 724 [1/1] (0.00ns)   --->   "%p_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 724 'partselect' 'p_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 725 [1/1] (0.00ns)   --->   "%p_15 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 725 'partselect' 'p_15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 726 [1/1] (0.00ns)   --->   "%p_16 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 726 'partselect' 'p_16' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 727 [1/1] (0.00ns)   --->   "%p_17 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 727 'partselect' 'p_17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 728 [1/1] (0.00ns)   --->   "%p_18 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 728 'partselect' 'p_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 729 [1/1] (0.00ns)   --->   "%p_19 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 729 'partselect' 'p_19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 730 [1/1] (0.00ns)   --->   "%p_20 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_2_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 730 'partselect' 'p_20' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 731 [1/70] (2.43ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_3, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 731 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 732 [2/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 732 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 733 [3/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 733 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 734 [4/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 734 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 735 [5/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 735 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 736 [1/1] (2.43ns)   --->   "%gmem0_addr_3_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_3" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 736 'read' 'gmem0_addr_3_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i256 %gmem0_addr_3_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 737 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 738 [1/1] (0.00ns)   --->   "%p_21 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 738 'partselect' 'p_21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 739 [1/1] (0.00ns)   --->   "%p_22 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 739 'partselect' 'p_22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 740 [1/1] (0.00ns)   --->   "%p_23 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 740 'partselect' 'p_23' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 741 [1/1] (0.00ns)   --->   "%p_24 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 741 'partselect' 'p_24' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 742 [1/1] (0.00ns)   --->   "%p_25 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 742 'partselect' 'p_25' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 743 [1/1] (0.00ns)   --->   "%p_26 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 743 'partselect' 'p_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 744 [1/1] (0.00ns)   --->   "%p_27 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_3_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 744 'partselect' 'p_27' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 745 [1/70] (2.43ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_4, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 745 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 746 [2/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 746 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 747 [3/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 747 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 748 [4/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 748 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 749 [1/1] (2.43ns)   --->   "%gmem0_addr_4_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_4" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 749 'read' 'gmem0_addr_4_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i256 %gmem0_addr_4_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 750 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 751 [1/1] (0.00ns)   --->   "%p_28 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 751 'partselect' 'p_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 752 [1/1] (0.00ns)   --->   "%p_29 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 752 'partselect' 'p_29' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 753 [1/1] (0.00ns)   --->   "%p_30 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 753 'partselect' 'p_30' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 754 [1/1] (0.00ns)   --->   "%p_31 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 754 'partselect' 'p_31' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 755 [1/1] (0.00ns)   --->   "%p_32 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 755 'partselect' 'p_32' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 756 [1/1] (0.00ns)   --->   "%p_33 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 756 'partselect' 'p_33' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 757 [1/1] (0.00ns)   --->   "%p_34 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_4_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 757 'partselect' 'p_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 758 [1/70] (2.43ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_5, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 758 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 759 [2/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 759 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 760 [3/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 760 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 761 [1/1] (2.43ns)   --->   "%gmem0_addr_5_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_5" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 761 'read' 'gmem0_addr_5_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i256 %gmem0_addr_5_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 762 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 763 [1/1] (0.00ns)   --->   "%p_35 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 763 'partselect' 'p_35' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 764 [1/1] (0.00ns)   --->   "%p_36 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 764 'partselect' 'p_36' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 765 [1/1] (0.00ns)   --->   "%p_37 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 765 'partselect' 'p_37' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 766 [1/1] (0.00ns)   --->   "%p_38 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 766 'partselect' 'p_38' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 767 [1/1] (0.00ns)   --->   "%p_39 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 767 'partselect' 'p_39' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 768 [1/1] (0.00ns)   --->   "%p_40 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 768 'partselect' 'p_40' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 769 [1/1] (0.00ns)   --->   "%p_41 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_5_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 769 'partselect' 'p_41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 770 [1/70] (2.43ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_6, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 770 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 771 [2/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 771 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 772 [1/1] (2.43ns)   --->   "%gmem0_addr_6_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_6" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 772 'read' 'gmem0_addr_6_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i256 %gmem0_addr_6_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 773 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 774 [1/1] (0.00ns)   --->   "%p_42 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 774 'partselect' 'p_42' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 775 [1/1] (0.00ns)   --->   "%p_43 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 775 'partselect' 'p_43' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 776 [1/1] (0.00ns)   --->   "%p_44 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 776 'partselect' 'p_44' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 777 [1/1] (0.00ns)   --->   "%p_45 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 777 'partselect' 'p_45' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 778 [1/1] (0.00ns)   --->   "%p_46 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 778 'partselect' 'p_46' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 779 [1/1] (0.00ns)   --->   "%p_47 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 779 'partselect' 'p_47' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 780 [1/1] (0.00ns)   --->   "%p_48 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_6_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 780 'partselect' 'p_48' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 781 [1/70] (2.43ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem0_addr_7, i32 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 781 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 857 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 857 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 782 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %trunc_ln70_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70]   --->   Operation 782 'write' 'write_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 783 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %trunc_ln79" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79]   --->   Operation 783 'write' 'write_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 784 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %trunc_ln88" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88]   --->   Operation 784 'write' 'write_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 785 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %trunc_ln97" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97]   --->   Operation 785 'write' 'write_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 786 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %trunc_ln106" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106]   --->   Operation 786 'write' 'write_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 787 [1/1] (0.00ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %trunc_ln115" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115]   --->   Operation 787 'write' 'write_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 788 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %trunc_ln124" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124]   --->   Operation 788 'write' 'write_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_79 : Operation 789 [1/1] (2.43ns)   --->   "%gmem0_addr_7_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem0_addr_7" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 789 'read' 'gmem0_addr_7_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i256 %gmem0_addr_7_read" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 790 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 791 [1/1] (0.00ns)   --->   "%p_49 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 791 'partselect' 'p_49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 792 [1/1] (0.00ns)   --->   "%p_50 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 792 'partselect' 'p_50' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 793 [1/1] (0.00ns)   --->   "%p_51 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 793 'partselect' 'p_51' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 794 [1/1] (0.00ns)   --->   "%p_52 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 794 'partselect' 'p_52' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 795 [1/1] (0.00ns)   --->   "%p_53 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 795 'partselect' 'p_53' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 796 [1/1] (0.00ns)   --->   "%p_54 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 796 'partselect' 'p_54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 797 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem0_addr_7_read, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 797 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 798 [1/1] (0.00ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %trunc_ln133" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133]   --->   Operation 798 'write' 'write_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 799 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_s" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:71]   --->   Operation 799 'write' 'write_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 800 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_7" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:80]   --->   Operation 800 'write' 'write_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 801 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_14" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:89]   --->   Operation 801 'write' 'write_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 802 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_21" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:98]   --->   Operation 802 'write' 'write_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 803 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_28" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:107]   --->   Operation 803 'write' 'write_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 804 [1/1] (0.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_35" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:116]   --->   Operation 804 'write' 'write_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 805 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_42" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:125]   --->   Operation 805 'write' 'write_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 806 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_49" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:134]   --->   Operation 806 'write' 'write_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 81 <SV = 80> <Delay = 0.00>
ST_81 : Operation 807 [1/1] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:72]   --->   Operation 807 'write' 'write_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 808 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_8" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:81]   --->   Operation 808 'write' 'write_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 809 [1/1] (0.00ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_15" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:90]   --->   Operation 809 'write' 'write_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 810 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_22" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:99]   --->   Operation 810 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 811 [1/1] (0.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_29" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:108]   --->   Operation 811 'write' 'write_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 812 [1/1] (0.00ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_36" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:117]   --->   Operation 812 'write' 'write_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 813 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_43" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:126]   --->   Operation 813 'write' 'write_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_81 : Operation 814 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_50" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:135]   --->   Operation 814 'write' 'write_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 82 <SV = 81> <Delay = 0.00>
ST_82 : Operation 815 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_2" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:73]   --->   Operation 815 'write' 'write_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 816 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_9" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:82]   --->   Operation 816 'write' 'write_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 817 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_16" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:91]   --->   Operation 817 'write' 'write_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 818 [1/1] (0.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_23" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:100]   --->   Operation 818 'write' 'write_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 819 [1/1] (0.00ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_30" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:109]   --->   Operation 819 'write' 'write_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 820 [1/1] (0.00ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_37" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:118]   --->   Operation 820 'write' 'write_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 821 [1/1] (0.00ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_44" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:127]   --->   Operation 821 'write' 'write_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_82 : Operation 822 [1/1] (0.00ns)   --->   "%write_ln136 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_51" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:136]   --->   Operation 822 'write' 'write_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 83 <SV = 82> <Delay = 0.00>
ST_83 : Operation 823 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_3" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:74]   --->   Operation 823 'write' 'write_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 824 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_10" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:83]   --->   Operation 824 'write' 'write_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 825 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_17" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:92]   --->   Operation 825 'write' 'write_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 826 [1/1] (0.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_24" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:101]   --->   Operation 826 'write' 'write_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 827 [1/1] (0.00ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_31" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:110]   --->   Operation 827 'write' 'write_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 828 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_38" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:119]   --->   Operation 828 'write' 'write_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 829 [1/1] (0.00ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_45" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:128]   --->   Operation 829 'write' 'write_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_83 : Operation 830 [1/1] (0.00ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_52" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:137]   --->   Operation 830 'write' 'write_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 831 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_4" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:75]   --->   Operation 831 'write' 'write_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 832 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_11" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:84]   --->   Operation 832 'write' 'write_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 833 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_18" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:93]   --->   Operation 833 'write' 'write_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 834 [1/1] (0.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_25" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:102]   --->   Operation 834 'write' 'write_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 835 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_32" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:111]   --->   Operation 835 'write' 'write_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 836 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_39" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:120]   --->   Operation 836 'write' 'write_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 837 [1/1] (0.00ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_46" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:129]   --->   Operation 837 'write' 'write_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_84 : Operation 838 [1/1] (0.00ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_53" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:138]   --->   Operation 838 'write' 'write_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 839 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_5" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:76]   --->   Operation 839 'write' 'write_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 840 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_12" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:85]   --->   Operation 840 'write' 'write_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 841 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_19" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:94]   --->   Operation 841 'write' 'write_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 842 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_26" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:103]   --->   Operation 842 'write' 'write_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 843 [1/1] (0.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_33" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:112]   --->   Operation 843 'write' 'write_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 844 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_40" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:121]   --->   Operation 844 'write' 'write_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 845 [1/1] (0.00ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_47" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:130]   --->   Operation 845 'write' 'write_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_85 : Operation 846 [1/1] (0.00ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_54" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:139]   --->   Operation 846 'write' 'write_ln139' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 847 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 847 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 848 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_0, i32 %p_6" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:77]   --->   Operation 848 'write' 'write_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 849 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_1, i32 %p_13" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:86]   --->   Operation 849 'write' 'write_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 850 [1/1] (0.00ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_2, i32 %p_20" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:95]   --->   Operation 850 'write' 'write_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 851 [1/1] (0.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_3, i32 %p_27" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:104]   --->   Operation 851 'write' 'write_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 852 [1/1] (0.00ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_4, i32 %p_34" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:113]   --->   Operation 852 'write' 'write_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 853 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_5, i32 %p_41" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:122]   --->   Operation 853 'write' 'write_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 854 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_6, i32 %p_48" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:131]   --->   Operation 854 'write' 'write_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 855 [1/1] (0.00ns)   --->   "%write_ln140 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_7, i32 %p_0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:140]   --->   Operation 855 'write' 'write_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_86 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68]   --->   Operation 856 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('j') [11]  (0 ns)
	'load' operation ('j', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on local variable 'j' [25]  (0 ns)
	'add' operation ('add_ln68', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68) [26]  (0.802 ns)
	'store' operation ('store_ln68', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68) of variable 'add_ln68', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:68 on local variable 'j' [227]  (0.493 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [61]  (0 ns)
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [62]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:70) [63]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:79) [84]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_2_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:88) [105]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_3_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:97) [126]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_4_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:106) [147]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_5_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:115) [168]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_6_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:124) [189]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_7_read', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133) on port 'gmem0' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_joint_aie.cpp:133) [210]  (2.43 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
