<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/University Program/Clock,Library/Basic Functions,Library/Interface Protocols/Transceiver PLL,Project,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols,Library/University Program,Library" />
 <window width="1100" height="800" x="374" y="23" />
 <generation synthesis="VHDL" path="nios" />
</preferences>
