!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ADC1	spl\inc\stm8s.h	2602;"	macro
ADC1_ALIGN_LEFT	spl\inc\stm8s_adc1.h	70;"	enumerator	enum:__anon16
ADC1_ALIGN_RIGHT	spl\inc\stm8s_adc1.h	71;"	enumerator	enum:__anon16
ADC1_AWCRH_RESET_VALUE	spl\inc\stm8s.h	348;"	macro
ADC1_AWCRL_RESET_VALUE	spl\inc\stm8s.h	349;"	macro
ADC1_AWDChannelConfig	spl\inc\stm8s_adc1.h	320;"	prototype	signature:(ADC1_Channel_TypeDef Channel, FunctionalState NewState)
ADC1_AWDChannelConfig	spl\src\stm8s_adc1.c	405;"	function	signature:(ADC1_Channel_TypeDef Channel, FunctionalState NewState)
ADC1_Align_TypeDef	spl\inc\stm8s_adc1.h	72;"	typedef	typeref:enum:__anon16
ADC1_BaseAddress	spl\inc\stm8s.h	2585;"	macro
ADC1_CHANNEL_0	spl\inc\stm8s_adc1.h	157;"	enumerator	enum:__anon21
ADC1_CHANNEL_1	spl\inc\stm8s_adc1.h	158;"	enumerator	enum:__anon21
ADC1_CHANNEL_12	spl\inc\stm8s_adc1.h	167;"	enumerator	enum:__anon21
ADC1_CHANNEL_2	spl\inc\stm8s_adc1.h	159;"	enumerator	enum:__anon21
ADC1_CHANNEL_3	spl\inc\stm8s_adc1.h	160;"	enumerator	enum:__anon21
ADC1_CHANNEL_4	spl\inc\stm8s_adc1.h	161;"	enumerator	enum:__anon21
ADC1_CHANNEL_5	spl\inc\stm8s_adc1.h	162;"	enumerator	enum:__anon21
ADC1_CHANNEL_6	spl\inc\stm8s_adc1.h	163;"	enumerator	enum:__anon21
ADC1_CHANNEL_7	spl\inc\stm8s_adc1.h	164;"	enumerator	enum:__anon21
ADC1_CHANNEL_8	spl\inc\stm8s_adc1.h	165;"	enumerator	enum:__anon21
ADC1_CHANNEL_9	spl\inc\stm8s_adc1.h	166;"	enumerator	enum:__anon21
ADC1_CONVERSIONMODE_CONTINUOUS	spl\inc\stm8s_adc1.h	148;"	enumerator	enum:__anon20
ADC1_CONVERSIONMODE_SINGLE	spl\inc\stm8s_adc1.h	147;"	enumerator	enum:__anon20
ADC1_CR1_ADON	spl\inc\stm8s.h	365;"	macro
ADC1_CR1_CONT	spl\inc\stm8s.h	364;"	macro
ADC1_CR1_RESET_VALUE	spl\inc\stm8s.h	339;"	macro
ADC1_CR1_SPSEL	spl\inc\stm8s.h	363;"	macro
ADC1_CR2_ALIGN	spl\inc\stm8s.h	369;"	macro
ADC1_CR2_EXTSEL	spl\inc\stm8s.h	368;"	macro
ADC1_CR2_EXTTRIG	spl\inc\stm8s.h	367;"	macro
ADC1_CR2_RESET_VALUE	spl\inc\stm8s.h	340;"	macro
ADC1_CR2_SCAN	spl\inc\stm8s.h	370;"	macro
ADC1_CR3_DBUF	spl\inc\stm8s.h	372;"	macro
ADC1_CR3_OVR	spl\inc\stm8s.h	373;"	macro
ADC1_CR3_RESET_VALUE	spl\inc\stm8s.h	341;"	macro
ADC1_CSR_AWD	spl\inc\stm8s.h	358;"	macro
ADC1_CSR_AWDIE	spl\inc\stm8s.h	360;"	macro
ADC1_CSR_CH	spl\inc\stm8s.h	361;"	macro
ADC1_CSR_EOC	spl\inc\stm8s.h	357;"	macro
ADC1_CSR_EOCIE	spl\inc\stm8s.h	359;"	macro
ADC1_CSR_RESET_VALUE	spl\inc\stm8s.h	338;"	macro
ADC1_Channel_TypeDef	spl\inc\stm8s_adc1.h	169;"	typedef	typeref:enum:__anon21
ADC1_ClearFlag	spl\inc\stm8s_adc1.h	328;"	prototype	signature:(ADC1_Flag_TypeDef Flag)
ADC1_ClearFlag	spl\src\stm8s_adc1.c	567;"	function	signature:(ADC1_Flag_TypeDef Flag)
ADC1_ClearITPendingBit	spl\inc\stm8s_adc1.h	330;"	prototype	signature:(ADC1_IT_TypeDef ITPendingBit)
ADC1_ClearITPendingBit	spl\src\stm8s_adc1.c	662;"	function	signature:(ADC1_IT_TypeDef ITPendingBit)
ADC1_Cmd	spl\inc\stm8s_adc1.h	309;"	prototype	signature:(FunctionalState NewState)
ADC1_Cmd	spl\src\stm8s_adc1.c	126;"	function	signature:(FunctionalState NewState)
ADC1_ConvMode_TypeDef	spl\inc\stm8s_adc1.h	149;"	typedef	typeref:enum:__anon20
ADC1_ConversionConfig	spl\inc\stm8s_adc1.h	316;"	prototype	signature:(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_Align_TypeDef ADC1_Align)
ADC1_ConversionConfig	spl\src\stm8s_adc1.c	286;"	function	signature:(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_Align_TypeDef ADC1_Align)
ADC1_DataBufferCmd	spl\inc\stm8s_adc1.h	311;"	prototype	signature:(FunctionalState NewState)
ADC1_DataBufferCmd	spl\src\stm8s_adc1.c	166;"	function	signature:(FunctionalState NewState)
ADC1_DeInit	spl\inc\stm8s_adc1.h	301;"	prototype	signature:(void)
ADC1_DeInit	spl\src\stm8s_adc1.c	52;"	function	signature:(void)
ADC1_EXTTRIG_GPIO	spl\inc\stm8s_adc1.h	62;"	enumerator	enum:__anon15
ADC1_EXTTRIG_TIM	spl\inc\stm8s_adc1.h	61;"	enumerator	enum:__anon15
ADC1_ExtTrig_TypeDef	spl\inc\stm8s_adc1.h	63;"	typedef	typeref:enum:__anon15
ADC1_ExternalTriggerConfig	spl\inc\stm8s_adc1.h	319;"	prototype	signature:(ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState NewState)
ADC1_ExternalTriggerConfig	spl\src\stm8s_adc1.c	325;"	function	signature:(ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState NewState)
ADC1_FLAG_AWD	spl\inc\stm8s_adc1.h	104;"	enumerator	enum:__anon18
ADC1_FLAG_AWS0	spl\inc\stm8s_adc1.h	105;"	enumerator	enum:__anon18
ADC1_FLAG_AWS1	spl\inc\stm8s_adc1.h	106;"	enumerator	enum:__anon18
ADC1_FLAG_AWS12	spl\inc\stm8s_adc1.h	115;"	enumerator	enum:__anon18
ADC1_FLAG_AWS2	spl\inc\stm8s_adc1.h	107;"	enumerator	enum:__anon18
ADC1_FLAG_AWS3	spl\inc\stm8s_adc1.h	108;"	enumerator	enum:__anon18
ADC1_FLAG_AWS4	spl\inc\stm8s_adc1.h	109;"	enumerator	enum:__anon18
ADC1_FLAG_AWS5	spl\inc\stm8s_adc1.h	110;"	enumerator	enum:__anon18
ADC1_FLAG_AWS6	spl\inc\stm8s_adc1.h	111;"	enumerator	enum:__anon18
ADC1_FLAG_AWS7	spl\inc\stm8s_adc1.h	112;"	enumerator	enum:__anon18
ADC1_FLAG_AWS8	spl\inc\stm8s_adc1.h	113;"	enumerator	enum:__anon18
ADC1_FLAG_AWS9	spl\inc\stm8s_adc1.h	114;"	enumerator	enum:__anon18
ADC1_FLAG_EOC	spl\inc\stm8s_adc1.h	117;"	enumerator	enum:__anon18
ADC1_FLAG_OVR	spl\inc\stm8s_adc1.h	103;"	enumerator	enum:__anon18
ADC1_Flag_TypeDef	spl\inc\stm8s_adc1.h	118;"	typedef	typeref:enum:__anon18
ADC1_GetAWDChannelStatus	spl\inc\stm8s_adc1.h	326;"	prototype	signature:(ADC1_Channel_TypeDef Channel)
ADC1_GetAWDChannelStatus	spl\src\stm8s_adc1.c	502;"	function	signature:(ADC1_Channel_TypeDef Channel)
ADC1_GetBufferValue	spl\inc\stm8s_adc1.h	325;"	prototype	signature:(uint8_t Buffer)
ADC1_GetBufferValue	spl\src\stm8s_adc1.c	466;"	function	signature:(uint8_t Buffer)
ADC1_GetConversionValue	spl\inc\stm8s_adc1.h	322;"	prototype	signature:(void)
ADC1_GetConversionValue	spl\src\stm8s_adc1.c	370;"	function	signature:(void)
ADC1_GetFlagStatus	spl\inc\stm8s_adc1.h	327;"	prototype	signature:(ADC1_Flag_TypeDef Flag)
ADC1_GetFlagStatus	spl\src\stm8s_adc1.c	527;"	function	signature:(ADC1_Flag_TypeDef Flag)
ADC1_GetITStatus	spl\inc\stm8s_adc1.h	329;"	prototype	signature:(ADC1_IT_TypeDef ITPendingBit)
ADC1_GetITStatus	spl\src\stm8s_adc1.c	616;"	function	signature:(ADC1_IT_TypeDef ITPendingBit)
ADC1_HTRH_RESET_VALUE	spl\inc\stm8s.h	345;"	macro
ADC1_HTRL_RESET_VALUE	spl\inc\stm8s.h	344;"	macro
ADC1_IRQHandler	stm8s_it.h	109;"	prototype	signature:(void)
ADC1_ITConfig	spl\inc\stm8s_adc1.h	312;"	prototype	signature:(ADC1_IT_TypeDef ADC1_IT, FunctionalState NewState)
ADC1_ITConfig	spl\src\stm8s_adc1.c	190;"	function	signature:(ADC1_IT_TypeDef ADC1_IT, FunctionalState NewState)
ADC1_IT_AWD	spl\inc\stm8s_adc1.h	81;"	enumerator	enum:__anon17
ADC1_IT_AWDIE	spl\inc\stm8s_adc1.h	79;"	enumerator	enum:__anon17
ADC1_IT_AWS0	spl\inc\stm8s_adc1.h	82;"	enumerator	enum:__anon17
ADC1_IT_AWS1	spl\inc\stm8s_adc1.h	83;"	enumerator	enum:__anon17
ADC1_IT_AWS12	spl\inc\stm8s_adc1.h	92;"	enumerator	enum:__anon17
ADC1_IT_AWS2	spl\inc\stm8s_adc1.h	84;"	enumerator	enum:__anon17
ADC1_IT_AWS3	spl\inc\stm8s_adc1.h	85;"	enumerator	enum:__anon17
ADC1_IT_AWS4	spl\inc\stm8s_adc1.h	86;"	enumerator	enum:__anon17
ADC1_IT_AWS5	spl\inc\stm8s_adc1.h	87;"	enumerator	enum:__anon17
ADC1_IT_AWS6	spl\inc\stm8s_adc1.h	88;"	enumerator	enum:__anon17
ADC1_IT_AWS7	spl\inc\stm8s_adc1.h	89;"	enumerator	enum:__anon17
ADC1_IT_AWS8	spl\inc\stm8s_adc1.h	90;"	enumerator	enum:__anon17
ADC1_IT_AWS9	spl\inc\stm8s_adc1.h	91;"	enumerator	enum:__anon17
ADC1_IT_EOC	spl\inc\stm8s_adc1.h	94;"	enumerator	enum:__anon17
ADC1_IT_EOCIE	spl\inc\stm8s_adc1.h	80;"	enumerator	enum:__anon17
ADC1_IT_TypeDef	spl\inc\stm8s_adc1.h	96;"	typedef	typeref:enum:__anon17
ADC1_Init	spl\inc\stm8s_adc1.h	302;"	prototype	signature:(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_PresSel_TypeDef ADC1_PrescalerSelection, ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState ADC1_ExtTriggerState, ADC1_Align_TypeDef ADC1_Align, ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState ADC1_SchmittTriggerState)
ADC1_Init	spl\src\stm8s_adc1.c	88;"	function	signature:(ADC1_ConvMode_TypeDef ADC1_ConversionMode, ADC1_Channel_TypeDef ADC1_Channel, ADC1_PresSel_TypeDef ADC1_PrescalerSelection, ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState ADC1_ExtTriggerState, ADC1_Align_TypeDef ADC1_Align, ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState ADC1_SchmittTriggerState)
ADC1_LTRH_RESET_VALUE	spl\inc\stm8s.h	346;"	macro
ADC1_LTRL_RESET_VALUE	spl\inc\stm8s.h	347;"	macro
ADC1_PRESSEL_FCPU_D10	spl\inc\stm8s_adc1.h	51;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D12	spl\inc\stm8s_adc1.h	52;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D18	spl\inc\stm8s_adc1.h	53;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D2	spl\inc\stm8s_adc1.h	46;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D3	spl\inc\stm8s_adc1.h	47;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D4	spl\inc\stm8s_adc1.h	48;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D6	spl\inc\stm8s_adc1.h	49;"	enumerator	enum:__anon14
ADC1_PRESSEL_FCPU_D8	spl\inc\stm8s_adc1.h	50;"	enumerator	enum:__anon14
ADC1_PresSel_TypeDef	spl\inc\stm8s_adc1.h	54;"	typedef	typeref:enum:__anon14
ADC1_PrescalerConfig	spl\inc\stm8s_adc1.h	313;"	prototype	signature:(ADC1_PresSel_TypeDef ADC1_Prescaler)
ADC1_PrescalerConfig	spl\src\stm8s_adc1.c	214;"	function	signature:(ADC1_PresSel_TypeDef ADC1_Prescaler)
ADC1_SCHMITTTRIG_ALL	spl\inc\stm8s_adc1.h	138;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL0	spl\inc\stm8s_adc1.h	126;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL1	spl\inc\stm8s_adc1.h	127;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL12	spl\inc\stm8s_adc1.h	136;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL2	spl\inc\stm8s_adc1.h	128;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL3	spl\inc\stm8s_adc1.h	129;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL4	spl\inc\stm8s_adc1.h	130;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL5	spl\inc\stm8s_adc1.h	131;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL6	spl\inc\stm8s_adc1.h	132;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL7	spl\inc\stm8s_adc1.h	133;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL8	spl\inc\stm8s_adc1.h	134;"	enumerator	enum:__anon19
ADC1_SCHMITTTRIG_CHANNEL9	spl\inc\stm8s_adc1.h	135;"	enumerator	enum:__anon19
ADC1_ScanModeCmd	spl\inc\stm8s_adc1.h	310;"	prototype	signature:(FunctionalState NewState)
ADC1_ScanModeCmd	spl\src\stm8s_adc1.c	146;"	function	signature:(FunctionalState NewState)
ADC1_SchmittTrigg_TypeDef	spl\inc\stm8s_adc1.h	139;"	typedef	typeref:enum:__anon19
ADC1_SchmittTriggerConfig	spl\inc\stm8s_adc1.h	314;"	prototype	signature:(ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState NewState)
ADC1_SchmittTriggerConfig	spl\src\stm8s_adc1.c	233;"	function	signature:(ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel, FunctionalState NewState)
ADC1_SetHighThreshold	spl\inc\stm8s_adc1.h	323;"	prototype	signature:(uint16_t Threshold)
ADC1_SetHighThreshold	spl\src\stm8s_adc1.c	441;"	function	signature:(uint16_t Threshold)
ADC1_SetLowThreshold	spl\inc\stm8s_adc1.h	324;"	prototype	signature:(uint16_t Threshold)
ADC1_SetLowThreshold	spl\src\stm8s_adc1.c	453;"	function	signature:(uint16_t Threshold)
ADC1_StartConversion	spl\inc\stm8s_adc1.h	321;"	prototype	signature:(void)
ADC1_StartConversion	spl\src\stm8s_adc1.c	358;"	function	signature:(void)
ADC1_TDRH_RESET_VALUE	spl\inc\stm8s.h	343;"	macro
ADC1_TDRL_RESET_VALUE	spl\inc\stm8s.h	342;"	macro
ADC1_TypeDef	spl\inc\stm8s.h	333;"	typedef	typeref:struct:ADC1_struct
ADC1_struct	spl\inc\stm8s.h	293;"	struct
ADC2	spl\inc\stm8s.h	2607;"	macro
ADC2_BaseAddress	spl\inc\stm8s.h	2586;"	macro
ADC2_CR1_ADON	spl\inc\stm8s.h	419;"	macro
ADC2_CR1_CONT	spl\inc\stm8s.h	418;"	macro
ADC2_CR1_RESET_VALUE	spl\inc\stm8s.h	402;"	macro
ADC2_CR1_SPSEL	spl\inc\stm8s.h	417;"	macro
ADC2_CR2_ALIGN	spl\inc\stm8s.h	423;"	macro
ADC2_CR2_EXTSEL	spl\inc\stm8s.h	422;"	macro
ADC2_CR2_EXTTRIG	spl\inc\stm8s.h	421;"	macro
ADC2_CR2_RESET_VALUE	spl\inc\stm8s.h	403;"	macro
ADC2_CSR_CH	spl\inc\stm8s.h	415;"	macro
ADC2_CSR_EOC	spl\inc\stm8s.h	413;"	macro
ADC2_CSR_EOCIE	spl\inc\stm8s.h	414;"	macro
ADC2_CSR_RESET_VALUE	spl\inc\stm8s.h	401;"	macro
ADC2_IRQHandler	stm8s_it.h	107;"	prototype	signature:(void)
ADC2_TDRH_RESET_VALUE	spl\inc\stm8s.h	405;"	macro
ADC2_TDRL_RESET_VALUE	spl\inc\stm8s.h	404;"	macro
ADC2_TypeDef	spl\inc\stm8s.h	396;"	typedef	typeref:struct:ADC2_struct
ADC2_struct	spl\inc\stm8s.h	385;"	struct
APR	spl\inc\stm8s.h	438;"	member	struct:AWU_struct
APR_Array	spl\src\stm8s_awu.c	49;"	variable
AREA	spl\inc\stm8s.h	2818;"	macro
ARR	spl\inc\stm8s.h	1065;"	member	struct:TIM4_struct
ARR	spl\inc\stm8s.h	1265;"	member	struct:TIM6_struct
ARRH	spl\inc\stm8s.h	1133;"	member	struct:TIM5_struct
ARRH	spl\inc\stm8s.h	627;"	member	struct:TIM1_struct
ARRH	spl\inc\stm8s.h	838;"	member	struct:TIM2_struct
ARRH	spl\inc\stm8s.h	960;"	member	struct:TIM3_struct
ARRL	spl\inc\stm8s.h	1134;"	member	struct:TIM5_struct
ARRL	spl\inc\stm8s.h	628;"	member	struct:TIM1_struct
ARRL	spl\inc\stm8s.h	839;"	member	struct:TIM2_struct
ARRL	spl\inc\stm8s.h	961;"	member	struct:TIM3_struct
AWCRH	spl\inc\stm8s.h	330;"	member	struct:ADC1_struct
AWCRL	spl\inc\stm8s.h	331;"	member	struct:ADC1_struct
AWSRH	spl\inc\stm8s.h	328;"	member	struct:ADC1_struct
AWSRL	spl\inc\stm8s.h	329;"	member	struct:ADC1_struct
AWU	spl\inc\stm8s.h	2610;"	macro
AWU_APR_APR	spl\inc\stm8s.h	462;"	macro
AWU_APR_RESET_VALUE	spl\inc\stm8s.h	447;"	macro
AWU_BaseAddress	spl\inc\stm8s.h	2571;"	macro
AWU_CSR_AWUEN	spl\inc\stm8s.h	459;"	macro
AWU_CSR_AWUF	spl\inc\stm8s.h	458;"	macro
AWU_CSR_MSR	spl\inc\stm8s.h	460;"	macro
AWU_CSR_RESET_VALUE	spl\inc\stm8s.h	446;"	macro
AWU_Cmd	spl\inc\stm8s_awu.h	135;"	prototype	signature:(FunctionalState NewState)
AWU_Cmd	spl\src\stm8s_awu.c	112;"	function	signature:(FunctionalState NewState)
AWU_DeInit	spl\inc\stm8s_awu.h	133;"	prototype	signature:(void)
AWU_DeInit	spl\src\stm8s_awu.c	73;"	function	signature:(void)
AWU_GetFlagStatus	spl\inc\stm8s_awu.h	138;"	prototype	signature:(void)
AWU_GetFlagStatus	spl\src\stm8s_awu.c	183;"	function	signature:(void)
AWU_IRQHandler	stm8s_it.h	48;"	prototype	signature:(void)
AWU_IdleModeEnable	spl\inc\stm8s_awu.h	137;"	prototype	signature:(void)
AWU_IdleModeEnable	spl\src\stm8s_awu.c	168;"	function	signature:(void)
AWU_Init	spl\inc\stm8s_awu.h	134;"	prototype	signature:(AWU_Timebase_TypeDef AWU_TimeBase)
AWU_Init	spl\src\stm8s_awu.c	88;"	function	signature:(AWU_Timebase_TypeDef AWU_TimeBase)
AWU_LSICalibrationConfig	spl\inc\stm8s_awu.h	136;"	prototype	signature:(uint32_t LSIFreqHz)
AWU_LSICalibrationConfig	spl\src\stm8s_awu.c	139;"	function	signature:(uint32_t LSIFreqHz)
AWU_TBR_AWUTB	spl\inc\stm8s.h	464;"	macro
AWU_TBR_RESET_VALUE	spl\inc\stm8s.h	448;"	macro
AWU_TIMEBASE_128MS	spl\inc\stm8s_awu.h	57;"	enumerator	enum:__anon22
AWU_TIMEBASE_12S	spl\inc\stm8s_awu.h	62;"	enumerator	enum:__anon22
AWU_TIMEBASE_16MS	spl\inc\stm8s_awu.h	54;"	enumerator	enum:__anon22
AWU_TIMEBASE_1MS	spl\inc\stm8s_awu.h	50;"	enumerator	enum:__anon22
AWU_TIMEBASE_1S	spl\inc\stm8s_awu.h	60;"	enumerator	enum:__anon22
AWU_TIMEBASE_250US	spl\inc\stm8s_awu.h	48;"	enumerator	enum:__anon22
AWU_TIMEBASE_256MS	spl\inc\stm8s_awu.h	58;"	enumerator	enum:__anon22
AWU_TIMEBASE_2MS	spl\inc\stm8s_awu.h	51;"	enumerator	enum:__anon22
AWU_TIMEBASE_2S	spl\inc\stm8s_awu.h	61;"	enumerator	enum:__anon22
AWU_TIMEBASE_30S	spl\inc\stm8s_awu.h	63;"	enumerator	enum:__anon22
AWU_TIMEBASE_32MS	spl\inc\stm8s_awu.h	55;"	enumerator	enum:__anon22
AWU_TIMEBASE_4MS	spl\inc\stm8s_awu.h	52;"	enumerator	enum:__anon22
AWU_TIMEBASE_500US	spl\inc\stm8s_awu.h	49;"	enumerator	enum:__anon22
AWU_TIMEBASE_512MS	spl\inc\stm8s_awu.h	59;"	enumerator	enum:__anon22
AWU_TIMEBASE_64MS	spl\inc\stm8s_awu.h	56;"	enumerator	enum:__anon22
AWU_TIMEBASE_8MS	spl\inc\stm8s_awu.h	53;"	enumerator	enum:__anon22
AWU_TIMEBASE_NO_IT	spl\inc\stm8s_awu.h	47;"	enumerator	enum:__anon22
AWU_Timebase_TypeDef	spl\inc\stm8s_awu.h	64;"	typedef	typeref:enum:__anon22
AWU_TypeDef	spl\inc\stm8s.h	441;"	typedef	typeref:struct:AWU_struct
AWU_struct	spl\inc\stm8s.h	435;"	struct
AffBit	spl\inc\stm8s.h	2792;"	macro
BEEP	spl\inc\stm8s.h	2612;"	macro
BEEP_BaseAddress	spl\inc\stm8s.h	2572;"	macro
BEEP_CALIBRATION_DEFAULT	spl\inc\stm8s_beep.h	61;"	macro
BEEP_CSR_BEEPDIV	spl\inc\stm8s.h	494;"	macro
BEEP_CSR_BEEPEN	spl\inc\stm8s.h	493;"	macro
BEEP_CSR_BEEPSEL	spl\inc\stm8s.h	492;"	macro
BEEP_CSR_RESET_VALUE	spl\inc\stm8s.h	484;"	macro
BEEP_Cmd	spl\inc\stm8s_beep.h	108;"	prototype	signature:(FunctionalState NewState)
BEEP_Cmd	spl\src\stm8s_beep.c	91;"	function	signature:(FunctionalState NewState)
BEEP_DeInit	spl\inc\stm8s_beep.h	106;"	prototype	signature:(void)
BEEP_DeInit	spl\src\stm8s_beep.c	54;"	function	signature:(void)
BEEP_FREQUENCY_1KHZ	spl\inc\stm8s_beep.h	46;"	enumerator	enum:__anon23
BEEP_FREQUENCY_2KHZ	spl\inc\stm8s_beep.h	47;"	enumerator	enum:__anon23
BEEP_FREQUENCY_4KHZ	spl\inc\stm8s_beep.h	48;"	enumerator	enum:__anon23
BEEP_Frequency_TypeDef	spl\inc\stm8s_beep.h	49;"	typedef	typeref:enum:__anon23
BEEP_Init	spl\inc\stm8s_beep.h	107;"	prototype	signature:(BEEP_Frequency_TypeDef BEEP_Frequency)
BEEP_Init	spl\src\stm8s_beep.c	67;"	function	signature:(BEEP_Frequency_TypeDef BEEP_Frequency)
BEEP_LSICalibrationConfig	spl\inc\stm8s_beep.h	109;"	prototype	signature:(uint32_t LSIFreqHz)
BEEP_LSICalibrationConfig	spl\src\stm8s_beep.c	118;"	function	signature:(uint32_t LSIFreqHz)
BEEP_TypeDef	spl\inc\stm8s.h	479;"	typedef	typeref:struct:BEEP_struct
BEEP_struct	spl\inc\stm8s.h	475;"	struct
BIT_MASK	spl\src\stm8s_wwdg.c	35;"	macro	file:
BKR	spl\inc\stm8s.h	638;"	member	struct:TIM1_struct
BRR1	spl\inc\stm8s.h	1766;"	member	struct:UART1_struct
BRR1	spl\inc\stm8s.h	1864;"	member	struct:UART2_struct
BRR1	spl\inc\stm8s.h	1971;"	member	struct:UART3_struct
BRR1	spl\inc\stm8s.h	2063;"	member	struct:UART4_struct
BRR2	spl\inc\stm8s.h	1767;"	member	struct:UART1_struct
BRR2	spl\inc\stm8s.h	1865;"	member	struct:UART2_struct
BRR2	spl\inc\stm8s.h	1972;"	member	struct:UART3_struct
BRR2	spl\inc\stm8s.h	2064;"	member	struct:UART4_struct
BTR1	spl\inc\stm8s.h	2292;"	member	struct:__anon5::__anon6::__anon12
BTR2	spl\inc\stm8s.h	2293;"	member	struct:__anon5::__anon6::__anon12
BYTE_0	spl\inc\stm8s.h	2799;"	macro
BYTE_1	spl\inc\stm8s.h	2800;"	macro
BYTE_2	spl\inc\stm8s.h	2801;"	macro
BYTE_3	spl\inc\stm8s.h	2802;"	macro
BitAction	spl\inc\stm8s.h	232;"	typedef	typeref:enum:__anon2
BitClr	spl\inc\stm8s.h	2820;"	macro
BitSet	spl\inc\stm8s.h	2821;"	macro
BitStatus	spl\inc\stm8s.h	232;"	typedef	typeref:enum:__anon2
BitVal	spl\inc\stm8s.h	2822;"	macro
CAN	spl\inc\stm8s.h	2615;"	macro
CAN_BTR1_RESET_VALUE	spl\inc\stm8s.h	2499;"	macro
CAN_BTR2_RESET_VALUE	spl\inc\stm8s.h	2500;"	macro
CAN_BaseAddress	spl\inc\stm8s.h	2587;"	macro
CAN_DGR_LBKM	spl\inc\stm8s.h	2378;"	macro
CAN_DGR_RESET_VALUE	spl\inc\stm8s.h	2492;"	macro
CAN_DGR_RX	spl\inc\stm8s.h	2381;"	macro
CAN_DGR_SAMP	spl\inc\stm8s.h	2380;"	macro
CAN_DGR_SLIM	spl\inc\stm8s.h	2379;"	macro
CAN_DGR_TXM2E	spl\inc\stm8s.h	2382;"	macro
CAN_EIER_BOFIE	spl\inc\stm8s.h	2419;"	macro
CAN_EIER_EPVIE	spl\inc\stm8s.h	2418;"	macro
CAN_EIER_ERRIE	spl\inc\stm8s.h	2421;"	macro
CAN_EIER_EWGIE	spl\inc\stm8s.h	2417;"	macro
CAN_EIER_LECIE	spl\inc\stm8s.h	2420;"	macro
CAN_EIER_RESET_VALUE	spl\inc\stm8s.h	2496;"	macro
CAN_ESR_BOFF	spl\inc\stm8s.h	2410;"	macro
CAN_ESR_EPVF	spl\inc\stm8s.h	2409;"	macro
CAN_ESR_EWGF	spl\inc\stm8s.h	2408;"	macro
CAN_ESR_LEC	spl\inc\stm8s.h	2414;"	macro
CAN_ESR_LEC0	spl\inc\stm8s.h	2411;"	macro
CAN_ESR_LEC1	spl\inc\stm8s.h	2412;"	macro
CAN_ESR_LEC2	spl\inc\stm8s.h	2413;"	macro
CAN_ESR_RESET_VALUE	spl\inc\stm8s.h	2495;"	macro
CAN_FCR1_FACT0	spl\inc\stm8s.h	2459;"	macro
CAN_FCR1_FACT1	spl\inc\stm8s.h	2460;"	macro
CAN_FCR1_FSC00	spl\inc\stm8s.h	2466;"	macro
CAN_FCR1_FSC01	spl\inc\stm8s.h	2467;"	macro
CAN_FCR1_FSC10	spl\inc\stm8s.h	2468;"	macro
CAN_FCR1_FSC11	spl\inc\stm8s.h	2469;"	macro
CAN_FCR2_FACT2	spl\inc\stm8s.h	2461;"	macro
CAN_FCR2_FACT3	spl\inc\stm8s.h	2462;"	macro
CAN_FCR2_FSC20	spl\inc\stm8s.h	2470;"	macro
CAN_FCR2_FSC21	spl\inc\stm8s.h	2471;"	macro
CAN_FCR2_FSC30	spl\inc\stm8s.h	2472;"	macro
CAN_FCR2_FSC31	spl\inc\stm8s.h	2473;"	macro
CAN_FCR3_FACT4	spl\inc\stm8s.h	2463;"	macro
CAN_FCR3_FACT5	spl\inc\stm8s.h	2464;"	macro
CAN_FCR3_FSC40	spl\inc\stm8s.h	2474;"	macro
CAN_FCR3_FSC41	spl\inc\stm8s.h	2475;"	macro
CAN_FCR3_FSC50	spl\inc\stm8s.h	2476;"	macro
CAN_FCR3_FSC51	spl\inc\stm8s.h	2477;"	macro
CAN_FCR_RESET_VALUE	spl\inc\stm8s.h	2503;"	macro
CAN_FMR1_FMH0	spl\inc\stm8s.h	2445;"	macro
CAN_FMR1_FMH1	spl\inc\stm8s.h	2447;"	macro
CAN_FMR1_FMH2	spl\inc\stm8s.h	2449;"	macro
CAN_FMR1_FMH3	spl\inc\stm8s.h	2451;"	macro
CAN_FMR1_FML0	spl\inc\stm8s.h	2444;"	macro
CAN_FMR1_FML1	spl\inc\stm8s.h	2446;"	macro
CAN_FMR1_FML2	spl\inc\stm8s.h	2448;"	macro
CAN_FMR1_FML3	spl\inc\stm8s.h	2450;"	macro
CAN_FMR1_RESET_VALUE	spl\inc\stm8s.h	2501;"	macro
CAN_FMR2_FMH4	spl\inc\stm8s.h	2454;"	macro
CAN_FMR2_FMH5	spl\inc\stm8s.h	2456;"	macro
CAN_FMR2_FML4	spl\inc\stm8s.h	2453;"	macro
CAN_FMR2_FML5	spl\inc\stm8s.h	2455;"	macro
CAN_FMR2_RESET_VALUE	spl\inc\stm8s.h	2502;"	macro
CAN_IER_FFIE	spl\inc\stm8s.h	2372;"	macro
CAN_IER_FMPIE	spl\inc\stm8s.h	2371;"	macro
CAN_IER_FOVIE	spl\inc\stm8s.h	2373;"	macro
CAN_IER_RESET_VALUE	spl\inc\stm8s.h	2491;"	macro
CAN_IER_TMEIE	spl\inc\stm8s.h	2370;"	macro
CAN_IER_WKUIE	spl\inc\stm8s.h	2374;"	macro
CAN_MCR_ABOM	spl\inc\stm8s.h	2336;"	macro
CAN_MCR_AWUM	spl\inc\stm8s.h	2335;"	macro
CAN_MCR_INRQ	spl\inc\stm8s.h	2330;"	macro
CAN_MCR_NART	spl\inc\stm8s.h	2334;"	macro
CAN_MCR_RESET_VALUE	spl\inc\stm8s.h	2486;"	macro
CAN_MCR_RFLM	spl\inc\stm8s.h	2333;"	macro
CAN_MCR_SLEEP	spl\inc\stm8s.h	2331;"	macro
CAN_MCR_TTCM	spl\inc\stm8s.h	2337;"	macro
CAN_MCR_TXFP	spl\inc\stm8s.h	2332;"	macro
CAN_MCSR_ABRQ	spl\inc\stm8s.h	2392;"	macro
CAN_MCSR_ALST	spl\inc\stm8s.h	2395;"	macro
CAN_MCSR_RESET_VALUE	spl\inc\stm8s.h	2507;"	macro
CAN_MCSR_RQCP	spl\inc\stm8s.h	2393;"	macro
CAN_MCSR_TERR	spl\inc\stm8s.h	2396;"	macro
CAN_MCSR_TXOK	spl\inc\stm8s.h	2394;"	macro
CAN_MCSR_TXRQ	spl\inc\stm8s.h	2391;"	macro
CAN_MDLCR_DLC	spl\inc\stm8s.h	2398;"	macro
CAN_MDLCR_TGT	spl\inc\stm8s.h	2399;"	macro
CAN_MDLC_RESET_VALUE	spl\inc\stm8s.h	2506;"	macro
CAN_MFMI_RESET_VALUE	spl\inc\stm8s.h	2505;"	macro
CAN_MIDR1_IDE	spl\inc\stm8s.h	2402;"	macro
CAN_MIDR1_RTR	spl\inc\stm8s.h	2401;"	macro
CAN_MSR_ERRI	spl\inc\stm8s.h	2342;"	macro
CAN_MSR_INAK	spl\inc\stm8s.h	2340;"	macro
CAN_MSR_RESET_VALUE	spl\inc\stm8s.h	2487;"	macro
CAN_MSR_RX	spl\inc\stm8s.h	2345;"	macro
CAN_MSR_SLAK	spl\inc\stm8s.h	2341;"	macro
CAN_MSR_TX	spl\inc\stm8s.h	2344;"	macro
CAN_MSR_WKUI	spl\inc\stm8s.h	2343;"	macro
CAN_PSR_PS0	spl\inc\stm8s.h	2386;"	macro
CAN_PSR_PS1	spl\inc\stm8s.h	2387;"	macro
CAN_PSR_PS2	spl\inc\stm8s.h	2388;"	macro
CAN_PSR_RESET_VALUE	spl\inc\stm8s.h	2493;"	macro
CAN_RECR_REC0	spl\inc\stm8s.h	2434;"	macro
CAN_RECR_REC1	spl\inc\stm8s.h	2435;"	macro
CAN_RECR_REC2	spl\inc\stm8s.h	2436;"	macro
CAN_RECR_REC3	spl\inc\stm8s.h	2437;"	macro
CAN_RECR_REC4	spl\inc\stm8s.h	2438;"	macro
CAN_RECR_REC5	spl\inc\stm8s.h	2439;"	macro
CAN_RECR_REC6	spl\inc\stm8s.h	2440;"	macro
CAN_RECR_REC7	spl\inc\stm8s.h	2441;"	macro
CAN_RECR_RESET_VALUE	spl\inc\stm8s.h	2498;"	macro
CAN_RFR_FMP01	spl\inc\stm8s.h	2364;"	macro
CAN_RFR_FOVR	spl\inc\stm8s.h	2366;"	macro
CAN_RFR_FULL	spl\inc\stm8s.h	2365;"	macro
CAN_RFR_RESET_VALUE	spl\inc\stm8s.h	2490;"	macro
CAN_RFR_RFOM	spl\inc\stm8s.h	2367;"	macro
CAN_RX_IRQHandler	stm8s_it.h	61;"	prototype	signature:(void)
CAN_TECR_RESET_VALUE	spl\inc\stm8s.h	2497;"	macro
CAN_TECR_TEC0	spl\inc\stm8s.h	2424;"	macro
CAN_TECR_TEC1	spl\inc\stm8s.h	2425;"	macro
CAN_TECR_TEC2	spl\inc\stm8s.h	2426;"	macro
CAN_TECR_TEC3	spl\inc\stm8s.h	2427;"	macro
CAN_TECR_TEC4	spl\inc\stm8s.h	2428;"	macro
CAN_TECR_TEC5	spl\inc\stm8s.h	2429;"	macro
CAN_TECR_TEC6	spl\inc\stm8s.h	2430;"	macro
CAN_TECR_TEC7	spl\inc\stm8s.h	2431;"	macro
CAN_TPR_CODE0	spl\inc\stm8s.h	2356;"	macro
CAN_TPR_LOW0	spl\inc\stm8s.h	2360;"	macro
CAN_TPR_LOW1	spl\inc\stm8s.h	2361;"	macro
CAN_TPR_LOW2	spl\inc\stm8s.h	2362;"	macro
CAN_TPR_RESET_VALUE	spl\inc\stm8s.h	2489;"	macro
CAN_TPR_TME0	spl\inc\stm8s.h	2357;"	macro
CAN_TPR_TME1	spl\inc\stm8s.h	2358;"	macro
CAN_TPR_TME2	spl\inc\stm8s.h	2359;"	macro
CAN_TSR_RESET_VALUE	spl\inc\stm8s.h	2488;"	macro
CAN_TSR_RQCP0	spl\inc\stm8s.h	2348;"	macro
CAN_TSR_RQCP012	spl\inc\stm8s.h	2351;"	macro
CAN_TSR_RQCP1	spl\inc\stm8s.h	2349;"	macro
CAN_TSR_RQCP2	spl\inc\stm8s.h	2350;"	macro
CAN_TSR_TXOK0	spl\inc\stm8s.h	2352;"	macro
CAN_TSR_TXOK1	spl\inc\stm8s.h	2353;"	macro
CAN_TSR_TXOK2	spl\inc\stm8s.h	2354;"	macro
CAN_TX_IRQHandler	stm8s_it.h	62;"	prototype	signature:(void)
CAN_TypeDef	spl\inc\stm8s.h	2323;"	typedef	typeref:struct:__anon5
CCER1	spl\inc\stm8s.h	1128;"	member	struct:TIM5_struct
CCER1	spl\inc\stm8s.h	621;"	member	struct:TIM1_struct
CCER1	spl\inc\stm8s.h	833;"	member	struct:TIM2_struct
CCER1	spl\inc\stm8s.h	956;"	member	struct:TIM3_struct
CCER2	spl\inc\stm8s.h	1129;"	member	struct:TIM5_struct
CCER2	spl\inc\stm8s.h	622;"	member	struct:TIM1_struct
CCER2	spl\inc\stm8s.h	834;"	member	struct:TIM2_struct
CCMR1	spl\inc\stm8s.h	1125;"	member	struct:TIM5_struct
CCMR1	spl\inc\stm8s.h	617;"	member	struct:TIM1_struct
CCMR1	spl\inc\stm8s.h	830;"	member	struct:TIM2_struct
CCMR1	spl\inc\stm8s.h	954;"	member	struct:TIM3_struct
CCMR2	spl\inc\stm8s.h	1126;"	member	struct:TIM5_struct
CCMR2	spl\inc\stm8s.h	618;"	member	struct:TIM1_struct
CCMR2	spl\inc\stm8s.h	831;"	member	struct:TIM2_struct
CCMR2	spl\inc\stm8s.h	955;"	member	struct:TIM3_struct
CCMR3	spl\inc\stm8s.h	1127;"	member	struct:TIM5_struct
CCMR3	spl\inc\stm8s.h	619;"	member	struct:TIM1_struct
CCMR3	spl\inc\stm8s.h	832;"	member	struct:TIM2_struct
CCMR4	spl\inc\stm8s.h	620;"	member	struct:TIM1_struct
CCMR_TIxDirect_Set	spl\inc\stm8s.h	750;"	macro
CCOR	spl\inc\stm8s.h	514;"	member	struct:CLK_struct
CCR1H	spl\inc\stm8s.h	1135;"	member	struct:TIM5_struct
CCR1H	spl\inc\stm8s.h	630;"	member	struct:TIM1_struct
CCR1H	spl\inc\stm8s.h	840;"	member	struct:TIM2_struct
CCR1H	spl\inc\stm8s.h	962;"	member	struct:TIM3_struct
CCR1L	spl\inc\stm8s.h	1136;"	member	struct:TIM5_struct
CCR1L	spl\inc\stm8s.h	631;"	member	struct:TIM1_struct
CCR1L	spl\inc\stm8s.h	841;"	member	struct:TIM2_struct
CCR1L	spl\inc\stm8s.h	963;"	member	struct:TIM3_struct
CCR2H	spl\inc\stm8s.h	1137;"	member	struct:TIM5_struct
CCR2H	spl\inc\stm8s.h	632;"	member	struct:TIM1_struct
CCR2H	spl\inc\stm8s.h	842;"	member	struct:TIM2_struct
CCR2H	spl\inc\stm8s.h	964;"	member	struct:TIM3_struct
CCR2L	spl\inc\stm8s.h	1138;"	member	struct:TIM5_struct
CCR2L	spl\inc\stm8s.h	633;"	member	struct:TIM1_struct
CCR2L	spl\inc\stm8s.h	843;"	member	struct:TIM2_struct
CCR2L	spl\inc\stm8s.h	965;"	member	struct:TIM3_struct
CCR3H	spl\inc\stm8s.h	1139;"	member	struct:TIM5_struct
CCR3H	spl\inc\stm8s.h	634;"	member	struct:TIM1_struct
CCR3H	spl\inc\stm8s.h	844;"	member	struct:TIM2_struct
CCR3L	spl\inc\stm8s.h	1140;"	member	struct:TIM5_struct
CCR3L	spl\inc\stm8s.h	635;"	member	struct:TIM1_struct
CCR3L	spl\inc\stm8s.h	845;"	member	struct:TIM2_struct
CCR4H	spl\inc\stm8s.h	636;"	member	struct:TIM1_struct
CCR4L	spl\inc\stm8s.h	637;"	member	struct:TIM1_struct
CCRH	spl\inc\stm8s.h	1337;"	member	struct:I2C_struct
CCRL	spl\inc\stm8s.h	1336;"	member	struct:I2C_struct
CFG	spl\inc\stm8s.h	2701;"	macro
CFG_BaseAddress	spl\inc\stm8s.h	2588;"	macro
CFG_GCR_AL	spl\inc\stm8s.h	2538;"	macro
CFG_GCR_RESET_VALUE	spl\inc\stm8s.h	2527;"	macro
CFG_GCR_SWD	spl\inc\stm8s.h	2537;"	macro
CFG_TypeDef	spl\inc\stm8s.h	2521;"	typedef	typeref:struct:CFG_struct
CFG_struct	spl\inc\stm8s.h	2517;"	struct
CKDIVR	spl\inc\stm8s.h	511;"	member	struct:CLK_struct
CLK	spl\inc\stm8s.h	2618;"	macro
CLKPrescTable	spl\src\stm8s_clk.c	49;"	variable
CLK_AdjustHSICalibrationValue	spl\inc\stm8s_clk.h	369;"	prototype	signature:(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
CLK_AdjustHSICalibrationValue	spl\src\stm8s_clk.c	604;"	function	signature:(CLK_HSITrimValue_TypeDef CLK_HSICalibrationValue)
CLK_BaseAddress	spl\inc\stm8s.h	2568;"	macro
CLK_CCOCmd	spl\inc\stm8s_clk.h	356;"	prototype	signature:(FunctionalState NewState)
CLK_CCOCmd	spl\src\stm8s_clk.c	189;"	function	signature:(FunctionalState NewState)
CLK_CCOConfig	spl\inc\stm8s_clk.h	363;"	prototype	signature:(CLK_Output_TypeDef CLK_CCO)
CLK_CCOConfig	spl\src\stm8s_clk.c	436;"	function	signature:(CLK_Output_TypeDef CLK_CCO)
CLK_CCOR_CCOBSY	spl\inc\stm8s.h	589;"	macro
CLK_CCOR_CCOEN	spl\inc\stm8s.h	592;"	macro
CLK_CCOR_CCORDY	spl\inc\stm8s.h	590;"	macro
CLK_CCOR_CCOSEL	spl\inc\stm8s.h	591;"	macro
CLK_CCOR_RESET_VALUE	spl\inc\stm8s.h	535;"	macro
CLK_CKDIVR_CPUDIV	spl\inc\stm8s.h	566;"	macro
CLK_CKDIVR_HSIDIV	spl\inc\stm8s.h	565;"	macro
CLK_CKDIVR_RESET_VALUE	spl\inc\stm8s.h	531;"	macro
CLK_CMSR_CKM	spl\inc\stm8s.h	556;"	macro
CLK_CMSR_RESET_VALUE	spl\inc\stm8s.h	528;"	macro
CLK_CSSCONFIG_DISABLE	spl\inc\stm8s_clk.h	64;"	enumerator	enum:__anon26
CLK_CSSCONFIG_ENABLE	spl\inc\stm8s_clk.h	63;"	enumerator	enum:__anon26
CLK_CSSCONFIG_ENABLEWITHIT	spl\inc\stm8s_clk.h	62;"	enumerator	enum:__anon26
CLK_CSSConfig_TypeDef	spl\inc\stm8s_clk.h	65;"	typedef	typeref:enum:__anon26
CLK_CSSR_AUX	spl\inc\stm8s.h	586;"	macro
CLK_CSSR_CSSD	spl\inc\stm8s.h	584;"	macro
CLK_CSSR_CSSDIE	spl\inc\stm8s.h	585;"	macro
CLK_CSSR_CSSEN	spl\inc\stm8s.h	587;"	macro
CLK_CSSR_RESET_VALUE	spl\inc\stm8s.h	534;"	macro
CLK_CURRENTCLOCKSTATE_DISABLE	spl\inc\stm8s_clk.h	54;"	enumerator	enum:__anon25
CLK_CURRENTCLOCKSTATE_ENABLE	spl\inc\stm8s_clk.h	55;"	enumerator	enum:__anon25
CLK_ClearITPendingBit	spl\inc\stm8s_clk.h	374;"	prototype	signature:(CLK_IT_TypeDef CLK_IT)
CLK_ClearITPendingBit	spl\src\stm8s_clk.c	729;"	function	signature:(CLK_IT_TypeDef CLK_IT)
CLK_ClockSecuritySystemEnable	spl\inc\stm8s_clk.h	367;"	prototype	signature:(void)
CLK_ClockSecuritySystemEnable	spl\src\stm8s_clk.c	547;"	function	signature:(void)
CLK_ClockSwitchCmd	spl\inc\stm8s_clk.h	357;"	prototype	signature:(FunctionalState NewState)
CLK_ClockSwitchCmd	spl\src\stm8s_clk.c	213;"	function	signature:(FunctionalState NewState)
CLK_ClockSwitchConfig	spl\inc\stm8s_clk.h	361;"	prototype	signature:(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
CLK_ClockSwitchConfig	spl\src\stm8s_clk.c	309;"	function	signature:(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
CLK_CurrentClockState_TypeDef	spl\inc\stm8s_clk.h	56;"	typedef	typeref:enum:__anon25
CLK_DeInit	spl\inc\stm8s_clk.h	352;"	prototype	signature:(void)
CLK_DeInit	spl\src\stm8s_clk.c	72;"	function	signature:(void)
CLK_ECKR_HSEEN	spl\inc\stm8s.h	554;"	macro
CLK_ECKR_HSERDY	spl\inc\stm8s.h	553;"	macro
CLK_ECKR_RESET_VALUE	spl\inc\stm8s.h	527;"	macro
CLK_FLAG_AUX	spl\inc\stm8s_clk.h	158;"	enumerator	enum:__anon31
CLK_FLAG_CCOBSY	spl\inc\stm8s_clk.h	159;"	enumerator	enum:__anon31
CLK_FLAG_CCORDY	spl\inc\stm8s_clk.h	160;"	enumerator	enum:__anon31
CLK_FLAG_CSSD	spl\inc\stm8s_clk.h	157;"	enumerator	enum:__anon31
CLK_FLAG_HSERDY	spl\inc\stm8s_clk.h	154;"	enumerator	enum:__anon31
CLK_FLAG_HSIRDY	spl\inc\stm8s_clk.h	153;"	enumerator	enum:__anon31
CLK_FLAG_LSIRDY	spl\inc\stm8s_clk.h	152;"	enumerator	enum:__anon31
CLK_FLAG_SWBSY	spl\inc\stm8s_clk.h	156;"	enumerator	enum:__anon31
CLK_FLAG_SWIF	spl\inc\stm8s_clk.h	155;"	enumerator	enum:__anon31
CLK_FastHaltWakeUpCmd	spl\inc\stm8s_clk.h	358;"	prototype	signature:(FunctionalState NewState)
CLK_FastHaltWakeUpCmd	spl\src\stm8s_clk.c	99;"	function	signature:(FunctionalState NewState)
CLK_Flag_TypeDef	spl\inc\stm8s_clk.h	161;"	typedef	typeref:enum:__anon31
CLK_GetClockFreq	spl\inc\stm8s_clk.h	370;"	prototype	signature:(void)
CLK_GetClockFreq	spl\src\stm8s_clk.c	569;"	function	signature:(void)
CLK_GetFlagStatus	spl\inc\stm8s_clk.h	372;"	prototype	signature:(CLK_Flag_TypeDef CLK_FLAG)
CLK_GetFlagStatus	spl\src\stm8s_clk.c	634;"	function	signature:(CLK_Flag_TypeDef CLK_FLAG)
CLK_GetITStatus	spl\inc\stm8s_clk.h	373;"	prototype	signature:(CLK_IT_TypeDef CLK_IT)
CLK_GetITStatus	spl\src\stm8s_clk.c	687;"	function	signature:(CLK_IT_TypeDef CLK_IT)
CLK_GetSYSCLKSource	spl\inc\stm8s_clk.h	371;"	prototype	signature:(void)
CLK_GetSYSCLKSource	spl\src\stm8s_clk.c	559;"	function	signature:(void)
CLK_HSECmd	spl\inc\stm8s_clk.h	353;"	prototype	signature:(FunctionalState NewState)
CLK_HSECmd	spl\src\stm8s_clk.c	121;"	function	signature:(FunctionalState NewState)
CLK_HSICmd	spl\inc\stm8s_clk.h	354;"	prototype	signature:(FunctionalState NewState)
CLK_HSICmd	spl\src\stm8s_clk.c	143;"	function	signature:(FunctionalState NewState)
CLK_HSIPrescalerConfig	spl\inc\stm8s_clk.h	362;"	prototype	signature:(CLK_Prescaler_TypeDef HSIPrescaler)
CLK_HSIPrescalerConfig	spl\src\stm8s_clk.c	415;"	function	signature:(CLK_Prescaler_TypeDef HSIPrescaler)
CLK_HSITRIMR_HSITRIM	spl\inc\stm8s.h	594;"	macro
CLK_HSITRIMR_RESET_VALUE	spl\inc\stm8s.h	536;"	macro
CLK_HSITRIMVALUE_0	spl\inc\stm8s_clk.h	80;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_1	spl\inc\stm8s_clk.h	81;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_2	spl\inc\stm8s_clk.h	82;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_3	spl\inc\stm8s_clk.h	83;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_4	spl\inc\stm8s_clk.h	84;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_5	spl\inc\stm8s_clk.h	85;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_6	spl\inc\stm8s_clk.h	86;"	enumerator	enum:__anon28
CLK_HSITRIMVALUE_7	spl\inc\stm8s_clk.h	87;"	enumerator	enum:__anon28
CLK_HSITrimValue_TypeDef	spl\inc\stm8s_clk.h	88;"	typedef	typeref:enum:__anon28
CLK_ICKR_FHWU	spl\inc\stm8s.h	549;"	macro
CLK_ICKR_HSIEN	spl\inc\stm8s.h	551;"	macro
CLK_ICKR_HSIRDY	spl\inc\stm8s.h	550;"	macro
CLK_ICKR_LSIEN	spl\inc\stm8s.h	548;"	macro
CLK_ICKR_LSIRDY	spl\inc\stm8s.h	547;"	macro
CLK_ICKR_RESET_VALUE	spl\inc\stm8s.h	526;"	macro
CLK_ICKR_SWUAH	spl\inc\stm8s.h	546;"	macro
CLK_IRQHandler	stm8s_it.h	49;"	prototype	signature:(void)
CLK_ITConfig	spl\inc\stm8s_clk.h	364;"	prototype	signature:(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
CLK_ITConfig	spl\src\stm8s_clk.c	459;"	function	signature:(CLK_IT_TypeDef CLK_IT, FunctionalState NewState)
CLK_IT_CSSD	spl\inc\stm8s_clk.h	167;"	enumerator	enum:__anon32
CLK_IT_SWIF	spl\inc\stm8s_clk.h	168;"	enumerator	enum:__anon32
CLK_IT_TypeDef	spl\inc\stm8s_clk.h	169;"	typedef	typeref:enum:__anon32
CLK_LSICmd	spl\inc\stm8s_clk.h	355;"	prototype	signature:(FunctionalState NewState)
CLK_LSICmd	spl\src\stm8s_clk.c	166;"	function	signature:(FunctionalState NewState)
CLK_OUTPUT_CPU	spl\inc\stm8s_clk.h	97;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV16	spl\inc\stm8s_clk.h	101;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV2	spl\inc\stm8s_clk.h	98;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV32	spl\inc\stm8s_clk.h	102;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV4	spl\inc\stm8s_clk.h	99;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV64	spl\inc\stm8s_clk.h	103;"	enumerator	enum:__anon29
CLK_OUTPUT_CPUDIV8	spl\inc\stm8s_clk.h	100;"	enumerator	enum:__anon29
CLK_OUTPUT_HSE	spl\inc\stm8s_clk.h	96;"	enumerator	enum:__anon29
CLK_OUTPUT_HSI	spl\inc\stm8s_clk.h	94;"	enumerator	enum:__anon29
CLK_OUTPUT_HSIRC	spl\inc\stm8s_clk.h	104;"	enumerator	enum:__anon29
CLK_OUTPUT_LSI	spl\inc\stm8s_clk.h	95;"	enumerator	enum:__anon29
CLK_OUTPUT_MASTER	spl\inc\stm8s_clk.h	105;"	enumerator	enum:__anon29
CLK_OUTPUT_OTHERS	spl\inc\stm8s_clk.h	106;"	enumerator	enum:__anon29
CLK_Output_TypeDef	spl\inc\stm8s_clk.h	107;"	typedef	typeref:enum:__anon29
CLK_PCKENR1_I2C	spl\inc\stm8s.h	578;"	macro
CLK_PCKENR1_RESET_VALUE	spl\inc\stm8s.h	532;"	macro
CLK_PCKENR1_SPI	spl\inc\stm8s.h	577;"	macro
CLK_PCKENR1_TIM1	spl\inc\stm8s.h	568;"	macro
CLK_PCKENR1_TIM2	spl\inc\stm8s.h	570;"	macro
CLK_PCKENR1_TIM3	spl\inc\stm8s.h	569;"	macro
CLK_PCKENR1_TIM4	spl\inc\stm8s.h	572;"	macro
CLK_PCKENR1_TIM5	spl\inc\stm8s.h	571;"	macro
CLK_PCKENR1_TIM6	spl\inc\stm8s.h	573;"	macro
CLK_PCKENR1_UART1	spl\inc\stm8s.h	576;"	macro
CLK_PCKENR1_UART2	spl\inc\stm8s.h	575;"	macro
CLK_PCKENR1_UART3	spl\inc\stm8s.h	574;"	macro
CLK_PCKENR2_ADC	spl\inc\stm8s.h	581;"	macro
CLK_PCKENR2_AWU	spl\inc\stm8s.h	582;"	macro
CLK_PCKENR2_CAN	spl\inc\stm8s.h	580;"	macro
CLK_PCKENR2_RESET_VALUE	spl\inc\stm8s.h	533;"	macro
CLK_PERIPHERAL_ADC	spl\inc\stm8s_clk.h	135;"	enumerator	enum:__anon30
CLK_PERIPHERAL_AWU	spl\inc\stm8s_clk.h	134;"	enumerator	enum:__anon30
CLK_PERIPHERAL_CAN	spl\inc\stm8s_clk.h	136;"	enumerator	enum:__anon30
CLK_PERIPHERAL_I2C	spl\inc\stm8s_clk.h	119;"	enumerator	enum:__anon30
CLK_PERIPHERAL_SPI	spl\inc\stm8s_clk.h	120;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER1	spl\inc\stm8s_clk.h	133;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER2	spl\inc\stm8s_clk.h	131;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER3	spl\inc\stm8s_clk.h	132;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER4	spl\inc\stm8s_clk.h	129;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER5	spl\inc\stm8s_clk.h	130;"	enumerator	enum:__anon30
CLK_PERIPHERAL_TIMER6	spl\inc\stm8s_clk.h	128;"	enumerator	enum:__anon30
CLK_PERIPHERAL_UART1	spl\inc\stm8s_clk.h	122;"	enumerator	enum:__anon30
CLK_PERIPHERAL_UART2	spl\inc\stm8s_clk.h	126;"	enumerator	enum:__anon30
CLK_PERIPHERAL_UART3	spl\inc\stm8s_clk.h	127;"	enumerator	enum:__anon30
CLK_PRESCALER_CPUDIV1	spl\inc\stm8s_clk.h	185;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV128	spl\inc\stm8s_clk.h	192;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV16	spl\inc\stm8s_clk.h	189;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV2	spl\inc\stm8s_clk.h	186;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV32	spl\inc\stm8s_clk.h	190;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV4	spl\inc\stm8s_clk.h	187;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV64	spl\inc\stm8s_clk.h	191;"	enumerator	enum:__anon33
CLK_PRESCALER_CPUDIV8	spl\inc\stm8s_clk.h	188;"	enumerator	enum:__anon33
CLK_PRESCALER_HSIDIV1	spl\inc\stm8s_clk.h	181;"	enumerator	enum:__anon33
CLK_PRESCALER_HSIDIV2	spl\inc\stm8s_clk.h	182;"	enumerator	enum:__anon33
CLK_PRESCALER_HSIDIV4	spl\inc\stm8s_clk.h	183;"	enumerator	enum:__anon33
CLK_PRESCALER_HSIDIV8	spl\inc\stm8s_clk.h	184;"	enumerator	enum:__anon33
CLK_PeripheralClockConfig	spl\inc\stm8s_clk.h	360;"	prototype	signature:(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
CLK_PeripheralClockConfig	spl\src\stm8s_clk.c	263;"	function	signature:(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
CLK_Peripheral_TypeDef	spl\inc\stm8s_clk.h	137;"	typedef	typeref:enum:__anon30
CLK_Prescaler_TypeDef	spl\inc\stm8s_clk.h	193;"	typedef	typeref:enum:__anon33
CLK_SOURCE_HSE	spl\inc\stm8s_clk.h	73;"	enumerator	enum:__anon27
CLK_SOURCE_HSI	spl\inc\stm8s_clk.h	71;"	enumerator	enum:__anon27
CLK_SOURCE_LSI	spl\inc\stm8s_clk.h	72;"	enumerator	enum:__anon27
CLK_SWCR_RESET_VALUE	spl\inc\stm8s.h	530;"	macro
CLK_SWCR_SWBSY	spl\inc\stm8s.h	563;"	macro
CLK_SWCR_SWEN	spl\inc\stm8s.h	562;"	macro
CLK_SWCR_SWIEN	spl\inc\stm8s.h	561;"	macro
CLK_SWCR_SWIF	spl\inc\stm8s.h	560;"	macro
CLK_SWIMCCR_RESET_VALUE	spl\inc\stm8s.h	537;"	macro
CLK_SWIMCCR_SWIMDIV	spl\inc\stm8s.h	596;"	macro
CLK_SWIMConfig	spl\inc\stm8s_clk.h	366;"	prototype	signature:(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
CLK_SWIMConfig	spl\src\stm8s_clk.c	523;"	function	signature:(CLK_SWIMDivider_TypeDef CLK_SWIMDivider)
CLK_SWIMDIVIDER_2	spl\inc\stm8s_clk.h	199;"	enumerator	enum:__anon34
CLK_SWIMDIVIDER_OTHER	spl\inc\stm8s_clk.h	200;"	enumerator	enum:__anon34
CLK_SWIMDivider_TypeDef	spl\inc\stm8s_clk.h	201;"	typedef	typeref:enum:__anon34
CLK_SWITCHMODE_AUTO	spl\inc\stm8s_clk.h	47;"	enumerator	enum:__anon24
CLK_SWITCHMODE_MANUAL	spl\inc\stm8s_clk.h	46;"	enumerator	enum:__anon24
CLK_SWR_RESET_VALUE	spl\inc\stm8s.h	529;"	macro
CLK_SWR_SWI	spl\inc\stm8s.h	558;"	macro
CLK_SYSCLKConfig	spl\inc\stm8s_clk.h	365;"	prototype	signature:(CLK_Prescaler_TypeDef CLK_Prescaler)
CLK_SYSCLKConfig	spl\src\stm8s_clk.c	500;"	function	signature:(CLK_Prescaler_TypeDef CLK_Prescaler)
CLK_SYSCLKEmergencyClear	spl\inc\stm8s_clk.h	368;"	prototype	signature:(void)
CLK_SYSCLKEmergencyClear	spl\src\stm8s_clk.c	622;"	function	signature:(void)
CLK_SlowActiveHaltWakeUpCmd	spl\inc\stm8s_clk.h	359;"	prototype	signature:(FunctionalState NewState)
CLK_SlowActiveHaltWakeUpCmd	spl\src\stm8s_clk.c	238;"	function	signature:(FunctionalState NewState)
CLK_Source_TypeDef	spl\inc\stm8s_clk.h	74;"	typedef	typeref:enum:__anon27
CLK_SwitchMode_TypeDef	spl\inc\stm8s_clk.h	48;"	typedef	typeref:enum:__anon24
CLK_TIMEOUT	spl\inc\stm8s_clk.h	212;"	macro
CLK_TypeDef	spl\inc\stm8s.h	520;"	typedef	typeref:struct:CLK_struct
CLK_struct	spl\inc\stm8s.h	503;"	struct
CMSR	spl\inc\stm8s.h	508;"	member	struct:CLK_struct
CNTR	spl\inc\stm8s.h	1063;"	member	struct:TIM4_struct
CNTR	spl\inc\stm8s.h	1263;"	member	struct:TIM6_struct
CNTRH	spl\inc\stm8s.h	1130;"	member	struct:TIM5_struct
CNTRH	spl\inc\stm8s.h	623;"	member	struct:TIM1_struct
CNTRH	spl\inc\stm8s.h	835;"	member	struct:TIM2_struct
CNTRH	spl\inc\stm8s.h	957;"	member	struct:TIM3_struct
CNTRL	spl\inc\stm8s.h	1131;"	member	struct:TIM5_struct
CNTRL	spl\inc\stm8s.h	624;"	member	struct:TIM1_struct
CNTRL	spl\inc\stm8s.h	836;"	member	struct:TIM2_struct
CNTRL	spl\inc\stm8s.h	958;"	member	struct:TIM3_struct
CONST	spl\inc\stm8s.h	125;"	macro
CONST	spl\inc\stm8s.h	131;"	macro
CONST	spl\inc\stm8s.h	145;"	macro
CPU_CC_I1I0	spl\inc\stm8s.h	1457;"	macro
CPU_SOFT_INT_DISABLED	spl\inc\stm8s_itc.h	136;"	macro
CR	spl\inc\stm8s.h	1630;"	member	struct:WWDG_struct
CR1	spl\inc\stm8s.h	1055;"	member	struct:TIM4_struct
CR1	spl\inc\stm8s.h	1118;"	member	struct:TIM5_struct
CR1	spl\inc\stm8s.h	1257;"	member	struct:TIM6_struct
CR1	spl\inc\stm8s.h	1325;"	member	struct:I2C_struct
CR1	spl\inc\stm8s.h	1470;"	member	struct:EXTI_struct
CR1	spl\inc\stm8s.h	1511;"	member	struct:FLASH_struct
CR1	spl\inc\stm8s.h	1693;"	member	struct:SPI_struct
CR1	spl\inc\stm8s.h	1768;"	member	struct:UART1_struct
CR1	spl\inc\stm8s.h	1866;"	member	struct:UART2_struct
CR1	spl\inc\stm8s.h	1973;"	member	struct:UART3_struct
CR1	spl\inc\stm8s.h	2065;"	member	struct:UART4_struct
CR1	spl\inc\stm8s.h	269;"	member	struct:GPIO_struct
CR1	spl\inc\stm8s.h	317;"	member	struct:ADC1_struct
CR1	spl\inc\stm8s.h	388;"	member	struct:ADC2_struct
CR1	spl\inc\stm8s.h	609;"	member	struct:TIM1_struct
CR1	spl\inc\stm8s.h	821;"	member	struct:TIM2_struct
CR1	spl\inc\stm8s.h	949;"	member	struct:TIM3_struct
CR2	spl\inc\stm8s.h	1119;"	member	struct:TIM5_struct
CR2	spl\inc\stm8s.h	1258;"	member	struct:TIM6_struct
CR2	spl\inc\stm8s.h	1326;"	member	struct:I2C_struct
CR2	spl\inc\stm8s.h	1471;"	member	struct:EXTI_struct
CR2	spl\inc\stm8s.h	1512;"	member	struct:FLASH_struct
CR2	spl\inc\stm8s.h	1694;"	member	struct:SPI_struct
CR2	spl\inc\stm8s.h	1769;"	member	struct:UART1_struct
CR2	spl\inc\stm8s.h	1867;"	member	struct:UART2_struct
CR2	spl\inc\stm8s.h	1974;"	member	struct:UART3_struct
CR2	spl\inc\stm8s.h	2066;"	member	struct:UART4_struct
CR2	spl\inc\stm8s.h	270;"	member	struct:GPIO_struct
CR2	spl\inc\stm8s.h	318;"	member	struct:ADC1_struct
CR2	spl\inc\stm8s.h	389;"	member	struct:ADC2_struct
CR2	spl\inc\stm8s.h	610;"	member	struct:TIM1_struct
CR3	spl\inc\stm8s.h	1770;"	member	struct:UART1_struct
CR3	spl\inc\stm8s.h	1868;"	member	struct:UART2_struct
CR3	spl\inc\stm8s.h	1975;"	member	struct:UART3_struct
CR3	spl\inc\stm8s.h	2067;"	member	struct:UART4_struct
CR3	spl\inc\stm8s.h	319;"	member	struct:ADC1_struct
CR4	spl\inc\stm8s.h	1771;"	member	struct:UART1_struct
CR4	spl\inc\stm8s.h	1869;"	member	struct:UART2_struct
CR4	spl\inc\stm8s.h	1976;"	member	struct:UART3_struct
CR4	spl\inc\stm8s.h	2068;"	member	struct:UART4_struct
CR5	spl\inc\stm8s.h	1772;"	member	struct:UART1_struct
CR5	spl\inc\stm8s.h	1870;"	member	struct:UART2_struct
CR5	spl\inc\stm8s.h	2069;"	member	struct:UART4_struct
CR6	spl\inc\stm8s.h	1871;"	member	struct:UART2_struct
CR6	spl\inc\stm8s.h	1978;"	member	struct:UART3_struct
CR6	spl\inc\stm8s.h	2070;"	member	struct:UART4_struct
CRCPR	spl\inc\stm8s.h	1698;"	member	struct:SPI_struct
CSR	spl\inc\stm8s.h	316;"	member	struct:ADC1_struct
CSR	spl\inc\stm8s.h	387;"	member	struct:ADC2_struct
CSR	spl\inc\stm8s.h	437;"	member	struct:AWU_struct
CSR	spl\inc\stm8s.h	477;"	member	struct:BEEP_struct
CSSR	spl\inc\stm8s.h	513;"	member	struct:CLK_struct
ChgBit	spl\inc\stm8s.h	2791;"	macro
ClrBit	spl\inc\stm8s.h	2789;"	macro
Code_Learning	main.c	98;"	variable
Config	spl\inc\stm8s.h	2301;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon12
DB0RH	spl\inc\stm8s.h	295;"	member	struct:ADC1_struct
DB0RL	spl\inc\stm8s.h	296;"	member	struct:ADC1_struct
DB1RH	spl\inc\stm8s.h	297;"	member	struct:ADC1_struct
DB1RL	spl\inc\stm8s.h	298;"	member	struct:ADC1_struct
DB2RH	spl\inc\stm8s.h	299;"	member	struct:ADC1_struct
DB2RL	spl\inc\stm8s.h	300;"	member	struct:ADC1_struct
DB3RH	spl\inc\stm8s.h	301;"	member	struct:ADC1_struct
DB3RL	spl\inc\stm8s.h	302;"	member	struct:ADC1_struct
DB4RH	spl\inc\stm8s.h	303;"	member	struct:ADC1_struct
DB4RL	spl\inc\stm8s.h	304;"	member	struct:ADC1_struct
DB5RH	spl\inc\stm8s.h	305;"	member	struct:ADC1_struct
DB5RL	spl\inc\stm8s.h	306;"	member	struct:ADC1_struct
DB6RH	spl\inc\stm8s.h	307;"	member	struct:ADC1_struct
DB6RL	spl\inc\stm8s.h	308;"	member	struct:ADC1_struct
DB7RH	spl\inc\stm8s.h	309;"	member	struct:ADC1_struct
DB7RL	spl\inc\stm8s.h	310;"	member	struct:ADC1_struct
DB8RH	spl\inc\stm8s.h	311;"	member	struct:ADC1_struct
DB8RL	spl\inc\stm8s.h	312;"	member	struct:ADC1_struct
DB9RH	spl\inc\stm8s.h	313;"	member	struct:ADC1_struct
DB9RL	spl\inc\stm8s.h	314;"	member	struct:ADC1_struct
DDR	spl\inc\stm8s.h	268;"	member	struct:GPIO_struct
DGR	spl\inc\stm8s.h	2177;"	member	struct:__anon5
DISABLE	spl\inc\stm8s.h	234;"	enumerator	enum:__anon3
DM	spl\inc\stm8s.h	2703;"	macro
DM_BaseAddress	spl\inc\stm8s.h	2590;"	macro
DR	spl\inc\stm8s.h	1331;"	member	struct:I2C_struct
DR	spl\inc\stm8s.h	1697;"	member	struct:SPI_struct
DR	spl\inc\stm8s.h	1765;"	member	struct:UART1_struct
DR	spl\inc\stm8s.h	1863;"	member	struct:UART2_struct
DR	spl\inc\stm8s.h	1970;"	member	struct:UART3_struct
DR	spl\inc\stm8s.h	2062;"	member	struct:UART4_struct
DRH	spl\inc\stm8s.h	320;"	member	struct:ADC1_struct
DRH	spl\inc\stm8s.h	391;"	member	struct:ADC2_struct
DRL	spl\inc\stm8s.h	321;"	member	struct:ADC1_struct
DRL	spl\inc\stm8s.h	392;"	member	struct:ADC2_struct
DTR	spl\inc\stm8s.h	639;"	member	struct:TIM1_struct
DUKR	spl\inc\stm8s.h	1521;"	member	struct:FLASH_struct
ECKR	spl\inc\stm8s.h	506;"	member	struct:CLK_struct
EEPROM	spl\inc\stm8s.h	124;"	macro
EEPROM	spl\inc\stm8s.h	130;"	macro
EEPROM	spl\inc\stm8s.h	144;"	macro
EEPROM_Config	eeprom.c	8;"	function	signature:(void)
EEPROM_Config	eeprom.h	7;"	prototype	signature:(void)
EEPROM_EEC_IRQHandler	stm8s_it.h	117;"	prototype	signature:(void)
EEPROM_Program2Byte	eeprom.c	40;"	function	signature:(uint16_t Address, uint16_t Data)
EEPROM_Program2Byte	eeprom.h	10;"	prototype	signature:(uint16_t Address, uint16_t Data)
EEPROM_Program4Byte	eeprom.c	51;"	function	signature:(uint16_t Address, uint32_t Data)
EEPROM_Program4Byte	eeprom.h	12;"	prototype	signature:(uint16_t Address, uint32_t Data)
EEPROM_ProgramByte	eeprom.c	27;"	function	signature:(uint16_t Address, uint8_t Data)
EEPROM_ProgramByte	eeprom.h	8;"	prototype	signature:(uint16_t Address, uint8_t Data)
EEPROM_Read2Byte	eeprom.c	72;"	function	signature:(uint16_t Address)
EEPROM_Read2Byte	eeprom.h	11;"	prototype	signature:(uint16_t Address)
EEPROM_Read4Byte	eeprom.c	64;"	function	signature:(uint16_t Address)
EEPROM_Read4Byte	eeprom.h	13;"	prototype	signature:(uint16_t Address)
EEPROM_ReadByte	eeprom.c	33;"	function	signature:(uint16_t Address)
EEPROM_ReadByte	eeprom.h	9;"	prototype	signature:(uint16_t Address)
EGR	spl\inc\stm8s.h	1062;"	member	struct:TIM4_struct
EGR	spl\inc\stm8s.h	1124;"	member	struct:TIM5_struct
EGR	spl\inc\stm8s.h	1262;"	member	struct:TIM6_struct
EGR	spl\inc\stm8s.h	616;"	member	struct:TIM1_struct
EGR	spl\inc\stm8s.h	829;"	member	struct:TIM2_struct
EGR	spl\inc\stm8s.h	953;"	member	struct:TIM3_struct
EIER	spl\inc\stm8s.h	2289;"	member	struct:__anon5::__anon6::__anon12
ENABLE	spl\inc\stm8s.h	234;"	enumerator	enum:__anon3
ERROR	spl\inc\stm8s.h	237;"	enumerator	enum:__anon4
ESR	spl\inc\stm8s.h	2288;"	member	struct:__anon5::__anon6::__anon12
ETR	spl\inc\stm8s.h	612;"	member	struct:TIM1_struct
EV1527_3_PulseTime_Max_10us	ev1527.c	10;"	variable
EV1527_3_PulseTime_Min_10us	ev1527.c	11;"	variable
EV1527_BitReady	main.c	78;"	variable
EV1527_Hightime	main.c	76;"	variable
EV1527_Last_Code_Position	main.c	80;"	variable
EV1527_Learn_Count_Min	ev1527.c	3;"	variable
EV1527_LowTime	main.c	77;"	variable
EV1527_New_Bit	main.c	102;"	variable
EV1527_Packet_Repeat_Timeout_10us	ev1527.c	7;"	variable
EV1527_PulseTime_Max_10us	ev1527.c	4;"	variable
EV1527_PulseTime_Min_10us	ev1527.c	5;"	variable
EV1527_Pulse_Timeout_10us	ev1527.c	6;"	variable
EV1527_Rec_Code	main.c	68;"	variable
EV1527_Rec_Data	main.c	70;"	variable
EV1527_Receive_Check	ev1527.c	163;"	function	signature:(void)
EV1527_Receive_Check	ev1527.h	7;"	prototype	signature:(void)
EV1527_Receive_Parse	ev1527.c	50;"	function	signature:(void)
EV1527_Receive_Parse	ev1527.h	6;"	prototype	signature:(void)
EV1527_Repeat_Count	main.c	72;"	variable
EV1527_Reset_Receive	ev1527.c	39;"	function	signature:(void)
EV1527_Stored_Codes	main.c	79;"	variable
EV1527_Sync_Low_Max_10us	ev1527.c	8;"	variable
EV1527_Sync_Low_Min_10us	ev1527.c	9;"	variable
EV1527_Valid_Code	main.c	73;"	variable
EV1527_Valid_Data	main.c	74;"	variable
EV1527_Valid_Learn_Code	main.c	75;"	variable
EV1527_Valid_Rec_Code	main.c	69;"	variable
EV1527_Valid_Rec_Data	main.c	71;"	variable
EV1527_bit_OK	ev1527.c	26;"	variable
EV1527_bit_count	ev1527.c	34;"	variable
EV1527_edge_time_10us	main.c	82;"	variable
EV1527_packet_OK	ev1527.c	27;"	variable
EV1527_sync_OK	ev1527.c	25;"	variable
EXTI	spl\inc\stm8s.h	2620;"	macro
EXTI_BaseAddress	spl\inc\stm8s.h	2566;"	macro
EXTI_CR1_PAIS	spl\inc\stm8s.h	1493;"	macro
EXTI_CR1_PBIS	spl\inc\stm8s.h	1492;"	macro
EXTI_CR1_PCIS	spl\inc\stm8s.h	1491;"	macro
EXTI_CR1_PDIS	spl\inc\stm8s.h	1490;"	macro
EXTI_CR1_RESET_VALUE	spl\inc\stm8s.h	1479;"	macro
EXTI_CR2_PEIS	spl\inc\stm8s.h	1496;"	macro
EXTI_CR2_RESET_VALUE	spl\inc\stm8s.h	1480;"	macro
EXTI_CR2_TLIS	spl\inc\stm8s.h	1495;"	macro
EXTI_DeInit	spl\inc\stm8s_exti.h	121;"	prototype	signature:(void)
EXTI_DeInit	spl\src\stm8s_exti.c	53;"	function	signature:(void)
EXTI_GetExtIntSensitivity	spl\inc\stm8s_exti.h	124;"	prototype	signature:(EXTI_Port_TypeDef Port)
EXTI_GetExtIntSensitivity	spl\src\stm8s_exti.c	126;"	function	signature:(EXTI_Port_TypeDef Port)
EXTI_GetTLISensitivity	spl\inc\stm8s_exti.h	125;"	prototype	signature:(void)
EXTI_GetTLISensitivity	spl\src\stm8s_exti.c	162;"	function	signature:(void)
EXTI_PORTA_IRQHandler	stm8s_it.h	50;"	prototype	signature:(void)
EXTI_PORTB_IRQHandler	stm8s_it.h	51;"	prototype	signature:(void)
EXTI_PORTC_IRQHandler	stm8s_it.h	52;"	prototype	signature:(void)
EXTI_PORTD_IRQHandler	stm8s_it.h	53;"	prototype	signature:(void)
EXTI_PORTE_IRQHandler	stm8s_it.h	54;"	prototype	signature:(void)
EXTI_PORTF_IRQHandler	stm8s_it.h	57;"	prototype	signature:(void)
EXTI_PORT_GPIOA	spl\inc\stm8s_exti.h	63;"	enumerator	enum:__anon37
EXTI_PORT_GPIOB	spl\inc\stm8s_exti.h	64;"	enumerator	enum:__anon37
EXTI_PORT_GPIOC	spl\inc\stm8s_exti.h	65;"	enumerator	enum:__anon37
EXTI_PORT_GPIOD	spl\inc\stm8s_exti.h	66;"	enumerator	enum:__anon37
EXTI_PORT_GPIOE	spl\inc\stm8s_exti.h	67;"	enumerator	enum:__anon37
EXTI_Port_TypeDef	spl\inc\stm8s_exti.h	68;"	typedef	typeref:enum:__anon37
EXTI_SENSITIVITY_FALL_LOW	spl\inc\stm8s_exti.h	45;"	enumerator	enum:__anon35
EXTI_SENSITIVITY_FALL_ONLY	spl\inc\stm8s_exti.h	47;"	enumerator	enum:__anon35
EXTI_SENSITIVITY_RISE_FALL	spl\inc\stm8s_exti.h	48;"	enumerator	enum:__anon35
EXTI_SENSITIVITY_RISE_ONLY	spl\inc\stm8s_exti.h	46;"	enumerator	enum:__anon35
EXTI_Sensitivity_TypeDef	spl\inc\stm8s_exti.h	49;"	typedef	typeref:enum:__anon35
EXTI_SetExtIntSensitivity	spl\inc\stm8s_exti.h	122;"	prototype	signature:(EXTI_Port_TypeDef Port, EXTI_Sensitivity_TypeDef SensitivityValue)
EXTI_SetExtIntSensitivity	spl\src\stm8s_exti.c	70;"	function	signature:(EXTI_Port_TypeDef Port, EXTI_Sensitivity_TypeDef SensitivityValue)
EXTI_SetTLISensitivity	spl\inc\stm8s_exti.h	123;"	prototype	signature:(EXTI_TLISensitivity_TypeDef SensitivityValue)
EXTI_SetTLISensitivity	spl\src\stm8s_exti.c	111;"	function	signature:(EXTI_TLISensitivity_TypeDef SensitivityValue)
EXTI_TLISENSITIVITY_FALL_ONLY	spl\inc\stm8s_exti.h	55;"	enumerator	enum:__anon36
EXTI_TLISENSITIVITY_RISE_ONLY	spl\inc\stm8s_exti.h	56;"	enumerator	enum:__anon36
EXTI_TLISensitivity_TypeDef	spl\inc\stm8s_exti.h	57;"	typedef	typeref:enum:__anon36
EXTI_TypeDef	spl\inc\stm8s.h	1473;"	typedef	typeref:struct:EXTI_struct
EXTI_struct	spl\inc\stm8s.h	1468;"	struct
EXT_SW_DEBOUNCE_MS	main.c	63;"	variable
EXT_SW_LEARN_PRESS_TIME_S	main.c	65;"	variable
EXT_SW_LONG_PRESS_TIME_S	main.c	64;"	variable
ErrorStatus	spl\inc\stm8s.h	237;"	typedef	typeref:enum:__anon4
Ext_SW_Debounce_Timeout_ms	main.c	103;"	variable
Ext_SW_Long_Pressed	main.c	105;"	variable
Ext_SW_Pressed	main.c	100;"	variable
Ext_SW_Pressed_Time_s	main.c	106;"	variable
Ext_SW_Released	main.c	101;"	variable
Ext_SW_Short_Pressed	main.c	104;"	variable
Ext_SW_Task	main.c	404;"	function	signature:(void)
F0R1	spl\inc\stm8s.h	2225;"	member	struct:__anon5::__anon6::__anon9
F0R2	spl\inc\stm8s.h	2226;"	member	struct:__anon5::__anon6::__anon9
F0R3	spl\inc\stm8s.h	2227;"	member	struct:__anon5::__anon6::__anon9
F0R4	spl\inc\stm8s.h	2228;"	member	struct:__anon5::__anon6::__anon9
F0R5	spl\inc\stm8s.h	2229;"	member	struct:__anon5::__anon6::__anon9
F0R6	spl\inc\stm8s.h	2230;"	member	struct:__anon5::__anon6::__anon9
F0R7	spl\inc\stm8s.h	2231;"	member	struct:__anon5::__anon6::__anon9
F0R8	spl\inc\stm8s.h	2232;"	member	struct:__anon5::__anon6::__anon9
F1R1	spl\inc\stm8s.h	2234;"	member	struct:__anon5::__anon6::__anon9
F1R2	spl\inc\stm8s.h	2235;"	member	struct:__anon5::__anon6::__anon9
F1R3	spl\inc\stm8s.h	2236;"	member	struct:__anon5::__anon6::__anon9
F1R4	spl\inc\stm8s.h	2237;"	member	struct:__anon5::__anon6::__anon9
F1R5	spl\inc\stm8s.h	2238;"	member	struct:__anon5::__anon6::__anon9
F1R6	spl\inc\stm8s.h	2239;"	member	struct:__anon5::__anon6::__anon9
F1R7	spl\inc\stm8s.h	2240;"	member	struct:__anon5::__anon6::__anon9
F1R8	spl\inc\stm8s.h	2241;"	member	struct:__anon5::__anon6::__anon9
F2R1	spl\inc\stm8s.h	2246;"	member	struct:__anon5::__anon6::__anon10
F2R2	spl\inc\stm8s.h	2247;"	member	struct:__anon5::__anon6::__anon10
F2R3	spl\inc\stm8s.h	2248;"	member	struct:__anon5::__anon6::__anon10
F2R4	spl\inc\stm8s.h	2249;"	member	struct:__anon5::__anon6::__anon10
F2R5	spl\inc\stm8s.h	2250;"	member	struct:__anon5::__anon6::__anon10
F2R6	spl\inc\stm8s.h	2251;"	member	struct:__anon5::__anon6::__anon10
F2R7	spl\inc\stm8s.h	2252;"	member	struct:__anon5::__anon6::__anon10
F2R8	spl\inc\stm8s.h	2253;"	member	struct:__anon5::__anon6::__anon10
F3R1	spl\inc\stm8s.h	2255;"	member	struct:__anon5::__anon6::__anon10
F3R2	spl\inc\stm8s.h	2256;"	member	struct:__anon5::__anon6::__anon10
F3R3	spl\inc\stm8s.h	2257;"	member	struct:__anon5::__anon6::__anon10
F3R4	spl\inc\stm8s.h	2258;"	member	struct:__anon5::__anon6::__anon10
F3R5	spl\inc\stm8s.h	2259;"	member	struct:__anon5::__anon6::__anon10
F3R6	spl\inc\stm8s.h	2260;"	member	struct:__anon5::__anon6::__anon10
F3R7	spl\inc\stm8s.h	2261;"	member	struct:__anon5::__anon6::__anon10
F3R8	spl\inc\stm8s.h	2262;"	member	struct:__anon5::__anon6::__anon10
F4R1	spl\inc\stm8s.h	2267;"	member	struct:__anon5::__anon6::__anon11
F4R2	spl\inc\stm8s.h	2268;"	member	struct:__anon5::__anon6::__anon11
F4R3	spl\inc\stm8s.h	2269;"	member	struct:__anon5::__anon6::__anon11
F4R4	spl\inc\stm8s.h	2270;"	member	struct:__anon5::__anon6::__anon11
F4R5	spl\inc\stm8s.h	2271;"	member	struct:__anon5::__anon6::__anon11
F4R6	spl\inc\stm8s.h	2272;"	member	struct:__anon5::__anon6::__anon11
F4R7	spl\inc\stm8s.h	2273;"	member	struct:__anon5::__anon6::__anon11
F4R8	spl\inc\stm8s.h	2274;"	member	struct:__anon5::__anon6::__anon11
F5R1	spl\inc\stm8s.h	2276;"	member	struct:__anon5::__anon6::__anon11
F5R2	spl\inc\stm8s.h	2277;"	member	struct:__anon5::__anon6::__anon11
F5R3	spl\inc\stm8s.h	2278;"	member	struct:__anon5::__anon6::__anon11
F5R4	spl\inc\stm8s.h	2279;"	member	struct:__anon5::__anon6::__anon11
F5R5	spl\inc\stm8s.h	2280;"	member	struct:__anon5::__anon6::__anon11
F5R6	spl\inc\stm8s.h	2281;"	member	struct:__anon5::__anon6::__anon11
F5R7	spl\inc\stm8s.h	2282;"	member	struct:__anon5::__anon6::__anon11
F5R8	spl\inc\stm8s.h	2283;"	member	struct:__anon5::__anon6::__anon11
FALSE	spl\inc\stm8s.h	230;"	enumerator	enum:__anon1
FAR	spl\inc\stm8s.h	121;"	macro
FAR	spl\inc\stm8s.h	127;"	macro
FAR	spl\inc\stm8s.h	141;"	macro
FCR1	spl\inc\stm8s.h	2297;"	member	struct:__anon5::__anon6::__anon12
FCR2	spl\inc\stm8s.h	2298;"	member	struct:__anon5::__anon6::__anon12
FCR3	spl\inc\stm8s.h	2299;"	member	struct:__anon5::__anon6::__anon12
FLAG_Mask	spl\src\stm8s_i2c.c	46;"	macro	file:
FLASH	spl\inc\stm8s.h	2622;"	macro
FLASH_BLOCK_SIZE	spl\inc\stm8s_flash.h	49;"	macro
FLASH_BLOCK_SIZE	spl\inc\stm8s_flash.h	58;"	macro
FLASH_BLOCK_SIZE	spl\inc\stm8s_flash.h	67;"	macro
FLASH_BaseAddress	spl\inc\stm8s.h	2565;"	macro
FLASH_CLEAR_BYTE	spl\src\stm8s_flash.c	69;"	macro	file:
FLASH_CR1_AHALT	spl\inc\stm8s.h	1545;"	macro
FLASH_CR1_FIX	spl\inc\stm8s.h	1547;"	macro
FLASH_CR1_HALT	spl\inc\stm8s.h	1544;"	macro
FLASH_CR1_IE	spl\inc\stm8s.h	1546;"	macro
FLASH_CR1_RESET_VALUE	spl\inc\stm8s.h	1529;"	macro
FLASH_CR2_ERASE	spl\inc\stm8s.h	1551;"	macro
FLASH_CR2_FPRG	spl\inc\stm8s.h	1552;"	macro
FLASH_CR2_OPT	spl\inc\stm8s.h	1549;"	macro
FLASH_CR2_PRG	spl\inc\stm8s.h	1553;"	macro
FLASH_CR2_RESET_VALUE	spl\inc\stm8s.h	1530;"	macro
FLASH_CR2_WPRG	spl\inc\stm8s.h	1550;"	macro
FLASH_DATA_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	48;"	macro
FLASH_DATA_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	57;"	macro
FLASH_DATA_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	66;"	macro
FLASH_DATA_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	47;"	macro
FLASH_DATA_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	56;"	macro
FLASH_DATA_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	65;"	macro
FLASH_DATA_START_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	46;"	macro
FLASH_DATA_START_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	55;"	macro
FLASH_DATA_START_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	64;"	macro
FLASH_DUKR_DUK	spl\inc\stm8s.h	1569;"	macro
FLASH_DUKR_RESET_VALUE	spl\inc\stm8s.h	1534;"	macro
FLASH_DeInit	spl\inc\stm8s_flash.h	258;"	prototype	signature:(void)
FLASH_DeInit	spl\src\stm8s_flash.c	126;"	function	signature:(void)
FLASH_EraseByte	spl\inc\stm8s_flash.h	260;"	prototype	signature:(uint32_t Address)
FLASH_EraseByte	spl\src\stm8s_flash.c	164;"	function	signature:(uint32_t Address)
FLASH_EraseOptionByte	spl\inc\stm8s_flash.h	266;"	prototype	signature:(uint16_t Address)
FLASH_EraseOptionByte	spl\src\stm8s_flash.c	270;"	function	signature:(uint16_t Address)
FLASH_FLAG_DUL	spl\inc\stm8s_flash.h	144;"	enumerator	enum:__anon43
FLASH_FLAG_EOP	spl\inc\stm8s_flash.h	145;"	enumerator	enum:__anon43
FLASH_FLAG_HVOFF	spl\inc\stm8s_flash.h	142;"	enumerator	enum:__anon43
FLASH_FLAG_PUL	spl\inc\stm8s_flash.h	146;"	enumerator	enum:__anon43
FLASH_FLAG_WR_PG_DIS	spl\inc\stm8s_flash.h	147;"	enumerator	enum:__anon43
FLASH_Flag_TypeDef	spl\inc\stm8s_flash.h	148;"	typedef	typeref:enum:__anon43
FLASH_GetBootSize	spl\inc\stm8s_flash.h	271;"	prototype	signature:(void)
FLASH_GetBootSize	spl\src\stm8s_flash.c	392;"	function	signature:(void)
FLASH_GetFlagStatus	spl\inc\stm8s_flash.h	272;"	prototype	signature:(FLASH_Flag_TypeDef FLASH_FLAG)
FLASH_GetFlagStatus	spl\src\stm8s_flash.c	417;"	function	signature:(FLASH_Flag_TypeDef FLASH_FLAG)
FLASH_GetLowPowerMode	spl\inc\stm8s_flash.h	269;"	prototype	signature:(void)
FLASH_GetLowPowerMode	spl\src\stm8s_flash.c	372;"	function	signature:(void)
FLASH_GetProgrammingTime	spl\inc\stm8s_flash.h	270;"	prototype	signature:(void)
FLASH_GetProgrammingTime	spl\src\stm8s_flash.c	382;"	function	signature:(void)
FLASH_IAPSR_DUL	spl\inc\stm8s.h	1562;"	macro
FLASH_IAPSR_EOP	spl\inc\stm8s.h	1563;"	macro
FLASH_IAPSR_HVOFF	spl\inc\stm8s.h	1561;"	macro
FLASH_IAPSR_PUL	spl\inc\stm8s.h	1564;"	macro
FLASH_IAPSR_RESET_VALUE	spl\inc\stm8s.h	1532;"	macro
FLASH_IAPSR_WR_PG_DIS	spl\inc\stm8s.h	1565;"	macro
FLASH_ITConfig	spl\inc\stm8s_flash.h	259;"	prototype	signature:(FunctionalState NewState)
FLASH_ITConfig	spl\src\stm8s_flash.c	142;"	function	signature:(FunctionalState NewState)
FLASH_LPMODE_POWERDOWN	spl\inc\stm8s_flash.h	115;"	enumerator	enum:__anon41
FLASH_LPMODE_POWERDOWN_STANDBY	spl\inc\stm8s_flash.h	117;"	enumerator	enum:__anon41
FLASH_LPMODE_STANDBY	spl\inc\stm8s_flash.h	116;"	enumerator	enum:__anon41
FLASH_LPMODE_STANDBY_POWERDOWN	spl\inc\stm8s_flash.h	118;"	enumerator	enum:__anon41
FLASH_LPMode_TypeDef	spl\inc\stm8s_flash.h	120;"	typedef	typeref:enum:__anon41
FLASH_Lock	spl\inc\stm8s_flash.h	257;"	prototype	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_Lock	spl\src\stm8s_flash.c	112;"	function	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_MEMTYPE_DATA	spl\inc\stm8s_flash.h	92;"	enumerator	enum:__anon38
FLASH_MEMTYPE_PROG	spl\inc\stm8s_flash.h	91;"	enumerator	enum:__anon38
FLASH_MemType_TypeDef	spl\inc\stm8s_flash.h	93;"	typedef	typeref:enum:__anon38
FLASH_NCR2_NERASE	spl\inc\stm8s.h	1557;"	macro
FLASH_NCR2_NFPRG	spl\inc\stm8s.h	1558;"	macro
FLASH_NCR2_NOPT	spl\inc\stm8s.h	1555;"	macro
FLASH_NCR2_NPRG	spl\inc\stm8s.h	1559;"	macro
FLASH_NCR2_NWPRG	spl\inc\stm8s.h	1556;"	macro
FLASH_NCR2_RESET_VALUE	spl\inc\stm8s.h	1531;"	macro
FLASH_OPTIONBYTE_ERROR	spl\inc\stm8s_flash.h	75;"	macro
FLASH_PROGRAMMODE_FAST	spl\inc\stm8s_flash.h	100;"	enumerator	enum:__anon39
FLASH_PROGRAMMODE_STANDARD	spl\inc\stm8s_flash.h	99;"	enumerator	enum:__anon39
FLASH_PROGRAMTIME_STANDARD	spl\inc\stm8s_flash.h	107;"	enumerator	enum:__anon40
FLASH_PROGRAMTIME_TPROG	spl\inc\stm8s_flash.h	108;"	enumerator	enum:__anon40
FLASH_PROG_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	45;"	macro
FLASH_PROG_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	54;"	macro
FLASH_PROG_BLOCKS_NUMBER	spl\inc\stm8s_flash.h	63;"	macro
FLASH_PROG_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	44;"	macro
FLASH_PROG_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	53;"	macro
FLASH_PROG_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	62;"	macro
FLASH_PROG_START_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	41;"	macro
FLASH_PUKR_PUK	spl\inc\stm8s.h	1567;"	macro
FLASH_PUKR_RESET_VALUE	spl\inc\stm8s.h	1533;"	macro
FLASH_ProgramByte	spl\inc\stm8s_flash.h	261;"	prototype	signature:(uint32_t Address, uint8_t Data)
FLASH_ProgramByte	spl\src\stm8s_flash.c	181;"	function	signature:(uint32_t Address, uint8_t Data)
FLASH_ProgramMode_TypeDef	spl\inc\stm8s_flash.h	101;"	typedef	typeref:enum:__anon39
FLASH_ProgramOptionByte	spl\inc\stm8s_flash.h	265;"	prototype	signature:(uint16_t Address, uint8_t Data)
FLASH_ProgramOptionByte	spl\src\stm8s_flash.c	237;"	function	signature:(uint16_t Address, uint8_t Data)
FLASH_ProgramTime_TypeDef	spl\inc\stm8s_flash.h	109;"	typedef	typeref:enum:__anon40
FLASH_ProgramWord	spl\inc\stm8s_flash.h	263;"	prototype	signature:(uint32_t Address, uint32_t Data)
FLASH_ProgramWord	spl\src\stm8s_flash.c	212;"	function	signature:(uint32_t Address, uint32_t Data)
FLASH_RASS_KEY1	spl\inc\stm8s_flash.h	70;"	macro
FLASH_RASS_KEY2	spl\inc\stm8s_flash.h	71;"	macro
FLASH_ReadByte	spl\inc\stm8s_flash.h	262;"	prototype	signature:(uint32_t Address)
FLASH_ReadByte	spl\src\stm8s_flash.c	195;"	function	signature:(uint32_t Address)
FLASH_ReadOptionByte	spl\inc\stm8s_flash.h	264;"	prototype	signature:(uint16_t Address)
FLASH_ReadOptionByte	spl\src\stm8s_flash.c	303;"	function	signature:(uint16_t Address)
FLASH_SET_BYTE	spl\src\stm8s_flash.c	70;"	macro	file:
FLASH_STATUS_END_HIGH_VOLTAGE	spl\inc\stm8s_flash.h	128;"	enumerator	enum:__anon42
FLASH_STATUS_SUCCESSFUL_OPERATION	spl\inc\stm8s_flash.h	130;"	enumerator	enum:__anon42
FLASH_STATUS_TIMEOUT	spl\inc\stm8s_flash.h	131;"	enumerator	enum:__anon42
FLASH_STATUS_WRITE_PROTECTION_ERROR	spl\inc\stm8s_flash.h	132;"	enumerator	enum:__anon42
FLASH_SetLowPowerMode	spl\inc\stm8s_flash.h	267;"	prototype	signature:(FLASH_LPMode_TypeDef FLASH_LPMode)
FLASH_SetLowPowerMode	spl\src\stm8s_flash.c	340;"	function	signature:(FLASH_LPMode_TypeDef FLASH_LPMode)
FLASH_SetProgrammingTime	spl\inc\stm8s_flash.h	268;"	prototype	signature:(FLASH_ProgramTime_TypeDef FLASH_ProgTime)
FLASH_SetProgrammingTime	spl\src\stm8s_flash.c	358;"	function	signature:(FLASH_ProgramTime_TypeDef FLASH_ProgTime)
FLASH_Status_TypeDef	spl\inc\stm8s_flash.h	133;"	typedef	typeref:enum:__anon42
FLASH_TypeDef	spl\inc\stm8s.h	1523;"	typedef	typeref:struct:FLASH_struct
FLASH_Unlock	spl\inc\stm8s_flash.h	256;"	prototype	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_Unlock	spl\src\stm8s_flash.c	87;"	function	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_WaitForLastOperation	spl\inc\stm8s_flash.h	291;"	prototype	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_WaitForLastOperation	spl\src\stm8s_flash.c	549;"	function	signature:(FLASH_MemType_TypeDef FLASH_MemType)
FLASH_struct	spl\inc\stm8s.h	1509;"	struct
FMR1	spl\inc\stm8s.h	2295;"	member	struct:__anon5::__anon6::__anon12
FMR2	spl\inc\stm8s.h	2296;"	member	struct:__anon5::__anon6::__anon12
FPR	spl\inc\stm8s.h	1514;"	member	struct:FLASH_struct
FR01	spl\inc\stm8s.h	2204;"	member	struct:__anon5::__anon6::__anon8
FR02	spl\inc\stm8s.h	2205;"	member	struct:__anon5::__anon6::__anon8
FR03	spl\inc\stm8s.h	2206;"	member	struct:__anon5::__anon6::__anon8
FR04	spl\inc\stm8s.h	2207;"	member	struct:__anon5::__anon6::__anon8
FR05	spl\inc\stm8s.h	2208;"	member	struct:__anon5::__anon6::__anon8
FR06	spl\inc\stm8s.h	2209;"	member	struct:__anon5::__anon6::__anon8
FR07	spl\inc\stm8s.h	2210;"	member	struct:__anon5::__anon6::__anon8
FR08	spl\inc\stm8s.h	2211;"	member	struct:__anon5::__anon6::__anon8
FR09	spl\inc\stm8s.h	2213;"	member	struct:__anon5::__anon6::__anon8
FR10	spl\inc\stm8s.h	2214;"	member	struct:__anon5::__anon6::__anon8
FR11	spl\inc\stm8s.h	2215;"	member	struct:__anon5::__anon6::__anon8
FR12	spl\inc\stm8s.h	2216;"	member	struct:__anon5::__anon6::__anon8
FR13	spl\inc\stm8s.h	2217;"	member	struct:__anon5::__anon6::__anon8
FR14	spl\inc\stm8s.h	2218;"	member	struct:__anon5::__anon6::__anon8
FR15	spl\inc\stm8s.h	2219;"	member	struct:__anon5::__anon6::__anon8
FR16	spl\inc\stm8s.h	2220;"	member	struct:__anon5::__anon6::__anon8
FREQR	spl\inc\stm8s.h	1327;"	member	struct:I2C_struct
F_CPU	main.c	59;"	macro	file:
Filter	spl\inc\stm8s.h	2221;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon8
Filter01	spl\inc\stm8s.h	2242;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon9
Filter23	spl\inc\stm8s.h	2263;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon10
Filter45	spl\inc\stm8s.h	2284;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon11
FlagStatus	spl\inc\stm8s.h	232;"	typedef	typeref:enum:__anon2
FunctionalState	spl\inc\stm8s.h	234;"	typedef	typeref:enum:__anon3
GCR	spl\inc\stm8s.h	2519;"	member	struct:CFG_struct
GPIOA	spl\inc\stm8s.h	2626;"	macro
GPIOA_BaseAddress	spl\inc\stm8s.h	2556;"	macro
GPIOB	spl\inc\stm8s.h	2628;"	macro
GPIOB_BaseAddress	spl\inc\stm8s.h	2557;"	macro
GPIOC	spl\inc\stm8s.h	2630;"	macro
GPIOC_BaseAddress	spl\inc\stm8s.h	2558;"	macro
GPIOD	spl\inc\stm8s.h	2632;"	macro
GPIOD_BaseAddress	spl\inc\stm8s.h	2559;"	macro
GPIOE	spl\inc\stm8s.h	2634;"	macro
GPIOE_BaseAddress	spl\inc\stm8s.h	2560;"	macro
GPIOF	spl\inc\stm8s.h	2636;"	macro
GPIOF_BaseAddress	spl\inc\stm8s.h	2561;"	macro
GPIOG	spl\inc\stm8s.h	2640;"	macro
GPIOG_BaseAddress	spl\inc\stm8s.h	2562;"	macro
GPIOH	spl\inc\stm8s.h	2645;"	macro
GPIOH_BaseAddress	spl\inc\stm8s.h	2563;"	macro
GPIOI	spl\inc\stm8s.h	2646;"	macro
GPIOI_BaseAddress	spl\inc\stm8s.h	2564;"	macro
GPIO_CR1_RESET_VALUE	spl\inc\stm8s.h	280;"	macro
GPIO_CR2_RESET_VALUE	spl\inc\stm8s.h	281;"	macro
GPIO_DDR_RESET_VALUE	spl\inc\stm8s.h	279;"	macro
GPIO_DeInit	spl\inc\stm8s_gpio.h	139;"	prototype	signature:(GPIO_TypeDef* GPIOx)
GPIO_DeInit	spl\src\stm8s_gpio.c	53;"	function	signature:(GPIO_TypeDef* GPIOx)
GPIO_ExternalPullUpConfig	spl\inc\stm8s_gpio.h	148;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, FunctionalState NewState)
GPIO_ExternalPullUpConfig	spl\src\stm8s_gpio.c	225;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, FunctionalState NewState)
GPIO_Init	spl\inc\stm8s_gpio.h	140;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, GPIO_Mode_TypeDef GPIO_Mode)
GPIO_Init	spl\src\stm8s_gpio.c	71;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin, GPIO_Mode_TypeDef GPIO_Mode)
GPIO_MODE_IN_FL_IT	spl\inc\stm8s_gpio.h	58;"	enumerator	enum:__anon44
GPIO_MODE_IN_FL_NO_IT	spl\inc\stm8s_gpio.h	56;"	enumerator	enum:__anon44
GPIO_MODE_IN_PU_IT	spl\inc\stm8s_gpio.h	59;"	enumerator	enum:__anon44
GPIO_MODE_IN_PU_NO_IT	spl\inc\stm8s_gpio.h	57;"	enumerator	enum:__anon44
GPIO_MODE_OUT_OD_HIZ_FAST	spl\inc\stm8s_gpio.h	64;"	enumerator	enum:__anon44
GPIO_MODE_OUT_OD_HIZ_SLOW	spl\inc\stm8s_gpio.h	66;"	enumerator	enum:__anon44
GPIO_MODE_OUT_OD_LOW_FAST	spl\inc\stm8s_gpio.h	60;"	enumerator	enum:__anon44
GPIO_MODE_OUT_OD_LOW_SLOW	spl\inc\stm8s_gpio.h	62;"	enumerator	enum:__anon44
GPIO_MODE_OUT_PP_HIGH_FAST	spl\inc\stm8s_gpio.h	65;"	enumerator	enum:__anon44
GPIO_MODE_OUT_PP_HIGH_SLOW	spl\inc\stm8s_gpio.h	67;"	enumerator	enum:__anon44
GPIO_MODE_OUT_PP_LOW_FAST	spl\inc\stm8s_gpio.h	61;"	enumerator	enum:__anon44
GPIO_MODE_OUT_PP_LOW_SLOW	spl\inc\stm8s_gpio.h	63;"	enumerator	enum:__anon44
GPIO_Mode_TypeDef	spl\inc\stm8s_gpio.h	68;"	typedef	typeref:enum:__anon44
GPIO_ODR_RESET_VALUE	spl\inc\stm8s.h	278;"	macro
GPIO_PIN_0	spl\inc\stm8s_gpio.h	77;"	enumerator	enum:__anon45
GPIO_PIN_1	spl\inc\stm8s_gpio.h	78;"	enumerator	enum:__anon45
GPIO_PIN_2	spl\inc\stm8s_gpio.h	79;"	enumerator	enum:__anon45
GPIO_PIN_3	spl\inc\stm8s_gpio.h	80;"	enumerator	enum:__anon45
GPIO_PIN_4	spl\inc\stm8s_gpio.h	81;"	enumerator	enum:__anon45
GPIO_PIN_5	spl\inc\stm8s_gpio.h	82;"	enumerator	enum:__anon45
GPIO_PIN_6	spl\inc\stm8s_gpio.h	83;"	enumerator	enum:__anon45
GPIO_PIN_7	spl\inc\stm8s_gpio.h	84;"	enumerator	enum:__anon45
GPIO_PIN_ALL	spl\inc\stm8s_gpio.h	87;"	enumerator	enum:__anon45
GPIO_PIN_HNIB	spl\inc\stm8s_gpio.h	86;"	enumerator	enum:__anon45
GPIO_PIN_LNIB	spl\inc\stm8s_gpio.h	85;"	enumerator	enum:__anon45
GPIO_Pin_TypeDef	spl\inc\stm8s_gpio.h	88;"	typedef	typeref:enum:__anon45
GPIO_ReadInputData	spl\inc\stm8s_gpio.h	145;"	prototype	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadInputData	spl\src\stm8s_gpio.c	202;"	function	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadInputPin	spl\inc\stm8s_gpio.h	147;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin)
GPIO_ReadInputPin	spl\src\stm8s_gpio.c	213;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef GPIO_Pin)
GPIO_ReadOutputData	spl\inc\stm8s_gpio.h	146;"	prototype	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadOutputData	spl\src\stm8s_gpio.c	191;"	function	signature:(GPIO_TypeDef* GPIOx)
GPIO_TypeDef	spl\inc\stm8s.h	272;"	typedef	typeref:struct:GPIO_struct
GPIO_Write	spl\inc\stm8s_gpio.h	141;"	prototype	signature:(GPIO_TypeDef* GPIOx, uint8_t PortVal)
GPIO_Write	spl\src\stm8s_gpio.c	141;"	function	signature:(GPIO_TypeDef* GPIOx, uint8_t PortVal)
GPIO_WriteHigh	spl\inc\stm8s_gpio.h	142;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_WriteHigh	spl\src\stm8s_gpio.c	154;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_WriteLow	spl\inc\stm8s_gpio.h	143;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_WriteLow	spl\src\stm8s_gpio.c	167;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_WriteReverse	spl\inc\stm8s_gpio.h	144;"	prototype	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_WriteReverse	spl\src\stm8s_gpio.c	180;"	function	signature:(GPIO_TypeDef* GPIOx, GPIO_Pin_TypeDef PortPins)
GPIO_struct	spl\inc\stm8s.h	264;"	struct
GTR	spl\inc\stm8s.h	1773;"	member	struct:UART1_struct
GTR	spl\inc\stm8s.h	1872;"	member	struct:UART2_struct
GTR	spl\inc\stm8s.h	2071;"	member	struct:UART4_struct
HSE_VALUE	spl\inc\stm8s.h	108;"	macro
HSE_VALUE	spl\inc\stm8s.h	110;"	macro
HSIDivFactor	spl\src\stm8s_clk.c	48;"	variable
HSITRIMR	spl\inc\stm8s.h	517;"	member	struct:CLK_struct
HSI_VALUE	spl\inc\stm8s.h	117;"	macro
HTRH	spl\inc\stm8s.h	324;"	member	struct:ADC1_struct
HTRL	spl\inc\stm8s.h	325;"	member	struct:ADC1_struct
I2C	spl\inc\stm8s.h	2655;"	macro
I2C_ACK_CURR	spl\inc\stm8s_i2c.h	56;"	enumerator	enum:__anon47
I2C_ACK_NEXT	spl\inc\stm8s_i2c.h	57;"	enumerator	enum:__anon47
I2C_ACK_NONE	spl\inc\stm8s_i2c.h	55;"	enumerator	enum:__anon47
I2C_ADDMODE_10BIT	spl\inc\stm8s_i2c.h	66;"	enumerator	enum:__anon48
I2C_ADDMODE_7BIT	spl\inc\stm8s_i2c.h	65;"	enumerator	enum:__anon48
I2C_Ack_TypeDef	spl\inc\stm8s_i2c.h	58;"	typedef	typeref:enum:__anon47
I2C_AcknowledgeConfig	spl\inc\stm8s_i2c.h	515;"	prototype	signature:(I2C_Ack_TypeDef Ack)
I2C_AcknowledgeConfig	spl\src\stm8s_i2c.c	345;"	function	signature:(I2C_Ack_TypeDef Ack)
I2C_AddMode_TypeDef	spl\inc\stm8s_i2c.h	67;"	typedef	typeref:enum:__anon48
I2C_BaseAddress	spl\inc\stm8s.h	2574;"	macro
I2C_CCRH_CCR	spl\inc\stm8s.h	1417;"	macro
I2C_CCRH_DUTY	spl\inc\stm8s.h	1416;"	macro
I2C_CCRH_FS	spl\inc\stm8s.h	1415;"	macro
I2C_CCRH_RESET_VALUE	spl\inc\stm8s.h	1358;"	macro
I2C_CCRL_CCR	spl\inc\stm8s.h	1413;"	macro
I2C_CCRL_RESET_VALUE	spl\inc\stm8s.h	1357;"	macro
I2C_CR1_ENGC	spl\inc\stm8s.h	1370;"	macro
I2C_CR1_NOSTRETCH	spl\inc\stm8s.h	1369;"	macro
I2C_CR1_PE	spl\inc\stm8s.h	1371;"	macro
I2C_CR1_RESET_VALUE	spl\inc\stm8s.h	1347;"	macro
I2C_CR2_ACK	spl\inc\stm8s.h	1375;"	macro
I2C_CR2_POS	spl\inc\stm8s.h	1374;"	macro
I2C_CR2_RESET_VALUE	spl\inc\stm8s.h	1348;"	macro
I2C_CR2_START	spl\inc\stm8s.h	1377;"	macro
I2C_CR2_STOP	spl\inc\stm8s.h	1376;"	macro
I2C_CR2_SWRST	spl\inc\stm8s.h	1373;"	macro
I2C_CheckEvent	spl\inc\stm8s_i2c.h	603;"	prototype	signature:(I2C_Event_TypeDef I2C_Event)
I2C_CheckEvent	spl\src\stm8s_i2c.c	578;"	function	signature:(I2C_Event_TypeDef I2C_Event)
I2C_ClearFlag	spl\inc\stm8s_i2c.h	620;"	prototype	signature:(I2C_Flag_TypeDef I2C_FLAG)
I2C_ClearFlag	spl\src\stm8s_i2c.c	759;"	function	signature:(I2C_Flag_TypeDef I2C_FLAG)
I2C_ClearITPendingBit	spl\inc\stm8s_i2c.h	622;"	prototype	signature:(I2C_ITPendingBit_TypeDef I2C_ITPendingBit)
I2C_ClearITPendingBit	spl\src\stm8s_i2c.c	871;"	function	signature:(I2C_ITPendingBit_TypeDef I2C_ITPendingBit)
I2C_Cmd	spl\inc\stm8s_i2c.h	509;"	prototype	signature:(FunctionalState NewState)
I2C_Cmd	spl\src\stm8s_i2c.c	202;"	function	signature:(FunctionalState NewState)
I2C_DIRECTION_RX	spl\inc\stm8s_i2c.h	87;"	enumerator	enum:__anon50
I2C_DIRECTION_TX	spl\inc\stm8s_i2c.h	86;"	enumerator	enum:__anon50
I2C_DR_DR	spl\inc\stm8s.h	1388;"	macro
I2C_DR_RESET_VALUE	spl\inc\stm8s.h	1352;"	macro
I2C_DUTYCYCLE_16_9	spl\inc\stm8s_i2c.h	47;"	enumerator	enum:__anon46
I2C_DUTYCYCLE_2	spl\inc\stm8s_i2c.h	46;"	enumerator	enum:__anon46
I2C_DeInit	spl\inc\stm8s_i2c.h	505;"	prototype	signature:(void)
I2C_DeInit	spl\src\stm8s_i2c.c	67;"	function	signature:(void)
I2C_Direction_TypeDef	spl\inc\stm8s_i2c.h	88;"	typedef	typeref:enum:__anon50
I2C_DutyCycle_TypeDef	spl\inc\stm8s_i2c.h	48;"	typedef	typeref:enum:__anon46
I2C_EVENT_MASTER_BYTE_RECEIVED	spl\inc\stm8s_i2c.h	242;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_BYTE_TRANSMITTED	spl\inc\stm8s_i2c.h	249;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_BYTE_TRANSMITTING	spl\inc\stm8s_i2c.h	246;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_MODE_ADDRESS10	spl\inc\stm8s_i2c.h	210;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_MODE_SELECT	spl\inc\stm8s_i2c.h	178;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED	spl\inc\stm8s_i2c.h	208;"	enumerator	enum:__anon53
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED	spl\inc\stm8s_i2c.h	207;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_ACK_FAILURE	spl\inc\stm8s_i2c.h	324;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_BYTE_RECEIVED	spl\inc\stm8s_i2c.h	315;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_BYTE_TRANSMITTED	spl\inc\stm8s_i2c.h	321;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_BYTE_TRANSMITTING	spl\inc\stm8s_i2c.h	322;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED	spl\inc\stm8s_i2c.h	284;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED	spl\inc\stm8s_i2c.h	280;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_STOP_DETECTED	spl\inc\stm8s_i2c.h	317;"	enumerator	enum:__anon53
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED	spl\inc\stm8s_i2c.h	281;"	enumerator	enum:__anon53
I2C_Event_TypeDef	spl\inc\stm8s_i2c.h	325;"	typedef	typeref:enum:__anon53
I2C_FLAG_ACKNOWLEDGEFAILURE	spl\inc\stm8s_i2c.h	114;"	enumerator	enum:__anon51
I2C_FLAG_ADDRESSSENTMATCHED	spl\inc\stm8s_i2c.h	108;"	enumerator	enum:__anon51
I2C_FLAG_ARBITRATIONLOSS	spl\inc\stm8s_i2c.h	115;"	enumerator	enum:__anon51
I2C_FLAG_BUSBUSY	spl\inc\stm8s_i2c.h	121;"	enumerator	enum:__anon51
I2C_FLAG_BUSERROR	spl\inc\stm8s_i2c.h	116;"	enumerator	enum:__anon51
I2C_FLAG_GENERALCALL	spl\inc\stm8s_i2c.h	119;"	enumerator	enum:__anon51
I2C_FLAG_HEADERSENT	spl\inc\stm8s_i2c.h	106;"	enumerator	enum:__anon51
I2C_FLAG_MASTERSLAVE	spl\inc\stm8s_i2c.h	122;"	enumerator	enum:__anon51
I2C_FLAG_OVERRUNUNDERRUN	spl\inc\stm8s_i2c.h	113;"	enumerator	enum:__anon51
I2C_FLAG_RXNOTEMPTY	spl\inc\stm8s_i2c.h	104;"	enumerator	enum:__anon51
I2C_FLAG_STARTDETECTION	spl\inc\stm8s_i2c.h	109;"	enumerator	enum:__anon51
I2C_FLAG_STOPDETECTION	spl\inc\stm8s_i2c.h	105;"	enumerator	enum:__anon51
I2C_FLAG_TRANSFERFINISHED	spl\inc\stm8s_i2c.h	107;"	enumerator	enum:__anon51
I2C_FLAG_TRANSMITTERRECEIVER	spl\inc\stm8s_i2c.h	120;"	enumerator	enum:__anon51
I2C_FLAG_TXEMPTY	spl\inc\stm8s_i2c.h	103;"	enumerator	enum:__anon51
I2C_FLAG_WAKEUPFROMHALT	spl\inc\stm8s_i2c.h	112;"	enumerator	enum:__anon51
I2C_FREQR_FREQ	spl\inc\stm8s.h	1379;"	macro
I2C_FREQR_RESET_VALUE	spl\inc\stm8s.h	1349;"	macro
I2C_FastModeDutyCycleConfig	spl\inc\stm8s_i2c.h	516;"	prototype	signature:(I2C_DutyCycle_TypeDef I2C_DutyCycle)
I2C_FastModeDutyCycleConfig	spl\src\stm8s_i2c.c	405;"	function	signature:(I2C_DutyCycle_TypeDef I2C_DutyCycle)
I2C_Flag_TypeDef	spl\inc\stm8s_i2c.h	123;"	typedef	typeref:enum:__anon51
I2C_GeneralCallCmd	spl\inc\stm8s_i2c.h	510;"	prototype	signature:(FunctionalState NewState)
I2C_GeneralCallCmd	spl\src\stm8s_i2c.c	225;"	function	signature:(FunctionalState NewState)
I2C_GenerateSTART	spl\inc\stm8s_i2c.h	511;"	prototype	signature:(FunctionalState NewState)
I2C_GenerateSTART	spl\src\stm8s_i2c.c	250;"	function	signature:(FunctionalState NewState)
I2C_GenerateSTOP	spl\inc\stm8s_i2c.h	512;"	prototype	signature:(FunctionalState NewState)
I2C_GenerateSTOP	spl\src\stm8s_i2c.c	273;"	function	signature:(FunctionalState NewState)
I2C_GetFlagStatus	spl\inc\stm8s_i2c.h	615;"	prototype	signature:(I2C_Flag_TypeDef I2C_Flag)
I2C_GetFlagStatus	spl\src\stm8s_i2c.c	679;"	function	signature:(I2C_Flag_TypeDef I2C_Flag)
I2C_GetITStatus	spl\inc\stm8s_i2c.h	621;"	prototype	signature:(I2C_ITPendingBit_TypeDef I2C_ITPendingBit)
I2C_GetITStatus	spl\src\stm8s_i2c.c	791;"	function	signature:(I2C_ITPendingBit_TypeDef I2C_ITPendingBit)
I2C_GetLastEvent	spl\inc\stm8s_i2c.h	609;"	prototype	signature:(void)
I2C_GetLastEvent	spl\src\stm8s_i2c.c	628;"	function	signature:(void)
I2C_IRQHandler	stm8s_it.h	94;"	prototype	signature:(void)
I2C_ITConfig	spl\inc\stm8s_i2c.h	517;"	prototype	signature:(I2C_IT_TypeDef I2C_IT, FunctionalState NewState)
I2C_ITConfig	spl\src\stm8s_i2c.c	381;"	function	signature:(I2C_IT_TypeDef I2C_IT, FunctionalState NewState)
I2C_ITPENDINGBIT_ACKNOWLEDGEFAILURE	spl\inc\stm8s_i2c.h	149;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_ADDRESSSENTMATCHED	spl\inc\stm8s_i2c.h	143;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_ARBITRATIONLOSS	spl\inc\stm8s_i2c.h	150;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_BUSERROR	spl\inc\stm8s_i2c.h	151;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_HEADERSENT	spl\inc\stm8s_i2c.h	141;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_OVERRUNUNDERRUN	spl\inc\stm8s_i2c.h	148;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_RXNOTEMPTY	spl\inc\stm8s_i2c.h	139;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_STARTDETECTION	spl\inc\stm8s_i2c.h	144;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_STOPDETECTION	spl\inc\stm8s_i2c.h	140;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_TRANSFERFINISHED	spl\inc\stm8s_i2c.h	142;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_TXEMPTY	spl\inc\stm8s_i2c.h	138;"	enumerator	enum:__anon52
I2C_ITPENDINGBIT_WAKEUPFROMHALT	spl\inc\stm8s_i2c.h	147;"	enumerator	enum:__anon52
I2C_ITPendingBit_TypeDef	spl\inc\stm8s_i2c.h	152;"	typedef	typeref:enum:__anon52
I2C_ITR_ITBUFEN	spl\inc\stm8s.h	1409;"	macro
I2C_ITR_ITERREN	spl\inc\stm8s.h	1411;"	macro
I2C_ITR_ITEVTEN	spl\inc\stm8s.h	1410;"	macro
I2C_ITR_RESET_VALUE	spl\inc\stm8s.h	1356;"	macro
I2C_IT_BUF	spl\inc\stm8s_i2c.h	77;"	enumerator	enum:__anon49
I2C_IT_ERR	spl\inc\stm8s_i2c.h	75;"	enumerator	enum:__anon49
I2C_IT_EVT	spl\inc\stm8s_i2c.h	76;"	enumerator	enum:__anon49
I2C_IT_TypeDef	spl\inc\stm8s_i2c.h	78;"	typedef	typeref:enum:__anon49
I2C_Init	spl\inc\stm8s_i2c.h	506;"	prototype	signature:(uint32_t OutputClockFrequencyHz, uint16_t OwnAddress, I2C_DutyCycle_TypeDef I2C_DutyCycle, I2C_Ack_TypeDef Ack, I2C_AddMode_TypeDef AddMode, uint8_t InputClockFrequencyMHz )
I2C_Init	spl\src\stm8s_i2c.c	96;"	function	signature:(uint32_t OutputClockFrequencyHz, uint16_t OwnAddress, I2C_DutyCycle_TypeDef I2C_DutyCycle, I2C_Ack_TypeDef Ack, I2C_AddMode_TypeDef AddMode, uint8_t InputClockFrequencyMHz )
I2C_MAX_FAST_FREQ	spl\inc\stm8s_i2c.h	336;"	macro
I2C_MAX_INPUT_FREQ	spl\inc\stm8s_i2c.h	338;"	macro
I2C_MAX_INPUT_FREQ	spl\inc\stm8s_i2c.h	340;"	macro
I2C_MAX_STANDARD_FREQ	spl\inc\stm8s_i2c.h	335;"	macro
I2C_OARH_ADD	spl\inc\stm8s.h	1386;"	macro
I2C_OARH_ADDCONF	spl\inc\stm8s.h	1385;"	macro
I2C_OARH_ADDMODE	spl\inc\stm8s.h	1384;"	macro
I2C_OARH_RESET_VALUE	spl\inc\stm8s.h	1351;"	macro
I2C_OARL_ADD	spl\inc\stm8s.h	1381;"	macro
I2C_OARL_ADD0	spl\inc\stm8s.h	1382;"	macro
I2C_OARL_RESET_VALUE	spl\inc\stm8s.h	1350;"	macro
I2C_ReceiveData	spl\inc\stm8s_i2c.h	518;"	prototype	signature:(void)
I2C_ReceiveData	spl\src\stm8s_i2c.c	427;"	function	signature:(void)
I2C_SR1_ADD10	spl\inc\stm8s.h	1393;"	macro
I2C_SR1_ADDR	spl\inc\stm8s.h	1395;"	macro
I2C_SR1_BTF	spl\inc\stm8s.h	1394;"	macro
I2C_SR1_RESET_VALUE	spl\inc\stm8s.h	1353;"	macro
I2C_SR1_RXNE	spl\inc\stm8s.h	1391;"	macro
I2C_SR1_SB	spl\inc\stm8s.h	1396;"	macro
I2C_SR1_STOPF	spl\inc\stm8s.h	1392;"	macro
I2C_SR1_TXE	spl\inc\stm8s.h	1390;"	macro
I2C_SR2_AF	spl\inc\stm8s.h	1400;"	macro
I2C_SR2_ARLO	spl\inc\stm8s.h	1401;"	macro
I2C_SR2_BERR	spl\inc\stm8s.h	1402;"	macro
I2C_SR2_OVR	spl\inc\stm8s.h	1399;"	macro
I2C_SR2_RESET_VALUE	spl\inc\stm8s.h	1354;"	macro
I2C_SR2_WUFH	spl\inc\stm8s.h	1398;"	macro
I2C_SR3_BUSY	spl\inc\stm8s.h	1406;"	macro
I2C_SR3_GENCALL	spl\inc\stm8s.h	1404;"	macro
I2C_SR3_MSL	spl\inc\stm8s.h	1407;"	macro
I2C_SR3_RESET_VALUE	spl\inc\stm8s.h	1355;"	macro
I2C_SR3_TRA	spl\inc\stm8s.h	1405;"	macro
I2C_Send7bitAddress	spl\inc\stm8s_i2c.h	519;"	prototype	signature:(uint8_t Address, I2C_Direction_TypeDef Direction)
I2C_Send7bitAddress	spl\src\stm8s_i2c.c	440;"	function	signature:(uint8_t Address, I2C_Direction_TypeDef Direction)
I2C_SendData	spl\inc\stm8s_i2c.h	520;"	prototype	signature:(uint8_t Data)
I2C_SendData	spl\src\stm8s_i2c.c	458;"	function	signature:(uint8_t Data)
I2C_SoftwareResetCmd	spl\inc\stm8s_i2c.h	513;"	prototype	signature:(FunctionalState NewState)
I2C_SoftwareResetCmd	spl\src\stm8s_i2c.c	296;"	function	signature:(FunctionalState NewState)
I2C_StretchClockCmd	spl\inc\stm8s_i2c.h	514;"	prototype	signature:(FunctionalState NewState)
I2C_StretchClockCmd	spl\src\stm8s_i2c.c	320;"	function	signature:(FunctionalState NewState)
I2C_TRISER_RESET_VALUE	spl\inc\stm8s.h	1359;"	macro
I2C_TRISER_TRISE	spl\inc\stm8s.h	1419;"	macro
I2C_TypeDef	spl\inc\stm8s.h	1341;"	typedef	typeref:struct:I2C_struct
I2C_struct	spl\inc\stm8s.h	1323;"	struct
IAPSR	spl\inc\stm8s.h	1516;"	member	struct:FLASH_struct
ICKR	spl\inc\stm8s.h	505;"	member	struct:CLK_struct
ICR	spl\inc\stm8s.h	1695;"	member	struct:SPI_struct
IDR	spl\inc\stm8s.h	267;"	member	struct:GPIO_struct
IER	spl\inc\stm8s.h	1060;"	member	struct:TIM4_struct
IER	spl\inc\stm8s.h	1121;"	member	struct:TIM5_struct
IER	spl\inc\stm8s.h	1260;"	member	struct:TIM6_struct
IER	spl\inc\stm8s.h	2176;"	member	struct:__anon5
IER	spl\inc\stm8s.h	613;"	member	struct:TIM1_struct
IER	spl\inc\stm8s.h	826;"	member	struct:TIM2_struct
IER	spl\inc\stm8s.h	950;"	member	struct:TIM3_struct
INTERRUPT	spl\inc\stm8s.h	2769;"	macro
INTERRUPT	spl\inc\stm8s.h	2771;"	macro
INTERRUPT_HANDLER	spl\inc\stm8s.h	2747;"	macro
INTERRUPT_HANDLER	spl\inc\stm8s.h	2752;"	macro
INTERRUPT_HANDLER	spl\inc\stm8s.h	2759;"	macro
INTERRUPT_HANDLER_TRAP	spl\inc\stm8s.h	2748;"	macro
INTERRUPT_HANDLER_TRAP	spl\inc\stm8s.h	2753;"	macro
INTERRUPT_HANDLER_TRAP	spl\inc\stm8s.h	2762;"	macro
INTERRUPT_HANDLER_TRAP	stm8s_it.c	79;"	function
IN_RAM	spl\inc\stm8s.h	170;"	macro
IN_RAM	spl\inc\stm8s.h	172;"	macro
IN_RAM	spl\inc\stm8s.h	174;"	macro
IN_RAM	spl\inc\stm8s.h	177;"	macro
IN_RAM	spl\src\stm8s_flash.c	598;"	function	signature:(void FLASH_EraseBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType))
IN_RAM	spl\src\stm8s_flash.c	655;"	function	signature:(void FLASH_ProgramBlock(uint16_t BlockNum, FLASH_MemType_TypeDef FLASH_MemType, FLASH_ProgramMode_TypeDef FLASH_ProgMode, uint8_t *Buffer))
IO_Init	main.c	223;"	function	signature:(void)
ISPR1	spl\inc\stm8s.h	1432;"	member	struct:ITC_struct
ISPR2	spl\inc\stm8s.h	1433;"	member	struct:ITC_struct
ISPR3	spl\inc\stm8s.h	1434;"	member	struct:ITC_struct
ISPR4	spl\inc\stm8s.h	1435;"	member	struct:ITC_struct
ISPR5	spl\inc\stm8s.h	1436;"	member	struct:ITC_struct
ISPR6	spl\inc\stm8s.h	1437;"	member	struct:ITC_struct
ISPR7	spl\inc\stm8s.h	1438;"	member	struct:ITC_struct
ISPR8	spl\inc\stm8s.h	1439;"	member	struct:ITC_struct
IS_ADC1_ALIGN_OK	spl\inc\stm8s_adc1.h	207;"	macro
IS_ADC1_BUFFER_OK	spl\inc\stm8s_adc1.h	290;"	macro
IS_ADC1_CHANNEL_OK	spl\inc\stm8s_adc1.h	275;"	macro
IS_ADC1_CONVERSIONMODE_OK	spl\inc\stm8s_adc1.h	269;"	macro
IS_ADC1_EXTTRIG_OK	spl\inc\stm8s_adc1.h	201;"	macro
IS_ADC1_FLAG_OK	spl\inc\stm8s_adc1.h	219;"	macro
IS_ADC1_ITPENDINGBIT_OK	spl\inc\stm8s_adc1.h	236;"	macro
IS_ADC1_IT_OK	spl\inc\stm8s_adc1.h	213;"	macro
IS_ADC1_PRESSEL_OK	spl\inc\stm8s_adc1.h	189;"	macro
IS_ADC1_SCHMITTTRIG_OK	spl\inc\stm8s_adc1.h	253;"	macro
IS_AWU_TIMEBASE_OK	spl\inc\stm8s_awu.h	98;"	macro
IS_BEEP_FREQUENCY_OK	spl\inc\stm8s_beep.h	84;"	macro
IS_CLK_CSSCONFIG_OK	spl\inc\stm8s_clk.h	240;"	macro
IS_CLK_CURRENTCLOCKSTATE_OK	spl\inc\stm8s_clk.h	234;"	macro
IS_CLK_FLAG_OK	spl\inc\stm8s_clk.h	301;"	macro
IS_CLK_HSIPRESCALER_OK	spl\inc\stm8s_clk.h	319;"	macro
IS_CLK_HSITRIMVALUE_OK	spl\inc\stm8s_clk.h	254;"	macro
IS_CLK_IT_OK	spl\inc\stm8s_clk.h	314;"	macro
IS_CLK_OUTPUT_OK	spl\inc\stm8s_clk.h	266;"	macro
IS_CLK_PERIPHERAL_OK	spl\inc\stm8s_clk.h	283;"	macro
IS_CLK_PRESCALER_OK	spl\inc\stm8s_clk.h	327;"	macro
IS_CLK_SOURCE_OK	spl\inc\stm8s_clk.h	247;"	macro
IS_CLK_SWIMDIVIDER_OK	spl\inc\stm8s_clk.h	343;"	macro
IS_CLK_SWITCHMODE_OK	spl\inc\stm8s_clk.h	229;"	macro
IS_EXTI_PINMASK_OK	spl\inc\stm8s_exti.h	109;"	macro
IS_EXTI_PORT_OK	spl\inc\stm8s_exti.h	99;"	macro
IS_EXTI_SENSITIVITY_OK	spl\inc\stm8s_exti.h	83;"	macro
IS_EXTI_TLISENSITIVITY_OK	spl\inc\stm8s_exti.h	92;"	macro
IS_FLASH_ADDRESS_OK	spl\inc\stm8s_flash.h	179;"	macro
IS_FLASH_DATA_ADDRESS_OK	spl\inc\stm8s_flash.h	173;"	macro
IS_FLASH_DATA_BLOCK_NUMBER_OK	spl\inc\stm8s_flash.h	190;"	macro
IS_FLASH_FLAGS_OK	spl\inc\stm8s_flash.h	236;"	macro
IS_FLASH_FLAGS_OK	spl\inc\stm8s_flash.h	242;"	macro
IS_FLASH_LOW_POWER_MODE_OK	spl\inc\stm8s_flash.h	218;"	macro
IS_FLASH_PROGRAM_MODE_OK	spl\inc\stm8s_flash.h	203;"	macro
IS_FLASH_PROGRAM_TIME_OK	spl\inc\stm8s_flash.h	210;"	macro
IS_FLASH_PROG_ADDRESS_OK	spl\inc\stm8s_flash.h	166;"	macro
IS_FLASH_PROG_BLOCK_NUMBER_OK	spl\inc\stm8s_flash.h	185;"	macro
IS_FUNCTIONALSTATE_OK	spl\inc\stm8s.h	235;"	macro
IS_GPIO_MODE_OK	spl\inc\stm8s_gpio.h	110;"	macro
IS_GPIO_PIN_OK	spl\inc\stm8s_gpio.h	128;"	macro
IS_I2C_ACK_OK	spl\inc\stm8s_i2c.h	368;"	macro
IS_I2C_ADDMODE_OK	spl\inc\stm8s_i2c.h	376;"	macro
IS_I2C_ADDRESS_OK	spl\inc\stm8s_i2c.h	480;"	macro
IS_I2C_CLEAR_FLAG_OK	spl\inc\stm8s_i2c.h	422;"	macro
IS_I2C_CLEAR_ITPENDINGBIT_OK	spl\inc\stm8s_i2c.h	446;"	macro
IS_I2C_DIRECTION_OK	spl\inc\stm8s_i2c.h	394;"	macro
IS_I2C_DUTYCYCLE_OK	spl\inc\stm8s_i2c.h	361;"	macro
IS_I2C_EVENT_OK	spl\inc\stm8s_i2c.h	456;"	macro
IS_I2C_FLAG_OK	spl\inc\stm8s_i2c.h	401;"	macro
IS_I2C_INPUT_CLOCK_FREQ_OK	spl\inc\stm8s_i2c.h	486;"	macro
IS_I2C_INTERRUPT_OK	spl\inc\stm8s_i2c.h	383;"	macro
IS_I2C_ITPENDINGBIT_OK	spl\inc\stm8s_i2c.h	428;"	macro
IS_I2C_OUTPUT_CLOCK_FREQ_OK	spl\inc\stm8s_i2c.h	493;"	macro
IS_I2C_OWN_ADDRESS_OK	spl\inc\stm8s_i2c.h	476;"	macro
IS_ITC_INTERRUPTS_DISABLED	spl\inc\stm8s_itc.h	161;"	macro
IS_ITC_IRQ_OK	spl\inc\stm8s_itc.h	151;"	macro
IS_ITC_PRIORITY_OK	spl\inc\stm8s_itc.h	154;"	macro
IS_IWDG_PRESCALER_OK	spl\inc\stm8s_iwdg.h	65;"	macro
IS_IWDG_WRITEACCESS_MODE_OK	spl\inc\stm8s_iwdg.h	77;"	macro
IS_LSI_FREQUENCY_OK	spl\inc\stm8s_awu.h	120;"	macro
IS_LSI_FREQUENCY_OK	spl\inc\stm8s_beep.h	92;"	macro
IS_MEMORY_TYPE_OK	spl\inc\stm8s_flash.h	196;"	macro
IS_OPTION_BYTE_ADDRESS_OK	spl\inc\stm8s_flash.h	227;"	macro
IS_RST_FLAG_OK	spl\inc\stm8s_rst.h	66;"	macro
IS_SPI_BAUDRATE_PRESCALER_OK	spl\inc\stm8s_spi.h	212;"	macro
IS_SPI_CLEAR_FLAGS_OK	spl\inc\stm8s_spi.h	264;"	macro
IS_SPI_CLEAR_IT_OK	spl\inc\stm8s_spi.h	292;"	macro
IS_SPI_CONFIG_IT_OK	spl\inc\stm8s_spi.h	271;"	macro
IS_SPI_CRC_OK	spl\inc\stm8s_spi.h	244;"	macro
IS_SPI_CRC_POLYNOMIAL_OK	spl\inc\stm8s_spi.h	201;"	macro
IS_SPI_DATA_DIRECTION_OK	spl\inc\stm8s_spi.h	177;"	macro
IS_SPI_DIRECTION_OK	spl\inc\stm8s_spi.h	186;"	macro
IS_SPI_FIRSTBIT_OK	spl\inc\stm8s_spi.h	237;"	macro
IS_SPI_FLAGS_OK	spl\inc\stm8s_spi.h	251;"	macro
IS_SPI_GET_IT_OK	spl\inc\stm8s_spi.h	280;"	macro
IS_SPI_MODE_OK	spl\inc\stm8s_spi.h	206;"	macro
IS_SPI_PHASE_OK	spl\inc\stm8s_spi.h	230;"	macro
IS_SPI_POLARITY_OK	spl\inc\stm8s_spi.h	224;"	macro
IS_SPI_SLAVEMANAGEMENT_OK	spl\inc\stm8s_spi.h	193;"	macro
IS_STATE_VALUE_OK	spl\inc\stm8s.h	2805;"	macro
IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK	spl\inc\stm8s_tim1.h	186;"	macro
IS_TIM1_BREAK_POLARITY_OK	spl\inc\stm8s_tim1.h	176;"	macro
IS_TIM1_BREAK_STATE_OK	spl\inc\stm8s_tim1.h	167;"	macro
IS_TIM1_CHANNEL_OK	spl\inc\stm8s_tim1.h	92;"	macro
IS_TIM1_CLEAR_FLAG_OK	spl\inc\stm8s_tim1.h	471;"	macro
IS_TIM1_COMPLEMENTARY_CHANNEL_OK	spl\inc\stm8s_tim1.h	100;"	macro
IS_TIM1_COUNTER_MODE_OK	spl\inc\stm8s_tim1.h	115;"	macro
IS_TIM1_ENCODER_MODE_OK	spl\inc\stm8s_tim1.h	378;"	macro
IS_TIM1_EVENT_SOURCE_OK	spl\inc\stm8s_tim1.h	395;"	macro
IS_TIM1_EXT_POLARITY_OK	spl\inc\stm8s_tim1.h	357;"	macro
IS_TIM1_EXT_PRESCALER_OK	spl\inc\stm8s_tim1.h	310;"	macro
IS_TIM1_EXT_TRG_FILTER_OK	spl\inc\stm8s_tim1.h	274;"	macro
IS_TIM1_FORCED_ACTION_OK	spl\inc\stm8s_tim1.h	480;"	macro
IS_TIM1_GET_FLAG_OK	spl\inc\stm8s_tim1.h	458;"	macro
IS_TIM1_GET_IT_OK	spl\inc\stm8s_tim1.h	291;"	macro
IS_TIM1_IC_FILTER_OK	spl\inc\stm8s_tim1.h	271;"	macro
IS_TIM1_IC_POLARITY_OK	spl\inc\stm8s_tim1.h	240;"	macro
IS_TIM1_IC_PRESCALER_OK	spl\inc\stm8s_tim1.h	264;"	macro
IS_TIM1_IC_SELECTION_OK	spl\inc\stm8s_tim1.h	251;"	macro
IS_TIM1_IT_OK	spl\inc\stm8s_tim1.h	289;"	macro
IS_TIM1_LOCK_LEVEL_OK	spl\inc\stm8s_tim1.h	198;"	macro
IS_TIM1_OCIDLE_STATE_OK	spl\inc\stm8s_tim1.h	220;"	macro
IS_TIM1_OCM_OK	spl\inc\stm8s_tim1.h	62;"	macro
IS_TIM1_OCNIDLE_STATE_OK	spl\inc\stm8s_tim1.h	230;"	macro
IS_TIM1_OCN_POLARITY_OK	spl\inc\stm8s_tim1.h	138;"	macro
IS_TIM1_OC_MODE_OK	spl\inc\stm8s_tim1.h	55;"	macro
IS_TIM1_OC_POLARITY_OK	spl\inc\stm8s_tim1.h	128;"	macro
IS_TIM1_OPM_MODE_OK	spl\inc\stm8s_tim1.h	78;"	macro
IS_TIM1_OSSI_STATE_OK	spl\inc\stm8s_tim1.h	210;"	macro
IS_TIM1_OUTPUTN_STATE_OK	spl\inc\stm8s_tim1.h	158;"	macro
IS_TIM1_OUTPUT_STATE_OK	spl\inc\stm8s_tim1.h	148;"	macro
IS_TIM1_PRESCALER_RELOAD_OK	spl\inc\stm8s_tim1.h	367;"	macro
IS_TIM1_PWMI_CHANNEL_OK	spl\inc\stm8s_tim1.h	97;"	macro
IS_TIM1_SLAVE_MODE_OK	spl\inc\stm8s_tim1.h	436;"	macro
IS_TIM1_TIXCLK_SOURCE_OK	spl\inc\stm8s_tim1.h	346;"	macro
IS_TIM1_TIX_TRIGGER_SELECTION_OK	spl\inc\stm8s_tim1.h	334;"	macro
IS_TIM1_TRGO_SOURCE_OK	spl\inc\stm8s_tim1.h	419;"	macro
IS_TIM1_TRIGGER_SELECTION_OK	spl\inc\stm8s_tim1.h	326;"	macro
IS_TIM1_UPDATE_SOURCE_OK	spl\inc\stm8s_tim1.h	404;"	macro
IS_TIM2_CHANNEL_OK	spl\inc\stm8s_tim2.h	135;"	macro
IS_TIM2_CLEAR_FLAG_OK	spl\inc\stm8s_tim2.h	271;"	macro
IS_TIM2_EVENT_SOURCE_OK	spl\inc\stm8s_tim2.h	239;"	macro
IS_TIM2_FORCED_ACTION_OK	spl\inc\stm8s_tim2.h	49;"	macro
IS_TIM2_GET_FLAG_OK	spl\inc\stm8s_tim2.h	263;"	macro
IS_TIM2_GET_IT_OK	spl\inc\stm8s_tim2.h	215;"	macro
IS_TIM2_IC_FILTER_OK	spl\inc\stm8s_tim2.h	202;"	macro
IS_TIM2_IC_POLARITY_OK	spl\inc\stm8s_tim2.h	169;"	macro
IS_TIM2_IC_PRESCALER_OK	spl\inc\stm8s_tim2.h	196;"	macro
IS_TIM2_IC_SELECTION1_OK	spl\inc\stm8s_tim2.h	184;"	macro
IS_TIM2_IC_SELECTION_OK	spl\inc\stm8s_tim2.h	180;"	macro
IS_TIM2_IT_OK	spl\inc\stm8s_tim2.h	213;"	macro
IS_TIM2_OCM_OK	spl\inc\stm8s_tim2.h	108;"	macro
IS_TIM2_OC_MODE_OK	spl\inc\stm8s_tim2.h	101;"	macro
IS_TIM2_OC_POLARITY_OK	spl\inc\stm8s_tim2.h	149;"	macro
IS_TIM2_OPM_MODE_OK	spl\inc\stm8s_tim2.h	124;"	macro
IS_TIM2_OUTPUT_STATE_OK	spl\inc\stm8s_tim2.h	159;"	macro
IS_TIM2_PRESCALER_OK	spl\inc\stm8s_tim2.h	73;"	macro
IS_TIM2_PRESCALER_RELOAD_OK	spl\inc\stm8s_tim2.h	227;"	macro
IS_TIM2_PWMI_CHANNEL_OK	spl\inc\stm8s_tim2.h	139;"	macro
IS_TIM2_UPDATE_SOURCE_OK	spl\inc\stm8s_tim2.h	248;"	macro
IS_TIM4_EVENT_SOURCE_OK	spl\inc\stm8s_tim4.h	105;"	macro
IS_TIM4_GET_FLAG_OK	spl\inc\stm8s_tim4.h	113;"	macro
IS_TIM4_IT_OK	spl\inc\stm8s_tim4.h	123;"	macro
IS_TIM4_OPM_MODE_OK	spl\inc\stm8s_tim4.h	76;"	macro
IS_TIM4_PRESCALER_OK	spl\inc\stm8s_tim4.h	60;"	macro
IS_TIM4_PRESCALER_RELOAD_OK	spl\inc\stm8s_tim4.h	86;"	macro
IS_TIM4_UPDATE_SOURCE_OK	spl\inc\stm8s_tim4.h	96;"	macro
IS_UART1_ADDRESS_OK	spl\inc\stm8s_uart1.h	333;"	macro
IS_UART1_BAUDRATE_OK	spl\inc\stm8s_uart1.h	325;"	macro
IS_UART1_CLEAR_FLAG_OK	spl\inc\stm8s_uart1.h	239;"	macro
IS_UART1_CLEAR_IT_OK	spl\inc\stm8s_uart1.h	275;"	macro
IS_UART1_CONFIG_IT_OK	spl\inc\stm8s_uart1.h	250;"	macro
IS_UART1_FLAG_OK	spl\inc\stm8s_uart1.h	224;"	macro
IS_UART1_GET_IT_OK	spl\inc\stm8s_uart1.h	262;"	macro
IS_UART1_IRDAMODE_OK	spl\inc\stm8s_uart1.h	284;"	macro
IS_UART1_LINBREAKDETECTIONLENGTH_OK	spl\inc\stm8s_uart1.h	300;"	macro
IS_UART1_MODE_OK	spl\inc\stm8s_uart1.h	190;"	macro
IS_UART1_PARITY_OK	spl\inc\stm8s_uart1.h	317;"	macro
IS_UART1_STOPBITS_OK	spl\inc\stm8s_uart1.h	308;"	macro
IS_UART1_SYNCMODE_OK	spl\inc\stm8s_uart1.h	214;"	macro
IS_UART1_WAKEUP_OK	spl\inc\stm8s_uart1.h	292;"	macro
IS_UART1_WORDLENGTH_OK	spl\inc\stm8s_uart1.h	205;"	macro
IS_WWDG_COUNTERVALUE_OK	spl\inc\stm8s_wwdg.h	55;"	macro
IS_WWDG_WINDOWLIMITVALUE_OK	spl\inc\stm8s_wwdg.h	49;"	macro
ITC	spl\inc\stm8s.h	2699;"	macro
ITC_BaseAddress	spl\inc\stm8s.h	2589;"	macro
ITC_DeInit	spl\inc\stm8s_itc.h	174;"	prototype	signature:(void)
ITC_DeInit	spl\src\stm8s_itc.c	80;"	function	signature:(void)
ITC_GetCPUCC	spl\inc\stm8s_itc.h	173;"	prototype	signature:(void)
ITC_GetCPUCC	spl\src\stm8s_itc.c	50;"	function	signature:(void)
ITC_GetSoftIntStatus	spl\inc\stm8s_itc.h	175;"	prototype	signature:(void)
ITC_GetSoftIntStatus	spl\src\stm8s_itc.c	97;"	function	signature:(void)
ITC_GetSoftwarePriority	spl\inc\stm8s_itc.h	177;"	prototype	signature:(ITC_Irq_TypeDef IrqNum)
ITC_GetSoftwarePriority	spl\src\stm8s_itc.c	107;"	function	signature:(ITC_Irq_TypeDef IrqNum)
ITC_IRQ_ADC1	spl\inc\stm8s_itc.h	104;"	enumerator	enum:__anon54
ITC_IRQ_ADC2	spl\inc\stm8s_itc.h	100;"	enumerator	enum:__anon54
ITC_IRQ_AWU	spl\inc\stm8s_itc.h	46;"	enumerator	enum:__anon54
ITC_IRQ_CAN_RX	spl\inc\stm8s_itc.h	55;"	enumerator	enum:__anon54
ITC_IRQ_CAN_TX	spl\inc\stm8s_itc.h	56;"	enumerator	enum:__anon54
ITC_IRQ_CLK	spl\inc\stm8s_itc.h	47;"	enumerator	enum:__anon54
ITC_IRQ_EEPROM_EEC	spl\inc\stm8s_itc.h	114;"	enumerator	enum:__anon54
ITC_IRQ_I2C	spl\inc\stm8s_itc.h	90;"	enumerator	enum:__anon54
ITC_IRQ_PORTA	spl\inc\stm8s_itc.h	48;"	enumerator	enum:__anon54
ITC_IRQ_PORTB	spl\inc\stm8s_itc.h	49;"	enumerator	enum:__anon54
ITC_IRQ_PORTC	spl\inc\stm8s_itc.h	50;"	enumerator	enum:__anon54
ITC_IRQ_PORTD	spl\inc\stm8s_itc.h	51;"	enumerator	enum:__anon54
ITC_IRQ_PORTE	spl\inc\stm8s_itc.h	52;"	enumerator	enum:__anon54
ITC_IRQ_PORTF	spl\inc\stm8s_itc.h	60;"	enumerator	enum:__anon54
ITC_IRQ_SPI	spl\inc\stm8s_itc.h	63;"	enumerator	enum:__anon54
ITC_IRQ_TIM1_CAPCOM	spl\inc\stm8s_itc.h	66;"	enumerator	enum:__anon54
ITC_IRQ_TIM1_OVF	spl\inc\stm8s_itc.h	64;"	enumerator	enum:__anon54
ITC_IRQ_TIM3_CAPCOM	spl\inc\stm8s_itc.h	78;"	enumerator	enum:__anon54
ITC_IRQ_TIM3_OVF	spl\inc\stm8s_itc.h	77;"	enumerator	enum:__anon54
ITC_IRQ_TIM5_CAPCOM	spl\inc\stm8s_itc.h	71;"	enumerator	enum:__anon54
ITC_IRQ_TIM5_OVFTRI	spl\inc\stm8s_itc.h	69;"	enumerator	enum:__anon54
ITC_IRQ_TIM6_OVFTRI	spl\inc\stm8s_itc.h	108;"	enumerator	enum:__anon54
ITC_IRQ_TLI	spl\inc\stm8s_itc.h	45;"	enumerator	enum:__anon54
ITC_IRQ_UART1_RX	spl\inc\stm8s_itc.h	83;"	enumerator	enum:__anon54
ITC_IRQ_UART1_TX	spl\inc\stm8s_itc.h	82;"	enumerator	enum:__anon54
ITC_IRQ_UART2_RX	spl\inc\stm8s_itc.h	94;"	enumerator	enum:__anon54
ITC_IRQ_UART2_TX	spl\inc\stm8s_itc.h	93;"	enumerator	enum:__anon54
ITC_IRQ_UART3_RX	spl\inc\stm8s_itc.h	99;"	enumerator	enum:__anon54
ITC_IRQ_UART3_TX	spl\inc\stm8s_itc.h	98;"	enumerator	enum:__anon54
ITC_IRQ_UART4_RX	spl\inc\stm8s_itc.h	87;"	enumerator	enum:__anon54
ITC_IRQ_UART4_TX	spl\inc\stm8s_itc.h	86;"	enumerator	enum:__anon54
ITC_Irq_TypeDef	spl\inc\stm8s_itc.h	115;"	typedef	typeref:enum:__anon54
ITC_PRIORITYLEVEL_0	spl\inc\stm8s_itc.h	121;"	enumerator	enum:__anon55
ITC_PRIORITYLEVEL_1	spl\inc\stm8s_itc.h	122;"	enumerator	enum:__anon55
ITC_PRIORITYLEVEL_2	spl\inc\stm8s_itc.h	123;"	enumerator	enum:__anon55
ITC_PRIORITYLEVEL_3	spl\inc\stm8s_itc.h	124;"	enumerator	enum:__anon55
ITC_PriorityLevel_TypeDef	spl\inc\stm8s_itc.h	125;"	typedef	typeref:enum:__anon55
ITC_SPRX_RESET_VALUE	spl\inc\stm8s.h	1447;"	macro
ITC_SetSoftwarePriority	spl\inc\stm8s_itc.h	176;"	prototype	signature:(ITC_Irq_TypeDef IrqNum, ITC_PriorityLevel_TypeDef PriorityValue)
ITC_SetSoftwarePriority	spl\src\stm8s_itc.c	220;"	function	signature:(ITC_Irq_TypeDef IrqNum, ITC_PriorityLevel_TypeDef PriorityValue)
ITC_TypeDef	spl\inc\stm8s.h	1441;"	typedef	typeref:struct:ITC_struct
ITC_struct	spl\inc\stm8s.h	1430;"	struct
ITEN_Mask	spl\src\stm8s_i2c.c	44;"	macro	file:
ITR	spl\inc\stm8s.h	1335;"	member	struct:I2C_struct
ITStatus	spl\inc\stm8s.h	232;"	typedef	typeref:enum:__anon2
IWDG	spl\inc\stm8s.h	2652;"	macro
IWDG_BaseAddress	spl\inc\stm8s.h	2570;"	macro
IWDG_Enable	spl\inc\stm8s_iwdg.h	118;"	prototype	signature:(void)
IWDG_Enable	spl\src\stm8s_iwdg.c	99;"	function	signature:(void)
IWDG_KEY_ENABLE	spl\inc\stm8s_iwdg.h	51;"	macro
IWDG_KEY_REFRESH	spl\inc\stm8s_iwdg.h	46;"	macro
IWDG_PR_RESET_VALUE	spl\inc\stm8s.h	1616;"	macro
IWDG_Prescaler_128	spl\inc\stm8s_iwdg.h	102;"	enumerator	enum:__anon57
IWDG_Prescaler_16	spl\inc\stm8s_iwdg.h	99;"	enumerator	enum:__anon57
IWDG_Prescaler_256	spl\inc\stm8s_iwdg.h	103;"	enumerator	enum:__anon57
IWDG_Prescaler_32	spl\inc\stm8s_iwdg.h	100;"	enumerator	enum:__anon57
IWDG_Prescaler_4	spl\inc\stm8s_iwdg.h	97;"	enumerator	enum:__anon57
IWDG_Prescaler_64	spl\inc\stm8s_iwdg.h	101;"	enumerator	enum:__anon57
IWDG_Prescaler_8	spl\inc\stm8s_iwdg.h	98;"	enumerator	enum:__anon57
IWDG_Prescaler_TypeDef	spl\inc\stm8s_iwdg.h	104;"	typedef	typeref:enum:__anon57
IWDG_RLR_RESET_VALUE	spl\inc\stm8s.h	1617;"	macro
IWDG_ReloadCounter	spl\inc\stm8s_iwdg.h	117;"	prototype	signature:(void)
IWDG_ReloadCounter	spl\src\stm8s_iwdg.c	89;"	function	signature:(void)
IWDG_SetPrescaler	spl\inc\stm8s_iwdg.h	115;"	prototype	signature:(IWDG_Prescaler_TypeDef IWDG_Prescaler)
IWDG_SetPrescaler	spl\src\stm8s_iwdg.c	63;"	function	signature:(IWDG_Prescaler_TypeDef IWDG_Prescaler)
IWDG_SetReload	spl\inc\stm8s_iwdg.h	116;"	prototype	signature:(uint8_t IWDG_Reload)
IWDG_SetReload	spl\src\stm8s_iwdg.c	78;"	function	signature:(uint8_t IWDG_Reload)
IWDG_TypeDef	spl\inc\stm8s.h	1610;"	typedef	typeref:struct:IWDG_struct
IWDG_WriteAccessCmd	spl\inc\stm8s_iwdg.h	114;"	prototype	signature:(IWDG_WriteAccess_TypeDef IWDG_WriteAccess)
IWDG_WriteAccessCmd	spl\src\stm8s_iwdg.c	48;"	function	signature:(IWDG_WriteAccess_TypeDef IWDG_WriteAccess)
IWDG_WriteAccess_Disable	spl\inc\stm8s_iwdg.h	91;"	enumerator	enum:__anon56
IWDG_WriteAccess_Enable	spl\inc\stm8s_iwdg.h	90;"	enumerator	enum:__anon56
IWDG_WriteAccess_TypeDef	spl\inc\stm8s_iwdg.h	92;"	typedef	typeref:enum:__anon56
IWDG_struct	spl\inc\stm8s.h	1604;"	struct
InitTIM4	main.c	137;"	function	signature:(void)
KR	spl\inc\stm8s.h	1606;"	member	struct:IWDG_struct
LSI_FREQUENCY_MAX	spl\inc\stm8s_awu.h	77;"	macro
LSI_FREQUENCY_MAX	spl\inc\stm8s_beep.h	64;"	macro
LSI_FREQUENCY_MIN	spl\inc\stm8s_awu.h	76;"	macro
LSI_FREQUENCY_MIN	spl\inc\stm8s_beep.h	63;"	macro
LSI_VALUE	spl\inc\stm8s.h	118;"	macro
LTRH	spl\inc\stm8s.h	326;"	member	struct:ADC1_struct
LTRL	spl\inc\stm8s.h	327;"	member	struct:ADC1_struct
Last_edge_time_10us	main.c	81;"	variable
Load_Saved_Stuff	main.c	191;"	function	signature:(void)
MCR	spl\inc\stm8s.h	2171;"	member	struct:__anon5
MCSR	spl\inc\stm8s.h	2184;"	member	struct:__anon5::__anon6::__anon7
MDAR1	spl\inc\stm8s.h	2190;"	member	struct:__anon5::__anon6::__anon7
MDAR1	spl\inc\stm8s.h	2311;"	member	struct:__anon5::__anon6::__anon13
MDAR2	spl\inc\stm8s.h	2191;"	member	struct:__anon5::__anon6::__anon7
MDAR2	spl\inc\stm8s.h	2312;"	member	struct:__anon5::__anon6::__anon13
MDAR3	spl\inc\stm8s.h	2192;"	member	struct:__anon5::__anon6::__anon7
MDAR3	spl\inc\stm8s.h	2313;"	member	struct:__anon5::__anon6::__anon13
MDAR4	spl\inc\stm8s.h	2193;"	member	struct:__anon5::__anon6::__anon7
MDAR4	spl\inc\stm8s.h	2314;"	member	struct:__anon5::__anon6::__anon13
MDAR5	spl\inc\stm8s.h	2194;"	member	struct:__anon5::__anon6::__anon7
MDAR5	spl\inc\stm8s.h	2315;"	member	struct:__anon5::__anon6::__anon13
MDAR6	spl\inc\stm8s.h	2195;"	member	struct:__anon5::__anon6::__anon7
MDAR6	spl\inc\stm8s.h	2316;"	member	struct:__anon5::__anon6::__anon13
MDAR7	spl\inc\stm8s.h	2196;"	member	struct:__anon5::__anon6::__anon7
MDAR7	spl\inc\stm8s.h	2317;"	member	struct:__anon5::__anon6::__anon13
MDAR8	spl\inc\stm8s.h	2197;"	member	struct:__anon5::__anon6::__anon7
MDAR8	spl\inc\stm8s.h	2318;"	member	struct:__anon5::__anon6::__anon13
MDLCR	spl\inc\stm8s.h	2185;"	member	struct:__anon5::__anon6::__anon7
MDLCR	spl\inc\stm8s.h	2306;"	member	struct:__anon5::__anon6::__anon13
MEMCPY	spl\inc\stm8s.h	135;"	macro
MEMCPY	spl\inc\stm8s.h	138;"	macro
MFMI	spl\inc\stm8s.h	2305;"	member	struct:__anon5::__anon6::__anon13
MIDR1	spl\inc\stm8s.h	2186;"	member	struct:__anon5::__anon6::__anon7
MIDR1	spl\inc\stm8s.h	2307;"	member	struct:__anon5::__anon6::__anon13
MIDR2	spl\inc\stm8s.h	2187;"	member	struct:__anon5::__anon6::__anon7
MIDR2	spl\inc\stm8s.h	2308;"	member	struct:__anon5::__anon6::__anon13
MIDR3	spl\inc\stm8s.h	2188;"	member	struct:__anon5::__anon6::__anon7
MIDR3	spl\inc\stm8s.h	2309;"	member	struct:__anon5::__anon6::__anon13
MIDR4	spl\inc\stm8s.h	2189;"	member	struct:__anon5::__anon6::__anon7
MIDR4	spl\inc\stm8s.h	2310;"	member	struct:__anon5::__anon6::__anon13
MSR	spl\inc\stm8s.h	2172;"	member	struct:__anon5
MTSRH	spl\inc\stm8s.h	2199;"	member	struct:__anon5::__anon6::__anon7
MTSRH	spl\inc\stm8s.h	2320;"	member	struct:__anon5::__anon6::__anon13
MTSRL	spl\inc\stm8s.h	2198;"	member	struct:__anon5::__anon6::__anon7
MTSRL	spl\inc\stm8s.h	2319;"	member	struct:__anon5::__anon6::__anon13
MemoryAddressCast	spl\inc\stm8s.h	156;"	macro
MemoryAddressCast	spl\inc\stm8s.h	160;"	macro
MskBit	spl\inc\stm8s.h	2795;"	macro
NCR2	spl\inc\stm8s.h	1513;"	member	struct:FLASH_struct
NEAR	spl\inc\stm8s.h	122;"	macro
NEAR	spl\inc\stm8s.h	128;"	macro
NEAR	spl\inc\stm8s.h	142;"	macro
NFPR	spl\inc\stm8s.h	1515;"	member	struct:FLASH_struct
NOPT1	spl\inc\stm8s.h	1583;"	member	struct:OPT_struct
NOPT2	spl\inc\stm8s.h	1585;"	member	struct:OPT_struct
NOPT3	spl\inc\stm8s.h	1587;"	member	struct:OPT_struct
NOPT4	spl\inc\stm8s.h	1589;"	member	struct:OPT_struct
NOPT5	spl\inc\stm8s.h	1591;"	member	struct:OPT_struct
NOPT7	spl\inc\stm8s.h	1595;"	member	struct:OPT_struct
NonHandledInterrupt	stm8s_it.h	42;"	prototype	signature:(void)
OARH	spl\inc\stm8s.h	1329;"	member	struct:I2C_struct
OARL	spl\inc\stm8s.h	1328;"	member	struct:I2C_struct
ODR	spl\inc\stm8s.h	266;"	member	struct:GPIO_struct
OISR	spl\inc\stm8s.h	640;"	member	struct:TIM1_struct
OPERATION_TIMEOUT	spl\src\stm8s_flash.c	71;"	macro	file:
OPT	spl\inc\stm8s.h	2624;"	macro
OPT0	spl\inc\stm8s.h	1581;"	member	struct:OPT_struct
OPT1	spl\inc\stm8s.h	1582;"	member	struct:OPT_struct
OPT2	spl\inc\stm8s.h	1584;"	member	struct:OPT_struct
OPT3	spl\inc\stm8s.h	1586;"	member	struct:OPT_struct
OPT4	spl\inc\stm8s.h	1588;"	member	struct:OPT_struct
OPT5	spl\inc\stm8s.h	1590;"	member	struct:OPT_struct
OPT7	spl\inc\stm8s.h	1594;"	member	struct:OPT_struct
OPTION_BYTE_END_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	74;"	macro
OPTION_BYTE_START_PHYSICAL_ADDRESS	spl\inc\stm8s_flash.h	73;"	macro
OPT_BaseAddress	spl\inc\stm8s.h	2555;"	macro
OPT_TypeDef	spl\inc\stm8s.h	1597;"	typedef	typeref:struct:OPT_struct
OPT_struct	spl\inc\stm8s.h	1579;"	struct
PCKENR1	spl\inc\stm8s.h	512;"	member	struct:CLK_struct
PCKENR2	spl\inc\stm8s.h	515;"	member	struct:CLK_struct
PR	spl\inc\stm8s.h	1607;"	member	struct:IWDG_struct
PSCR	spl\inc\stm8s.h	1064;"	member	struct:TIM4_struct
PSCR	spl\inc\stm8s.h	1132;"	member	struct:TIM5_struct
PSCR	spl\inc\stm8s.h	1264;"	member	struct:TIM6_struct
PSCR	spl\inc\stm8s.h	1774;"	member	struct:UART1_struct
PSCR	spl\inc\stm8s.h	1873;"	member	struct:UART2_struct
PSCR	spl\inc\stm8s.h	2072;"	member	struct:UART4_struct
PSCR	spl\inc\stm8s.h	837;"	member	struct:TIM2_struct
PSCR	spl\inc\stm8s.h	959;"	member	struct:TIM3_struct
PSCRH	spl\inc\stm8s.h	625;"	member	struct:TIM1_struct
PSCRL	spl\inc\stm8s.h	626;"	member	struct:TIM1_struct
PSR	spl\inc\stm8s.h	2178;"	member	struct:__anon5
PUKR	spl\inc\stm8s.h	1519;"	member	struct:FLASH_struct
Page	spl\inc\stm8s.h	2322;"	member	struct:__anon5	typeref:union:__anon5::__anon6
PointerAttr	spl\inc\stm8s.h	155;"	macro
PointerAttr	spl\inc\stm8s.h	159;"	macro
RCR	spl\inc\stm8s.h	629;"	member	struct:TIM1_struct
RECR	spl\inc\stm8s.h	2291;"	member	struct:__anon5::__anon6::__anon12
REGISTER_Mask	spl\src\stm8s_i2c.c	40;"	macro	file:
REGISTER_SR1_Index	spl\src\stm8s_i2c.c	41;"	macro	file:
REGISTER_SR2_Index	spl\src\stm8s_i2c.c	42;"	macro	file:
RELAY_DEADTIME_1ms	main.c	61;"	variable
RELAY_ENDSTOP_TIMEOUT_S	main.c	62;"	variable
RESERVED	spl\inc\stm8s.h	1977;"	member	struct:UART3_struct
RESERVED	spl\inc\stm8s.h	315;"	member	struct:ADC1_struct
RESERVED	spl\inc\stm8s.h	390;"	member	struct:ADC2_struct
RESERVED	spl\inc\stm8s.h	507;"	member	struct:CLK_struct
RESERVED1	spl\inc\stm8s.h	1057;"	member	struct:TIM4_struct
RESERVED1	spl\inc\stm8s.h	1330;"	member	struct:I2C_struct
RESERVED1	spl\inc\stm8s.h	1517;"	member	struct:FLASH_struct
RESERVED1	spl\inc\stm8s.h	1592;"	member	struct:OPT_struct
RESERVED1	spl\inc\stm8s.h	516;"	member	struct:CLK_struct
RESERVED1	spl\inc\stm8s.h	823;"	member	struct:TIM2_struct
RESERVED2	spl\inc\stm8s.h	1058;"	member	struct:TIM4_struct
RESERVED2	spl\inc\stm8s.h	1339;"	member	struct:I2C_struct
RESERVED2	spl\inc\stm8s.h	1518;"	member	struct:FLASH_struct
RESERVED2	spl\inc\stm8s.h	1593;"	member	struct:OPT_struct
RESERVED2	spl\inc\stm8s.h	824;"	member	struct:TIM2_struct
RESERVED3	spl\inc\stm8s.h	1520;"	member	struct:FLASH_struct
RESET	spl\inc\stm8s.h	232;"	enumerator	enum:__anon2
RFR	spl\inc\stm8s.h	2175;"	member	struct:__anon5
RLR	spl\inc\stm8s.h	1608;"	member	struct:IWDG_struct
RST	spl\inc\stm8s.h	2649;"	macro
RST_BaseAddress	spl\inc\stm8s.h	2567;"	macro
RST_ClearFlag	spl\inc\stm8s_rst.h	80;"	prototype	signature:(RST_Flag_TypeDef RST_Flag)
RST_ClearFlag	spl\src\stm8s_rst.c	69;"	function	signature:(RST_Flag_TypeDef RST_Flag)
RST_FLAG_EMCF	spl\inc\stm8s_rst.h	42;"	enumerator	enum:__anon58
RST_FLAG_ILLOPF	spl\inc\stm8s_rst.h	44;"	enumerator	enum:__anon58
RST_FLAG_IWDGF	spl\inc\stm8s_rst.h	45;"	enumerator	enum:__anon58
RST_FLAG_SWIMF	spl\inc\stm8s_rst.h	43;"	enumerator	enum:__anon58
RST_FLAG_WWDGF	spl\inc\stm8s_rst.h	46;"	enumerator	enum:__anon58
RST_Flag_TypeDef	spl\inc\stm8s_rst.h	47;"	typedef	typeref:enum:__anon58
RST_GetFlagStatus	spl\inc\stm8s_rst.h	79;"	prototype	signature:(RST_Flag_TypeDef RST_Flag)
RST_GetFlagStatus	spl\src\stm8s_rst.c	54;"	function	signature:(RST_Flag_TypeDef RST_Flag)
RST_SR_EMCF	spl\inc\stm8s.h	1676;"	macro
RST_SR_ILLOPF	spl\inc\stm8s.h	1678;"	macro
RST_SR_IWDGF	spl\inc\stm8s.h	1679;"	macro
RST_SR_SWIMF	spl\inc\stm8s.h	1677;"	macro
RST_SR_WWDGF	spl\inc\stm8s.h	1680;"	macro
RST_TypeDef	spl\inc\stm8s.h	1670;"	typedef	typeref:struct:RST_struct
RST_struct	spl\inc\stm8s.h	1666;"	struct
RXCRCR	spl\inc\stm8s.h	1699;"	member	struct:SPI_struct
Relay_Change_Delay_1ms	main.c	86;"	variable
Relay_Changed	main.c	88;"	variable
Relay_Channel_Set	main.c	296;"	function	signature:(uint8_t Channel)
Relay_On_Time_s	main.c	87;"	variable
Relay_Prev_State	main.c	89;"	variable
Relay_State	main.c	89;"	variable
Reserved1	spl\inc\stm8s.h	2294;"	member	struct:__anon5::__anon6::__anon12
Reserved2	spl\inc\stm8s.h	2300;"	member	struct:__anon5::__anon6::__anon12
RxFIFO	spl\inc\stm8s.h	2321;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon13
S16_MAX	spl\inc\stm8s.h	243;"	macro
S16_MIN	spl\inc\stm8s.h	244;"	macro
S32_MAX	spl\inc\stm8s.h	246;"	macro
S32_MIN	spl\inc\stm8s.h	247;"	macro
S8_MAX	spl\inc\stm8s.h	240;"	macro
S8_MIN	spl\inc\stm8s.h	241;"	macro
SERIAL_FUNCTION_ID	main.c	66;"	variable
SET	spl\inc\stm8s.h	232;"	enumerator	enum:__anon2
SMCR	spl\inc\stm8s.h	1120;"	member	struct:TIM5_struct
SMCR	spl\inc\stm8s.h	1259;"	member	struct:TIM6_struct
SMCR	spl\inc\stm8s.h	611;"	member	struct:TIM1_struct
SPI	spl\inc\stm8s.h	2654;"	macro
SPI_BAUDRATEPRESCALER_128	spl\inc\stm8s_spi.h	94;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_16	spl\inc\stm8s_spi.h	91;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_2	spl\inc\stm8s_spi.h	88;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_256	spl\inc\stm8s_spi.h	95;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_32	spl\inc\stm8s_spi.h	92;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_4	spl\inc\stm8s_spi.h	89;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_64	spl\inc\stm8s_spi.h	93;"	enumerator	enum:__anon63
SPI_BAUDRATEPRESCALER_8	spl\inc\stm8s_spi.h	90;"	enumerator	enum:__anon63
SPI_BaseAddress	spl\inc\stm8s.h	2573;"	macro
SPI_BaudRatePrescaler_TypeDef	spl\inc\stm8s_spi.h	96;"	typedef	typeref:enum:__anon63
SPI_BiDirectionalLineConfig	spl\inc\stm8s_spi.h	319;"	prototype	signature:(SPI_Direction_TypeDef SPI_Direction)
SPI_BiDirectionalLineConfig	spl\src\stm8s_spi.c	288;"	function	signature:(SPI_Direction_TypeDef SPI_Direction)
SPI_CLOCKPHASE_1EDGE	spl\inc\stm8s_spi.h	112;"	enumerator	enum:__anon65
SPI_CLOCKPHASE_2EDGE	spl\inc\stm8s_spi.h	113;"	enumerator	enum:__anon65
SPI_CLOCKPOLARITY_HIGH	spl\inc\stm8s_spi.h	104;"	enumerator	enum:__anon64
SPI_CLOCKPOLARITY_LOW	spl\inc\stm8s_spi.h	103;"	enumerator	enum:__anon64
SPI_CR1_BR	spl\inc\stm8s.h	1727;"	macro
SPI_CR1_CPHA	spl\inc\stm8s.h	1730;"	macro
SPI_CR1_CPOL	spl\inc\stm8s.h	1729;"	macro
SPI_CR1_LSBFIRST	spl\inc\stm8s.h	1725;"	macro
SPI_CR1_MSTR	spl\inc\stm8s.h	1728;"	macro
SPI_CR1_RESET_VALUE	spl\inc\stm8s.h	1708;"	macro
SPI_CR1_SPE	spl\inc\stm8s.h	1726;"	macro
SPI_CR2_BDM	spl\inc\stm8s.h	1732;"	macro
SPI_CR2_BDOE	spl\inc\stm8s.h	1733;"	macro
SPI_CR2_CRCEN	spl\inc\stm8s.h	1734;"	macro
SPI_CR2_CRCNEXT	spl\inc\stm8s.h	1735;"	macro
SPI_CR2_RESET_VALUE	spl\inc\stm8s.h	1709;"	macro
SPI_CR2_RXONLY	spl\inc\stm8s.h	1736;"	macro
SPI_CR2_SSI	spl\inc\stm8s.h	1738;"	macro
SPI_CR2_SSM	spl\inc\stm8s.h	1737;"	macro
SPI_CRCPR_RESET_VALUE	spl\inc\stm8s.h	1713;"	macro
SPI_CRC_RX	spl\inc\stm8s_spi.h	129;"	enumerator	enum:__anon67
SPI_CRC_TX	spl\inc\stm8s_spi.h	130;"	enumerator	enum:__anon67
SPI_CRC_TypeDef	spl\inc\stm8s_spi.h	131;"	typedef	typeref:enum:__anon67
SPI_CalculateCRCCmd	spl\inc\stm8s_spi.h	315;"	prototype	signature:(FunctionalState NewState)
SPI_CalculateCRCCmd	spl\src\stm8s_spi.c	218;"	function	signature:(FunctionalState NewState)
SPI_ClearFlag	spl\inc\stm8s_spi.h	321;"	prototype	signature:(SPI_Flag_TypeDef SPI_FLAG)
SPI_ClearFlag	spl\src\stm8s_spi.c	346;"	function	signature:(SPI_Flag_TypeDef SPI_FLAG)
SPI_ClearITPendingBit	spl\inc\stm8s_spi.h	323;"	prototype	signature:(SPI_IT_TypeDef SPI_IT)
SPI_ClearITPendingBit	spl\src\stm8s_spi.c	412;"	function	signature:(SPI_IT_TypeDef SPI_IT)
SPI_ClockPhase_TypeDef	spl\inc\stm8s_spi.h	114;"	typedef	typeref:enum:__anon65
SPI_ClockPolarity_TypeDef	spl\inc\stm8s_spi.h	105;"	typedef	typeref:enum:__anon64
SPI_Cmd	spl\inc\stm8s_spi.h	309;"	prototype	signature:(FunctionalState NewState)
SPI_Cmd	spl\src\stm8s_spi.c	119;"	function	signature:(FunctionalState NewState)
SPI_DATADIRECTION_1LINE_RX	spl\inc\stm8s_spi.h	50;"	enumerator	enum:__anon59
SPI_DATADIRECTION_1LINE_TX	spl\inc\stm8s_spi.h	51;"	enumerator	enum:__anon59
SPI_DATADIRECTION_2LINES_FULLDUPLEX	spl\inc\stm8s_spi.h	48;"	enumerator	enum:__anon59
SPI_DATADIRECTION_2LINES_RXONLY	spl\inc\stm8s_spi.h	49;"	enumerator	enum:__anon59
SPI_DIRECTION_RX	spl\inc\stm8s_spi.h	70;"	enumerator	enum:__anon61
SPI_DIRECTION_TX	spl\inc\stm8s_spi.h	71;"	enumerator	enum:__anon61
SPI_DR_RESET_VALUE	spl\inc\stm8s.h	1712;"	macro
SPI_DataDirection_TypeDef	spl\inc\stm8s_spi.h	52;"	typedef	typeref:enum:__anon59
SPI_DeInit	spl\inc\stm8s_spi.h	302;"	prototype	signature:(void)
SPI_DeInit	spl\src\stm8s_spi.c	50;"	function	signature:(void)
SPI_Direction_TypeDef	spl\inc\stm8s_spi.h	72;"	typedef	typeref:enum:__anon61
SPI_FIRSTBIT_LSB	spl\inc\stm8s_spi.h	122;"	enumerator	enum:__anon66
SPI_FIRSTBIT_MSB	spl\inc\stm8s_spi.h	121;"	enumerator	enum:__anon66
SPI_FLAG_BSY	spl\inc\stm8s_spi.h	137;"	enumerator	enum:__anon68
SPI_FLAG_CRCERR	spl\inc\stm8s_spi.h	140;"	enumerator	enum:__anon68
SPI_FLAG_MODF	spl\inc\stm8s_spi.h	139;"	enumerator	enum:__anon68
SPI_FLAG_OVR	spl\inc\stm8s_spi.h	138;"	enumerator	enum:__anon68
SPI_FLAG_RXNE	spl\inc\stm8s_spi.h	143;"	enumerator	enum:__anon68
SPI_FLAG_TXE	spl\inc\stm8s_spi.h	142;"	enumerator	enum:__anon68
SPI_FLAG_WKUP	spl\inc\stm8s_spi.h	141;"	enumerator	enum:__anon68
SPI_FirstBit_TypeDef	spl\inc\stm8s_spi.h	123;"	typedef	typeref:enum:__anon66
SPI_Flag_TypeDef	spl\inc\stm8s_spi.h	144;"	typedef	typeref:enum:__anon68
SPI_GetCRC	spl\inc\stm8s_spi.h	316;"	prototype	signature:(SPI_CRC_TypeDef SPI_CRC)
SPI_GetCRC	spl\src\stm8s_spi.c	238;"	function	signature:(SPI_CRC_TypeDef SPI_CRC)
SPI_GetCRCPolynomial	spl\inc\stm8s_spi.h	318;"	prototype	signature:(void)
SPI_GetCRCPolynomial	spl\src\stm8s_spi.c	278;"	function	signature:(void)
SPI_GetFlagStatus	spl\inc\stm8s_spi.h	320;"	prototype	signature:(SPI_Flag_TypeDef SPI_FLAG)
SPI_GetFlagStatus	spl\src\stm8s_spi.c	311;"	function	signature:(SPI_Flag_TypeDef SPI_FLAG)
SPI_GetITStatus	spl\inc\stm8s_spi.h	322;"	prototype	signature:(SPI_IT_TypeDef SPI_IT)
SPI_GetITStatus	spl\src\stm8s_spi.c	366;"	function	signature:(SPI_IT_TypeDef SPI_IT)
SPI_ICR_ERRIE	spl\inc\stm8s.h	1742;"	macro
SPI_ICR_RESET_VALUE	spl\inc\stm8s.h	1710;"	macro
SPI_ICR_RXEI	spl\inc\stm8s.h	1741;"	macro
SPI_ICR_TXEI	spl\inc\stm8s.h	1740;"	macro
SPI_ICR_WKIE	spl\inc\stm8s.h	1743;"	macro
SPI_IRQHandler	stm8s_it.h	65;"	prototype	signature:(void)
SPI_ITConfig	spl\inc\stm8s_spi.h	310;"	prototype	signature:(SPI_IT_TypeDef SPI_IT, FunctionalState NewState)
SPI_ITConfig	spl\src\stm8s_spi.c	141;"	function	signature:(SPI_IT_TypeDef SPI_IT, FunctionalState NewState)
SPI_IT_CRCERR	spl\inc\stm8s_spi.h	157;"	enumerator	enum:__anon69
SPI_IT_ERR	spl\inc\stm8s_spi.h	160;"	enumerator	enum:__anon69
SPI_IT_MODF	spl\inc\stm8s_spi.h	156;"	enumerator	enum:__anon69
SPI_IT_OVR	spl\inc\stm8s_spi.h	155;"	enumerator	enum:__anon69
SPI_IT_RXNE	spl\inc\stm8s_spi.h	159;"	enumerator	enum:__anon69
SPI_IT_TXE	spl\inc\stm8s_spi.h	158;"	enumerator	enum:__anon69
SPI_IT_TypeDef	spl\inc\stm8s_spi.h	161;"	typedef	typeref:enum:__anon69
SPI_IT_WKUP	spl\inc\stm8s_spi.h	154;"	enumerator	enum:__anon69
SPI_Init	spl\inc\stm8s_spi.h	303;"	prototype	signature:(SPI_FirstBit_TypeDef FirstBit, SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, SPI_Mode_TypeDef Mode, SPI_ClockPolarity_TypeDef ClockPolarity, SPI_ClockPhase_TypeDef ClockPhase, SPI_DataDirection_TypeDef Data_Direction, SPI_NSS_TypeDef Slave_Management, uint8_t CRCPolynomial)
SPI_Init	spl\src\stm8s_spi.c	78;"	function	signature:(SPI_FirstBit_TypeDef FirstBit, SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, SPI_Mode_TypeDef Mode, SPI_ClockPolarity_TypeDef ClockPolarity, SPI_ClockPhase_TypeDef ClockPhase, SPI_DataDirection_TypeDef Data_Direction, SPI_NSS_TypeDef Slave_Management, uint8_t CRCPolynomial)
SPI_MODE_MASTER	spl\inc\stm8s_spi.h	79;"	enumerator	enum:__anon62
SPI_MODE_SLAVE	spl\inc\stm8s_spi.h	80;"	enumerator	enum:__anon62
SPI_Mode_TypeDef	spl\inc\stm8s_spi.h	81;"	typedef	typeref:enum:__anon62
SPI_NSSInternalSoftwareCmd	spl\inc\stm8s_spi.h	313;"	prototype	signature:(FunctionalState NewState)
SPI_NSSInternalSoftwareCmd	spl\src\stm8s_spi.c	187;"	function	signature:(FunctionalState NewState)
SPI_NSS_HARD	spl\inc\stm8s_spi.h	61;"	enumerator	enum:__anon60
SPI_NSS_SOFT	spl\inc\stm8s_spi.h	60;"	enumerator	enum:__anon60
SPI_NSS_TypeDef	spl\inc\stm8s_spi.h	62;"	typedef	typeref:enum:__anon60
SPI_RXCRCR_RESET_VALUE	spl\inc\stm8s.h	1714;"	macro
SPI_ReceiveData	spl\inc\stm8s_spi.h	312;"	prototype	signature:(void)
SPI_ReceiveData	spl\src\stm8s_spi.c	176;"	function	signature:(void)
SPI_ResetCRC	spl\inc\stm8s_spi.h	317;"	prototype	signature:(void)
SPI_ResetCRC	spl\src\stm8s_spi.c	263;"	function	signature:(void)
SPI_SR_BSY	spl\inc\stm8s.h	1745;"	macro
SPI_SR_CRCERR	spl\inc\stm8s.h	1748;"	macro
SPI_SR_MODF	spl\inc\stm8s.h	1747;"	macro
SPI_SR_OVR	spl\inc\stm8s.h	1746;"	macro
SPI_SR_RESET_VALUE	spl\inc\stm8s.h	1711;"	macro
SPI_SR_RXNE	spl\inc\stm8s.h	1751;"	macro
SPI_SR_TXE	spl\inc\stm8s.h	1750;"	macro
SPI_SR_WKUP	spl\inc\stm8s.h	1749;"	macro
SPI_SendData	spl\inc\stm8s_spi.h	311;"	prototype	signature:(uint8_t Data)
SPI_SendData	spl\src\stm8s_spi.c	166;"	function	signature:(uint8_t Data)
SPI_TXCRCR_RESET_VALUE	spl\inc\stm8s.h	1715;"	macro
SPI_TransmitCRC	spl\inc\stm8s_spi.h	314;"	prototype	signature:(void)
SPI_TransmitCRC	spl\src\stm8s_spi.c	207;"	function	signature:(void)
SPI_TypeDef	spl\inc\stm8s.h	1702;"	typedef	typeref:struct:SPI_struct
SPI_struct	spl\inc\stm8s.h	1691;"	struct
SR	spl\inc\stm8s.h	1668;"	member	struct:RST_struct
SR	spl\inc\stm8s.h	1696;"	member	struct:SPI_struct
SR	spl\inc\stm8s.h	1764;"	member	struct:UART1_struct
SR	spl\inc\stm8s.h	1862;"	member	struct:UART2_struct
SR	spl\inc\stm8s.h	1969;"	member	struct:UART3_struct
SR	spl\inc\stm8s.h	2061;"	member	struct:UART4_struct
SR1	spl\inc\stm8s.h	1061;"	member	struct:TIM4_struct
SR1	spl\inc\stm8s.h	1122;"	member	struct:TIM5_struct
SR1	spl\inc\stm8s.h	1261;"	member	struct:TIM6_struct
SR1	spl\inc\stm8s.h	1332;"	member	struct:I2C_struct
SR1	spl\inc\stm8s.h	614;"	member	struct:TIM1_struct
SR1	spl\inc\stm8s.h	827;"	member	struct:TIM2_struct
SR1	spl\inc\stm8s.h	951;"	member	struct:TIM3_struct
SR2	spl\inc\stm8s.h	1123;"	member	struct:TIM5_struct
SR2	spl\inc\stm8s.h	1333;"	member	struct:I2C_struct
SR2	spl\inc\stm8s.h	615;"	member	struct:TIM1_struct
SR2	spl\inc\stm8s.h	828;"	member	struct:TIM2_struct
SR2	spl\inc\stm8s.h	952;"	member	struct:TIM3_struct
SR3	spl\inc\stm8s.h	1334;"	member	struct:I2C_struct
STM8S103	spl\inc\stm8s.h	48;"	macro
STRINGVECTOR	spl\inc\stm8s.h	2757;"	macro
SUCCESS	spl\inc\stm8s.h	237;"	enumerator	enum:__anon4
SWCR	spl\inc\stm8s.h	510;"	member	struct:CLK_struct
SWIMCCR	spl\inc\stm8s.h	518;"	member	struct:CLK_struct
SWR	spl\inc\stm8s.h	509;"	member	struct:CLK_struct
Save_Codes	main.c	153;"	function	signature:(void)
Save_IDs	main.c	182;"	function	signature:(void)
Save_Learned_Time	main.c	175;"	function	signature:(void)
Save_Position	main.c	168;"	function	signature:(void)
Serial_DevID	main.c	111;"	variable
Serial_GroupID	main.c	110;"	variable
Serial_Reply	main.c	211;"	function	signature:(uint8_t Value)
Serial_Rx_Buffer	main.c	108;"	variable
Serial_Rx_Counter	main.c	109;"	variable
Serial_Task	main.c	512;"	function	signature:(void)
SetBit	spl\inc\stm8s.h	2788;"	macro
Shutter_Calc_Time_To_Target	main.c	264;"	function	signature:(uint8_t Pos_Target)
Shutter_Full_Motion_Time_s	main.c	96;"	variable
Shutter_Learning	main.c	97;"	variable
Shutter_Position	main.c	93;"	variable
Shutter_RF_Task	main.c	363;"	function	signature:(void)
Shutter_Target_Position	main.c	94;"	variable
Shutter_Time_To_Target_s	main.c	95;"	variable
TBR	spl\inc\stm8s.h	439;"	member	struct:AWU_struct
TBR_Array	spl\src\stm8s_awu.c	55;"	variable
TDRH	spl\inc\stm8s.h	322;"	member	struct:ADC1_struct
TDRH	spl\inc\stm8s.h	393;"	member	struct:ADC2_struct
TDRL	spl\inc\stm8s.h	323;"	member	struct:ADC1_struct
TDRL	spl\inc\stm8s.h	394;"	member	struct:ADC2_struct
TECR	spl\inc\stm8s.h	2290;"	member	struct:__anon5::__anon6::__anon12
TI1_Config	spl\src\stm8s_tim1.c	2174;"	function	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI1_Config	spl\src\stm8s_tim1.c	39;"	prototype	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI1_Config	spl\src\stm8s_tim2.c	1181;"	function	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI1_Config	spl\src\stm8s_tim2.c	39;"	prototype	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI2_Config	spl\src\stm8s_tim1.c	2215;"	function	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI2_Config	spl\src\stm8s_tim1.c	41;"	prototype	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI2_Config	spl\src\stm8s_tim2.c	1221;"	function	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI2_Config	spl\src\stm8s_tim2.c	40;"	prototype	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI3_Config	spl\src\stm8s_tim1.c	2254;"	function	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI3_Config	spl\src\stm8s_tim1.c	43;"	prototype	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI3_Config	spl\src\stm8s_tim2.c	1261;"	function	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI3_Config	spl\src\stm8s_tim2.c	41;"	prototype	file:	signature:(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection, uint8_t TIM2_ICFilter)
TI4_Config	spl\src\stm8s_tim1.c	2294;"	function	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TI4_Config	spl\src\stm8s_tim1.c	45;"	prototype	file:	signature:(uint8_t TIM1_ICPolarity, uint8_t TIM1_ICSelection, uint8_t TIM1_ICFilter)
TIM1	spl\inc\stm8s.h	2675;"	macro
TIM1_ARRH_ARR	spl\inc\stm8s.h	776;"	macro
TIM1_ARRH_RESET_VALUE	spl\inc\stm8s.h	666;"	macro
TIM1_ARRL_ARR	spl\inc\stm8s.h	777;"	macro
TIM1_ARRL_RESET_VALUE	spl\inc\stm8s.h	667;"	macro
TIM1_ARRPreloadConfig	spl\inc\stm8s_tim1.h	569;"	prototype	signature:(FunctionalState NewState)
TIM1_ARRPreloadConfig	spl\src\stm8s_tim1.c	1139;"	function	signature:(FunctionalState NewState)
TIM1_AUTOMATICOUTPUT_DISABLE	spl\inc\stm8s_tim1.h	183;"	enumerator	enum:__anon80
TIM1_AUTOMATICOUTPUT_ENABLE	spl\inc\stm8s_tim1.h	182;"	enumerator	enum:__anon80
TIM1_AutomaticOutput_TypeDef	spl\inc\stm8s_tim1.h	184;"	typedef	typeref:enum:__anon80
TIM1_BDTRConfig	spl\inc\stm8s_tim1.h	523;"	prototype	signature:(TIM1_OSSIState_TypeDef TIM1_OSSIState, TIM1_LockLevel_TypeDef TIM1_LockLevel, uint8_t TIM1_DeadTime, TIM1_BreakState_TypeDef TIM1_Break, TIM1_BreakPolarity_TypeDef TIM1_BreakPolarity, TIM1_AutomaticOutput_TypeDef TIM1_AutomaticOutput)
TIM1_BDTRConfig	spl\src\stm8s_tim1.c	388;"	function	signature:(TIM1_OSSIState_TypeDef TIM1_OSSIState, TIM1_LockLevel_TypeDef TIM1_LockLevel, uint8_t TIM1_DeadTime, TIM1_BreakState_TypeDef TIM1_Break, TIM1_BreakPolarity_TypeDef TIM1_BreakPolarity, TIM1_AutomaticOutput_TypeDef TIM1_AutomaticOutput)
TIM1_BKR_AOE	spl\inc\stm8s.h	794;"	macro
TIM1_BKR_BKE	spl\inc\stm8s.h	796;"	macro
TIM1_BKR_BKP	spl\inc\stm8s.h	795;"	macro
TIM1_BKR_LOCK	spl\inc\stm8s.h	799;"	macro
TIM1_BKR_MOE	spl\inc\stm8s.h	793;"	macro
TIM1_BKR_OSSI	spl\inc\stm8s.h	798;"	macro
TIM1_BKR_OSSR	spl\inc\stm8s.h	797;"	macro
TIM1_BKR_RESET_VALUE	spl\inc\stm8s.h	677;"	macro
TIM1_BREAKPOLARITY_HIGH	spl\inc\stm8s_tim1.h	174;"	enumerator	enum:__anon79
TIM1_BREAKPOLARITY_LOW	spl\inc\stm8s_tim1.h	173;"	enumerator	enum:__anon79
TIM1_BREAK_DISABLE	spl\inc\stm8s_tim1.h	165;"	enumerator	enum:__anon78
TIM1_BREAK_ENABLE	spl\inc\stm8s_tim1.h	164;"	enumerator	enum:__anon78
TIM1_BaseAddress	spl\inc\stm8s.h	2579;"	macro
TIM1_BreakPolarity_TypeDef	spl\inc\stm8s_tim1.h	175;"	typedef	typeref:enum:__anon79
TIM1_BreakState_TypeDef	spl\inc\stm8s_tim1.h	166;"	typedef	typeref:enum:__anon78
TIM1_CAP_COM_IRQHandler	stm8s_it.h	66;"	prototype	signature:(void)
TIM1_CCER1_CC1E	spl\inc\stm8s.h	759;"	macro
TIM1_CCER1_CC1NE	spl\inc\stm8s.h	757;"	macro
TIM1_CCER1_CC1NP	spl\inc\stm8s.h	756;"	macro
TIM1_CCER1_CC1P	spl\inc\stm8s.h	758;"	macro
TIM1_CCER1_CC2E	spl\inc\stm8s.h	755;"	macro
TIM1_CCER1_CC2NE	spl\inc\stm8s.h	753;"	macro
TIM1_CCER1_CC2NP	spl\inc\stm8s.h	752;"	macro
TIM1_CCER1_CC2P	spl\inc\stm8s.h	754;"	macro
TIM1_CCER1_RESET_VALUE	spl\inc\stm8s.h	660;"	macro
TIM1_CCER2_CC3E	spl\inc\stm8s.h	766;"	macro
TIM1_CCER2_CC3NE	spl\inc\stm8s.h	764;"	macro
TIM1_CCER2_CC3NP	spl\inc\stm8s.h	763;"	macro
TIM1_CCER2_CC3P	spl\inc\stm8s.h	765;"	macro
TIM1_CCER2_CC4E	spl\inc\stm8s.h	762;"	macro
TIM1_CCER2_CC4P	spl\inc\stm8s.h	761;"	macro
TIM1_CCER2_RESET_VALUE	spl\inc\stm8s.h	661;"	macro
TIM1_CCMR1_RESET_VALUE	spl\inc\stm8s.h	656;"	macro
TIM1_CCMR2_RESET_VALUE	spl\inc\stm8s.h	657;"	macro
TIM1_CCMR3_RESET_VALUE	spl\inc\stm8s.h	658;"	macro
TIM1_CCMR4_RESET_VALUE	spl\inc\stm8s.h	659;"	macro
TIM1_CCMR_CCxS	spl\inc\stm8s.h	748;"	macro
TIM1_CCMR_ICxF	spl\inc\stm8s.h	744;"	macro
TIM1_CCMR_ICxPSC	spl\inc\stm8s.h	743;"	macro
TIM1_CCMR_OCM	spl\inc\stm8s.h	745;"	macro
TIM1_CCMR_OCxFE	spl\inc\stm8s.h	747;"	macro
TIM1_CCMR_OCxPE	spl\inc\stm8s.h	746;"	macro
TIM1_CCPreloadControl	spl\inc\stm8s_tim1.h	571;"	prototype	signature:(FunctionalState NewState)
TIM1_CCPreloadControl	spl\src\stm8s_tim1.c	1183;"	function	signature:(FunctionalState NewState)
TIM1_CCR1H_CCR1	spl\inc\stm8s.h	781;"	macro
TIM1_CCR1H_RESET_VALUE	spl\inc\stm8s.h	669;"	macro
TIM1_CCR1L_CCR1	spl\inc\stm8s.h	782;"	macro
TIM1_CCR1L_RESET_VALUE	spl\inc\stm8s.h	670;"	macro
TIM1_CCR2H_CCR2	spl\inc\stm8s.h	784;"	macro
TIM1_CCR2H_RESET_VALUE	spl\inc\stm8s.h	671;"	macro
TIM1_CCR2L_CCR2	spl\inc\stm8s.h	785;"	macro
TIM1_CCR2L_RESET_VALUE	spl\inc\stm8s.h	672;"	macro
TIM1_CCR3H_CCR3	spl\inc\stm8s.h	787;"	macro
TIM1_CCR3H_RESET_VALUE	spl\inc\stm8s.h	673;"	macro
TIM1_CCR3L_CCR3	spl\inc\stm8s.h	788;"	macro
TIM1_CCR3L_RESET_VALUE	spl\inc\stm8s.h	674;"	macro
TIM1_CCR4H_CCR4	spl\inc\stm8s.h	790;"	macro
TIM1_CCR4H_RESET_VALUE	spl\inc\stm8s.h	675;"	macro
TIM1_CCR4L_CCR4	spl\inc\stm8s.h	791;"	macro
TIM1_CCR4L_RESET_VALUE	spl\inc\stm8s.h	676;"	macro
TIM1_CCxCmd	spl\inc\stm8s_tim1.h	588;"	prototype	signature:(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
TIM1_CCxCmd	spl\src\stm8s_tim1.c	1579;"	function	signature:(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
TIM1_CCxNCmd	spl\inc\stm8s_tim1.h	589;"	prototype	signature:(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
TIM1_CCxNCmd	spl\src\stm8s_tim1.c	1647;"	function	signature:(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
TIM1_CHANNEL_1	spl\inc\stm8s_tim1.h	85;"	enumerator	enum:__anon72
TIM1_CHANNEL_2	spl\inc\stm8s_tim1.h	86;"	enumerator	enum:__anon72
TIM1_CHANNEL_3	spl\inc\stm8s_tim1.h	87;"	enumerator	enum:__anon72
TIM1_CHANNEL_4	spl\inc\stm8s_tim1.h	88;"	enumerator	enum:__anon72
TIM1_CNTRH_CNT	spl\inc\stm8s.h	768;"	macro
TIM1_CNTRH_RESET_VALUE	spl\inc\stm8s.h	662;"	macro
TIM1_CNTRL_CNT	spl\inc\stm8s.h	770;"	macro
TIM1_CNTRL_RESET_VALUE	spl\inc\stm8s.h	663;"	macro
TIM1_COUNTERMODE_CENTERALIGNED1	spl\inc\stm8s_tim1.h	110;"	enumerator	enum:__anon73
TIM1_COUNTERMODE_CENTERALIGNED2	spl\inc\stm8s_tim1.h	111;"	enumerator	enum:__anon73
TIM1_COUNTERMODE_CENTERALIGNED3	spl\inc\stm8s_tim1.h	112;"	enumerator	enum:__anon73
TIM1_COUNTERMODE_DOWN	spl\inc\stm8s_tim1.h	109;"	enumerator	enum:__anon73
TIM1_COUNTERMODE_UP	spl\inc\stm8s_tim1.h	108;"	enumerator	enum:__anon73
TIM1_CR1_ARPE	spl\inc\stm8s.h	689;"	macro
TIM1_CR1_CEN	spl\inc\stm8s.h	695;"	macro
TIM1_CR1_CMS	spl\inc\stm8s.h	690;"	macro
TIM1_CR1_DIR	spl\inc\stm8s.h	691;"	macro
TIM1_CR1_OPM	spl\inc\stm8s.h	692;"	macro
TIM1_CR1_RESET_VALUE	spl\inc\stm8s.h	648;"	macro
TIM1_CR1_UDIS	spl\inc\stm8s.h	694;"	macro
TIM1_CR1_URS	spl\inc\stm8s.h	693;"	macro
TIM1_CR2_CCPC	spl\inc\stm8s.h	700;"	macro
TIM1_CR2_COMS	spl\inc\stm8s.h	699;"	macro
TIM1_CR2_MMS	spl\inc\stm8s.h	698;"	macro
TIM1_CR2_RESET_VALUE	spl\inc\stm8s.h	649;"	macro
TIM1_CR2_TI1S	spl\inc\stm8s.h	697;"	macro
TIM1_Channel_TypeDef	spl\inc\stm8s_tim1.h	89;"	typedef	typeref:enum:__anon72
TIM1_ClearFlag	spl\inc\stm8s_tim1.h	608;"	prototype	signature:(TIM1_FLAG_TypeDef TIM1_FLAG)
TIM1_ClearFlag	spl\src\stm8s_tim1.c	2087;"	function	signature:(TIM1_FLAG_TypeDef TIM1_FLAG)
TIM1_ClearITPendingBit	spl\inc\stm8s_tim1.h	610;"	prototype	signature:(TIM1_IT_TypeDef TIM1_IT)
TIM1_ClearITPendingBit	spl\src\stm8s_tim1.c	2149;"	function	signature:(TIM1_IT_TypeDef TIM1_IT)
TIM1_Cmd	spl\inc\stm8s_tim1.h	536;"	prototype	signature:(FunctionalState NewState)
TIM1_Cmd	spl\src\stm8s_tim1.c	561;"	function	signature:(FunctionalState NewState)
TIM1_CounterModeConfig	spl\inc\stm8s_tim1.h	564;"	prototype	signature:(TIM1_CounterMode_TypeDef TIM1_CounterMode)
TIM1_CounterModeConfig	spl\src\stm8s_tim1.c	1048;"	function	signature:(TIM1_CounterMode_TypeDef TIM1_CounterMode)
TIM1_CounterMode_TypeDef	spl\inc\stm8s_tim1.h	113;"	typedef	typeref:enum:__anon73
TIM1_CtrlPWMOutputs	spl\inc\stm8s_tim1.h	537;"	prototype	signature:(FunctionalState NewState)
TIM1_CtrlPWMOutputs	spl\src\stm8s_tim1.c	583;"	function	signature:(FunctionalState NewState)
TIM1_DTR_DTG	spl\inc\stm8s.h	801;"	macro
TIM1_DTR_RESET_VALUE	spl\inc\stm8s.h	678;"	macro
TIM1_DeInit	spl\inc\stm8s_tim1.h	494;"	prototype	signature:(void)
TIM1_DeInit	spl\src\stm8s_tim1.c	58;"	function	signature:(void)
TIM1_EGR_BG	spl\inc\stm8s.h	734;"	macro
TIM1_EGR_CC1G	spl\inc\stm8s.h	740;"	macro
TIM1_EGR_CC2G	spl\inc\stm8s.h	739;"	macro
TIM1_EGR_CC3G	spl\inc\stm8s.h	738;"	macro
TIM1_EGR_CC4G	spl\inc\stm8s.h	737;"	macro
TIM1_EGR_COMG	spl\inc\stm8s.h	736;"	macro
TIM1_EGR_RESET_VALUE	spl\inc\stm8s.h	655;"	macro
TIM1_EGR_TG	spl\inc\stm8s.h	735;"	macro
TIM1_EGR_UG	spl\inc\stm8s.h	741;"	macro
TIM1_ENCODERMODE_TI1	spl\inc\stm8s_tim1.h	373;"	enumerator	enum:__anon94
TIM1_ENCODERMODE_TI12	spl\inc\stm8s_tim1.h	375;"	enumerator	enum:__anon94
TIM1_ENCODERMODE_TI2	spl\inc\stm8s_tim1.h	374;"	enumerator	enum:__anon94
TIM1_ETRClockMode1Config	spl\inc\stm8s_tim1.h	540;"	prototype	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETRClockMode1Config	spl\src\stm8s_tim1.c	662;"	function	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETRClockMode2Config	spl\inc\stm8s_tim1.h	543;"	prototype	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETRClockMode2Config	spl\src\stm8s_tim1.c	694;"	function	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETRConfig	spl\inc\stm8s_tim1.h	546;"	prototype	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETRConfig	spl\src\stm8s_tim1.c	725;"	function	signature:(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity, uint8_t ExtTRGFilter)
TIM1_ETR_ECE	spl\inc\stm8s.h	707;"	macro
TIM1_ETR_ETF	spl\inc\stm8s.h	709;"	macro
TIM1_ETR_ETP	spl\inc\stm8s.h	706;"	macro
TIM1_ETR_ETPS	spl\inc\stm8s.h	708;"	macro
TIM1_ETR_RESET_VALUE	spl\inc\stm8s.h	651;"	macro
TIM1_EVENTSOURCE_BREAK	spl\inc\stm8s_tim1.h	392;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_CC1	spl\inc\stm8s_tim1.h	386;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_CC2	spl\inc\stm8s_tim1.h	387;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_CC3	spl\inc\stm8s_tim1.h	388;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_CC4	spl\inc\stm8s_tim1.h	389;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_COM	spl\inc\stm8s_tim1.h	390;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_TRIGGER	spl\inc\stm8s_tim1.h	391;"	enumerator	enum:__anon95
TIM1_EVENTSOURCE_UPDATE	spl\inc\stm8s_tim1.h	385;"	enumerator	enum:__anon95
TIM1_EXTTRGPOLARITY_INVERTED	spl\inc\stm8s_tim1.h	353;"	enumerator	enum:__anon92
TIM1_EXTTRGPOLARITY_NONINVERTED	spl\inc\stm8s_tim1.h	354;"	enumerator	enum:__anon92
TIM1_EXTTRGPSC_DIV2	spl\inc\stm8s_tim1.h	305;"	enumerator	enum:__anon89
TIM1_EXTTRGPSC_DIV4	spl\inc\stm8s_tim1.h	306;"	enumerator	enum:__anon89
TIM1_EXTTRGPSC_DIV8	spl\inc\stm8s_tim1.h	307;"	enumerator	enum:__anon89
TIM1_EXTTRGPSC_OFF	spl\inc\stm8s_tim1.h	304;"	enumerator	enum:__anon89
TIM1_EncoderInterfaceConfig	spl\inc\stm8s_tim1.h	560;"	prototype	signature:(TIM1_EncoderMode_TypeDef TIM1_EncoderMode, TIM1_ICPolarity_TypeDef TIM1_IC1Polarity, TIM1_ICPolarity_TypeDef TIM1_IC2Polarity)
TIM1_EncoderInterfaceConfig	spl\src\stm8s_tim1.c	975;"	function	signature:(TIM1_EncoderMode_TypeDef TIM1_EncoderMode, TIM1_ICPolarity_TypeDef TIM1_IC1Polarity, TIM1_ICPolarity_TypeDef TIM1_IC2Polarity)
TIM1_EncoderMode_TypeDef	spl\inc\stm8s_tim1.h	376;"	typedef	typeref:enum:__anon94
TIM1_EventSource_TypeDef	spl\inc\stm8s_tim1.h	393;"	typedef	typeref:enum:__anon95
TIM1_ExtTRGPSC_TypeDef	spl\inc\stm8s_tim1.h	308;"	typedef	typeref:enum:__anon89
TIM1_ExtTRGPolarity_TypeDef	spl\inc\stm8s_tim1.h	355;"	typedef	typeref:enum:__anon92
TIM1_FLAG_BREAK	spl\inc\stm8s_tim1.h	451;"	enumerator	enum:__anon99
TIM1_FLAG_CC1	spl\inc\stm8s_tim1.h	445;"	enumerator	enum:__anon99
TIM1_FLAG_CC1OF	spl\inc\stm8s_tim1.h	452;"	enumerator	enum:__anon99
TIM1_FLAG_CC2	spl\inc\stm8s_tim1.h	446;"	enumerator	enum:__anon99
TIM1_FLAG_CC2OF	spl\inc\stm8s_tim1.h	453;"	enumerator	enum:__anon99
TIM1_FLAG_CC3	spl\inc\stm8s_tim1.h	447;"	enumerator	enum:__anon99
TIM1_FLAG_CC3OF	spl\inc\stm8s_tim1.h	454;"	enumerator	enum:__anon99
TIM1_FLAG_CC4	spl\inc\stm8s_tim1.h	448;"	enumerator	enum:__anon99
TIM1_FLAG_CC4OF	spl\inc\stm8s_tim1.h	455;"	enumerator	enum:__anon99
TIM1_FLAG_COM	spl\inc\stm8s_tim1.h	449;"	enumerator	enum:__anon99
TIM1_FLAG_TRIGGER	spl\inc\stm8s_tim1.h	450;"	enumerator	enum:__anon99
TIM1_FLAG_TypeDef	spl\inc\stm8s_tim1.h	456;"	typedef	typeref:enum:__anon99
TIM1_FLAG_UPDATE	spl\inc\stm8s_tim1.h	444;"	enumerator	enum:__anon99
TIM1_FORCEDACTION_ACTIVE	spl\inc\stm8s_tim1.h	476;"	enumerator	enum:__anon100
TIM1_FORCEDACTION_INACTIVE	spl\inc\stm8s_tim1.h	477;"	enumerator	enum:__anon100
TIM1_ForcedAction_TypeDef	spl\inc\stm8s_tim1.h	478;"	typedef	typeref:enum:__anon100
TIM1_ForcedOC1Config	spl\inc\stm8s_tim1.h	565;"	prototype	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC1Config	spl\src\stm8s_tim1.c	1067;"	function	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC2Config	spl\inc\stm8s_tim1.h	566;"	prototype	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC2Config	spl\src\stm8s_tim1.c	1085;"	function	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC3Config	spl\inc\stm8s_tim1.h	567;"	prototype	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC3Config	spl\src\stm8s_tim1.c	1104;"	function	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC4Config	spl\inc\stm8s_tim1.h	568;"	prototype	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_ForcedOC4Config	spl\src\stm8s_tim1.c	1123;"	function	signature:(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
TIM1_GenerateEvent	spl\inc\stm8s_tim1.h	580;"	prototype	signature:(TIM1_EventSource_TypeDef TIM1_EventSource)
TIM1_GenerateEvent	spl\src\stm8s_tim1.c	1389;"	function	signature:(TIM1_EventSource_TypeDef TIM1_EventSource)
TIM1_GetCapture1	spl\inc\stm8s_tim1.h	601;"	prototype	signature:(void)
TIM1_GetCapture1	spl\src\stm8s_tim1.c	1922;"	function	signature:(void)
TIM1_GetCapture2	spl\inc\stm8s_tim1.h	602;"	prototype	signature:(void)
TIM1_GetCapture2	spl\src\stm8s_tim1.c	1943;"	function	signature:(void)
TIM1_GetCapture3	spl\inc\stm8s_tim1.h	603;"	prototype	signature:(void)
TIM1_GetCapture3	spl\src\stm8s_tim1.c	1964;"	function	signature:(void)
TIM1_GetCapture4	spl\inc\stm8s_tim1.h	604;"	prototype	signature:(void)
TIM1_GetCapture4	spl\src\stm8s_tim1.c	1984;"	function	signature:(void)
TIM1_GetCounter	spl\inc\stm8s_tim1.h	605;"	prototype	signature:(void)
TIM1_GetCounter	spl\src\stm8s_tim1.c	2004;"	function	signature:(void)
TIM1_GetFlagStatus	spl\inc\stm8s_tim1.h	607;"	prototype	signature:(TIM1_FLAG_TypeDef TIM1_FLAG)
TIM1_GetFlagStatus	spl\src\stm8s_tim1.c	2047;"	function	signature:(TIM1_FLAG_TypeDef TIM1_FLAG)
TIM1_GetITStatus	spl\inc\stm8s_tim1.h	609;"	prototype	signature:(TIM1_IT_TypeDef TIM1_IT)
TIM1_GetITStatus	spl\src\stm8s_tim1.c	2112;"	function	signature:(TIM1_IT_TypeDef TIM1_IT)
TIM1_GetPrescaler	spl\inc\stm8s_tim1.h	606;"	prototype	signature:(void)
TIM1_GetPrescaler	spl\src\stm8s_tim1.c	2019;"	function	signature:(void)
TIM1_ICInit	spl\inc\stm8s_tim1.h	528;"	prototype	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, TIM1_ICSelection_TypeDef TIM1_ICSelection, TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter)
TIM1_ICInit	spl\src\stm8s_tim1.c	423;"	function	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, TIM1_ICSelection_TypeDef TIM1_ICSelection, TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter)
TIM1_ICPOLARITY_FALLING	spl\inc\stm8s_tim1.h	237;"	enumerator	enum:__anon85
TIM1_ICPOLARITY_RISING	spl\inc\stm8s_tim1.h	236;"	enumerator	enum:__anon85
TIM1_ICPSC_DIV1	spl\inc\stm8s_tim1.h	258;"	enumerator	enum:__anon87
TIM1_ICPSC_DIV2	spl\inc\stm8s_tim1.h	259;"	enumerator	enum:__anon87
TIM1_ICPSC_DIV4	spl\inc\stm8s_tim1.h	260;"	enumerator	enum:__anon87
TIM1_ICPSC_DIV8	spl\inc\stm8s_tim1.h	261;"	enumerator	enum:__anon87
TIM1_ICPSC_TypeDef	spl\inc\stm8s_tim1.h	262;"	typedef	typeref:enum:__anon87
TIM1_ICPolarity_TypeDef	spl\inc\stm8s_tim1.h	238;"	typedef	typeref:enum:__anon85
TIM1_ICSELECTION_DIRECTTI	spl\inc\stm8s_tim1.h	246;"	enumerator	enum:__anon86
TIM1_ICSELECTION_INDIRECTTI	spl\inc\stm8s_tim1.h	247;"	enumerator	enum:__anon86
TIM1_ICSELECTION_TRGI	spl\inc\stm8s_tim1.h	248;"	enumerator	enum:__anon86
TIM1_ICSelection_TypeDef	spl\inc\stm8s_tim1.h	249;"	typedef	typeref:enum:__anon86
TIM1_IER_BIE	spl\inc\stm8s.h	711;"	macro
TIM1_IER_CC1IE	spl\inc\stm8s.h	717;"	macro
TIM1_IER_CC2IE	spl\inc\stm8s.h	716;"	macro
TIM1_IER_CC3IE	spl\inc\stm8s.h	715;"	macro
TIM1_IER_CC4IE	spl\inc\stm8s.h	714;"	macro
TIM1_IER_COMIE	spl\inc\stm8s.h	713;"	macro
TIM1_IER_RESET_VALUE	spl\inc\stm8s.h	652;"	macro
TIM1_IER_TIE	spl\inc\stm8s.h	712;"	macro
TIM1_IER_UIE	spl\inc\stm8s.h	718;"	macro
TIM1_ITConfig	spl\inc\stm8s_tim1.h	538;"	prototype	signature:(TIM1_IT_TypeDef TIM1_IT, FunctionalState NewState)
TIM1_ITConfig	spl\src\stm8s_tim1.c	617;"	function	signature:(TIM1_IT_TypeDef TIM1_IT, FunctionalState NewState)
TIM1_IT_BREAK	spl\inc\stm8s_tim1.h	286;"	enumerator	enum:__anon88
TIM1_IT_CC1	spl\inc\stm8s_tim1.h	280;"	enumerator	enum:__anon88
TIM1_IT_CC2	spl\inc\stm8s_tim1.h	281;"	enumerator	enum:__anon88
TIM1_IT_CC3	spl\inc\stm8s_tim1.h	282;"	enumerator	enum:__anon88
TIM1_IT_CC4	spl\inc\stm8s_tim1.h	283;"	enumerator	enum:__anon88
TIM1_IT_COM	spl\inc\stm8s_tim1.h	284;"	enumerator	enum:__anon88
TIM1_IT_TRIGGER	spl\inc\stm8s_tim1.h	285;"	enumerator	enum:__anon88
TIM1_IT_TypeDef	spl\inc\stm8s_tim1.h	287;"	typedef	typeref:enum:__anon88
TIM1_IT_UPDATE	spl\inc\stm8s_tim1.h	279;"	enumerator	enum:__anon88
TIM1_InternalClockConfig	spl\inc\stm8s_tim1.h	539;"	prototype	signature:(void)
TIM1_InternalClockConfig	spl\src\stm8s_tim1.c	640;"	function	signature:(void)
TIM1_LOCKLEVEL_1	spl\inc\stm8s_tim1.h	193;"	enumerator	enum:__anon81
TIM1_LOCKLEVEL_2	spl\inc\stm8s_tim1.h	194;"	enumerator	enum:__anon81
TIM1_LOCKLEVEL_3	spl\inc\stm8s_tim1.h	195;"	enumerator	enum:__anon81
TIM1_LOCKLEVEL_OFF	spl\inc\stm8s_tim1.h	192;"	enumerator	enum:__anon81
TIM1_LockLevel_TypeDef	spl\inc\stm8s_tim1.h	196;"	typedef	typeref:enum:__anon81
TIM1_OC1FastConfig	spl\inc\stm8s_tim1.h	576;"	prototype	signature:(FunctionalState NewState)
TIM1_OC1FastConfig	spl\src\stm8s_tim1.c	1293;"	function	signature:(FunctionalState NewState)
TIM1_OC1Init	spl\inc\stm8s_tim1.h	498;"	prototype	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC1Init	spl\src\stm8s_tim1.c	154;"	function	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC1NPolarityConfig	spl\inc\stm8s_tim1.h	582;"	prototype	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC1NPolarityConfig	spl\src\stm8s_tim1.c	1430;"	function	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC1PolarityConfig	spl\inc\stm8s_tim1.h	581;"	prototype	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC1PolarityConfig	spl\src\stm8s_tim1.c	1406;"	function	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC1PreloadConfig	spl\inc\stm8s_tim1.h	572;"	prototype	signature:(FunctionalState NewState)
TIM1_OC1PreloadConfig	spl\src\stm8s_tim1.c	1205;"	function	signature:(FunctionalState NewState)
TIM1_OC2FastConfig	spl\inc\stm8s_tim1.h	577;"	prototype	signature:(FunctionalState NewState)
TIM1_OC2FastConfig	spl\src\stm8s_tim1.c	1315;"	function	signature:(FunctionalState NewState)
TIM1_OC2Init	spl\inc\stm8s_tim1.h	505;"	prototype	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC2Init	spl\src\stm8s_tim1.c	217;"	function	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC2NPolarityConfig	spl\inc\stm8s_tim1.h	584;"	prototype	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC2NPolarityConfig	spl\src\stm8s_tim1.c	1478;"	function	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC2PolarityConfig	spl\inc\stm8s_tim1.h	583;"	prototype	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC2PolarityConfig	spl\src\stm8s_tim1.c	1454;"	function	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC2PreloadConfig	spl\inc\stm8s_tim1.h	573;"	prototype	signature:(FunctionalState NewState)
TIM1_OC2PreloadConfig	spl\src\stm8s_tim1.c	1227;"	function	signature:(FunctionalState NewState)
TIM1_OC3FastConfig	spl\inc\stm8s_tim1.h	578;"	prototype	signature:(FunctionalState NewState)
TIM1_OC3FastConfig	spl\src\stm8s_tim1.c	1337;"	function	signature:(FunctionalState NewState)
TIM1_OC3Init	spl\inc\stm8s_tim1.h	512;"	prototype	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC3Init	spl\src\stm8s_tim1.c	281;"	function	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, TIM1_OutputNState_TypeDef TIM1_OutputNState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState, TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
TIM1_OC3NPolarityConfig	spl\inc\stm8s_tim1.h	586;"	prototype	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC3NPolarityConfig	spl\src\stm8s_tim1.c	1527;"	function	signature:(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
TIM1_OC3PolarityConfig	spl\inc\stm8s_tim1.h	585;"	prototype	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC3PolarityConfig	spl\src\stm8s_tim1.c	1502;"	function	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC3PreloadConfig	spl\inc\stm8s_tim1.h	574;"	prototype	signature:(FunctionalState NewState)
TIM1_OC3PreloadConfig	spl\src\stm8s_tim1.c	1249;"	function	signature:(FunctionalState NewState)
TIM1_OC4FastConfig	spl\inc\stm8s_tim1.h	579;"	prototype	signature:(FunctionalState NewState)
TIM1_OC4FastConfig	spl\src\stm8s_tim1.c	1359;"	function	signature:(FunctionalState NewState)
TIM1_OC4Init	spl\inc\stm8s_tim1.h	519;"	prototype	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState)
TIM1_OC4Init	spl\src\stm8s_tim1.c	338;"	function	signature:(TIM1_OCMode_TypeDef TIM1_OCMode, TIM1_OutputState_TypeDef TIM1_OutputState, uint16_t TIM1_Pulse, TIM1_OCPolarity_TypeDef TIM1_OCPolarity, TIM1_OCIdleState_TypeDef TIM1_OCIdleState)
TIM1_OC4PolarityConfig	spl\inc\stm8s_tim1.h	587;"	prototype	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC4PolarityConfig	spl\src\stm8s_tim1.c	1551;"	function	signature:(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
TIM1_OC4PreloadConfig	spl\inc\stm8s_tim1.h	575;"	prototype	signature:(FunctionalState NewState)
TIM1_OC4PreloadConfig	spl\src\stm8s_tim1.c	1271;"	function	signature:(FunctionalState NewState)
TIM1_OCIDLESTATE_RESET	spl\inc\stm8s_tim1.h	217;"	enumerator	enum:__anon83
TIM1_OCIDLESTATE_SET	spl\inc\stm8s_tim1.h	216;"	enumerator	enum:__anon83
TIM1_OCIdleState_TypeDef	spl\inc\stm8s_tim1.h	218;"	typedef	typeref:enum:__anon83
TIM1_OCMODE_ACTIVE	spl\inc\stm8s_tim1.h	48;"	enumerator	enum:__anon70
TIM1_OCMODE_INACTIVE	spl\inc\stm8s_tim1.h	49;"	enumerator	enum:__anon70
TIM1_OCMODE_PWM1	spl\inc\stm8s_tim1.h	51;"	enumerator	enum:__anon70
TIM1_OCMODE_PWM2	spl\inc\stm8s_tim1.h	52;"	enumerator	enum:__anon70
TIM1_OCMODE_TIMING	spl\inc\stm8s_tim1.h	47;"	enumerator	enum:__anon70
TIM1_OCMODE_TOGGLE	spl\inc\stm8s_tim1.h	50;"	enumerator	enum:__anon70
TIM1_OCMode_TypeDef	spl\inc\stm8s_tim1.h	53;"	typedef	typeref:enum:__anon70
TIM1_OCNIDLESTATE_RESET	spl\inc\stm8s_tim1.h	227;"	enumerator	enum:__anon84
TIM1_OCNIDLESTATE_SET	spl\inc\stm8s_tim1.h	226;"	enumerator	enum:__anon84
TIM1_OCNIdleState_TypeDef	spl\inc\stm8s_tim1.h	228;"	typedef	typeref:enum:__anon84
TIM1_OCNPOLARITY_HIGH	spl\inc\stm8s_tim1.h	134;"	enumerator	enum:__anon75
TIM1_OCNPOLARITY_LOW	spl\inc\stm8s_tim1.h	135;"	enumerator	enum:__anon75
TIM1_OCNPolarity_TypeDef	spl\inc\stm8s_tim1.h	136;"	typedef	typeref:enum:__anon75
TIM1_OCPOLARITY_HIGH	spl\inc\stm8s_tim1.h	124;"	enumerator	enum:__anon74
TIM1_OCPOLARITY_LOW	spl\inc\stm8s_tim1.h	125;"	enumerator	enum:__anon74
TIM1_OCPolarity_TypeDef	spl\inc\stm8s_tim1.h	126;"	typedef	typeref:enum:__anon74
TIM1_OISR_OIS1	spl\inc\stm8s.h	809;"	macro
TIM1_OISR_OIS1N	spl\inc\stm8s.h	808;"	macro
TIM1_OISR_OIS2	spl\inc\stm8s.h	807;"	macro
TIM1_OISR_OIS2N	spl\inc\stm8s.h	806;"	macro
TIM1_OISR_OIS3	spl\inc\stm8s.h	805;"	macro
TIM1_OISR_OIS3N	spl\inc\stm8s.h	804;"	macro
TIM1_OISR_OIS4	spl\inc\stm8s.h	803;"	macro
TIM1_OISR_RESET_VALUE	spl\inc\stm8s.h	679;"	macro
TIM1_OPMODE_REPETITIVE	spl\inc\stm8s_tim1.h	75;"	enumerator	enum:__anon71
TIM1_OPMODE_SINGLE	spl\inc\stm8s_tim1.h	74;"	enumerator	enum:__anon71
TIM1_OPMode_TypeDef	spl\inc\stm8s_tim1.h	76;"	typedef	typeref:enum:__anon71
TIM1_OSSISTATE_DISABLE	spl\inc\stm8s_tim1.h	207;"	enumerator	enum:__anon82
TIM1_OSSISTATE_ENABLE	spl\inc\stm8s_tim1.h	206;"	enumerator	enum:__anon82
TIM1_OSSIState_TypeDef	spl\inc\stm8s_tim1.h	208;"	typedef	typeref:enum:__anon82
TIM1_OUTPUTNSTATE_DISABLE	spl\inc\stm8s_tim1.h	154;"	enumerator	enum:__anon77
TIM1_OUTPUTNSTATE_ENABLE	spl\inc\stm8s_tim1.h	155;"	enumerator	enum:__anon77
TIM1_OUTPUTSTATE_DISABLE	spl\inc\stm8s_tim1.h	144;"	enumerator	enum:__anon76
TIM1_OUTPUTSTATE_ENABLE	spl\inc\stm8s_tim1.h	145;"	enumerator	enum:__anon76
TIM1_OutputNState_TypeDef	spl\inc\stm8s_tim1.h	156;"	typedef	typeref:enum:__anon77
TIM1_OutputState_TypeDef	spl\inc\stm8s_tim1.h	146;"	typedef	typeref:enum:__anon76
TIM1_PSCH_PSC	spl\inc\stm8s.h	772;"	macro
TIM1_PSCL_PSC	spl\inc\stm8s.h	774;"	macro
TIM1_PSCRELOADMODE_IMMEDIATE	spl\inc\stm8s_tim1.h	364;"	enumerator	enum:__anon93
TIM1_PSCRELOADMODE_UPDATE	spl\inc\stm8s_tim1.h	363;"	enumerator	enum:__anon93
TIM1_PSCRH_RESET_VALUE	spl\inc\stm8s.h	664;"	macro
TIM1_PSCRL_RESET_VALUE	spl\inc\stm8s.h	665;"	macro
TIM1_PSCReloadMode_TypeDef	spl\inc\stm8s_tim1.h	365;"	typedef	typeref:enum:__anon93
TIM1_PWMIConfig	spl\inc\stm8s_tim1.h	532;"	prototype	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, TIM1_ICSelection_TypeDef TIM1_ICSelection, TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter)
TIM1_PWMIConfig	spl\src\stm8s_tim1.c	488;"	function	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, TIM1_ICSelection_TypeDef TIM1_ICSelection, TIM1_ICPSC_TypeDef TIM1_ICPrescaler, uint8_t TIM1_ICFilter)
TIM1_PrescalerConfig	spl\inc\stm8s_tim1.h	563;"	prototype	signature:(uint16_t Prescaler, TIM1_PSCReloadMode_TypeDef TIM1_PSCReloadMode)
TIM1_PrescalerConfig	spl\src\stm8s_tim1.c	1023;"	function	signature:(uint16_t Prescaler, TIM1_PSCReloadMode_TypeDef TIM1_PSCReloadMode)
TIM1_RCR_REP	spl\inc\stm8s.h	779;"	macro
TIM1_RCR_RESET_VALUE	spl\inc\stm8s.h	668;"	macro
TIM1_SLAVEMODE_EXTERNAL1	spl\inc\stm8s_tim1.h	433;"	enumerator	enum:__anon98
TIM1_SLAVEMODE_GATED	spl\inc\stm8s_tim1.h	431;"	enumerator	enum:__anon98
TIM1_SLAVEMODE_RESET	spl\inc\stm8s_tim1.h	430;"	enumerator	enum:__anon98
TIM1_SLAVEMODE_TRIGGER	spl\inc\stm8s_tim1.h	432;"	enumerator	enum:__anon98
TIM1_SMCR_MSM	spl\inc\stm8s.h	702;"	macro
TIM1_SMCR_RESET_VALUE	spl\inc\stm8s.h	650;"	macro
TIM1_SMCR_SMS	spl\inc\stm8s.h	704;"	macro
TIM1_SMCR_TS	spl\inc\stm8s.h	703;"	macro
TIM1_SR1_BIF	spl\inc\stm8s.h	720;"	macro
TIM1_SR1_CC1IF	spl\inc\stm8s.h	726;"	macro
TIM1_SR1_CC2IF	spl\inc\stm8s.h	725;"	macro
TIM1_SR1_CC3IF	spl\inc\stm8s.h	724;"	macro
TIM1_SR1_CC4IF	spl\inc\stm8s.h	723;"	macro
TIM1_SR1_COMIF	spl\inc\stm8s.h	722;"	macro
TIM1_SR1_RESET_VALUE	spl\inc\stm8s.h	653;"	macro
TIM1_SR1_TIF	spl\inc\stm8s.h	721;"	macro
TIM1_SR1_UIF	spl\inc\stm8s.h	727;"	macro
TIM1_SR2_CC1OF	spl\inc\stm8s.h	732;"	macro
TIM1_SR2_CC2OF	spl\inc\stm8s.h	731;"	macro
TIM1_SR2_CC3OF	spl\inc\stm8s.h	730;"	macro
TIM1_SR2_CC4OF	spl\inc\stm8s.h	729;"	macro
TIM1_SR2_RESET_VALUE	spl\inc\stm8s.h	654;"	macro
TIM1_SelectCOM	spl\inc\stm8s_tim1.h	570;"	prototype	signature:(FunctionalState NewState)
TIM1_SelectCOM	spl\src\stm8s_tim1.c	1161;"	function	signature:(FunctionalState NewState)
TIM1_SelectHallSensor	spl\inc\stm8s_tim1.h	555;"	prototype	signature:(FunctionalState NewState)
TIM1_SelectHallSensor	spl\src\stm8s_tim1.c	849;"	function	signature:(FunctionalState NewState)
TIM1_SelectInputTrigger	spl\inc\stm8s_tim1.h	552;"	prototype	signature:(TIM1_TS_TypeDef TIM1_InputTriggerSource)
TIM1_SelectInputTrigger	spl\src\stm8s_tim1.c	787;"	function	signature:(TIM1_TS_TypeDef TIM1_InputTriggerSource)
TIM1_SelectMasterSlaveMode	spl\inc\stm8s_tim1.h	559;"	prototype	signature:(FunctionalState NewState)
TIM1_SelectMasterSlaveMode	spl\src\stm8s_tim1.c	939;"	function	signature:(FunctionalState NewState)
TIM1_SelectOCxM	spl\inc\stm8s_tim1.h	590;"	prototype	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
TIM1_SelectOCxM	spl\src\stm8s_tim1.c	1712;"	function	signature:(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
TIM1_SelectOnePulseMode	spl\inc\stm8s_tim1.h	556;"	prototype	signature:(TIM1_OPMode_TypeDef TIM1_OPMode)
TIM1_SelectOnePulseMode	spl\src\stm8s_tim1.c	873;"	function	signature:(TIM1_OPMode_TypeDef TIM1_OPMode)
TIM1_SelectOutputTrigger	spl\inc\stm8s_tim1.h	557;"	prototype	signature:(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
TIM1_SelectOutputTrigger	spl\src\stm8s_tim1.c	903;"	function	signature:(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
TIM1_SelectSlaveMode	spl\inc\stm8s_tim1.h	558;"	prototype	signature:(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
TIM1_SelectSlaveMode	spl\src\stm8s_tim1.c	923;"	function	signature:(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
TIM1_SetAutoreload	spl\inc\stm8s_tim1.h	592;"	prototype	signature:(uint16_t Autoreload)
TIM1_SetAutoreload	spl\src\stm8s_tim1.c	1775;"	function	signature:(uint16_t Autoreload)
TIM1_SetCompare1	spl\inc\stm8s_tim1.h	593;"	prototype	signature:(uint16_t Compare1)
TIM1_SetCompare1	spl\src\stm8s_tim1.c	1788;"	function	signature:(uint16_t Compare1)
TIM1_SetCompare2	spl\inc\stm8s_tim1.h	594;"	prototype	signature:(uint16_t Compare2)
TIM1_SetCompare2	spl\src\stm8s_tim1.c	1801;"	function	signature:(uint16_t Compare2)
TIM1_SetCompare3	spl\inc\stm8s_tim1.h	595;"	prototype	signature:(uint16_t Compare3)
TIM1_SetCompare3	spl\src\stm8s_tim1.c	1814;"	function	signature:(uint16_t Compare3)
TIM1_SetCompare4	spl\inc\stm8s_tim1.h	596;"	prototype	signature:(uint16_t Compare4)
TIM1_SetCompare4	spl\src\stm8s_tim1.c	1827;"	function	signature:(uint16_t Compare4)
TIM1_SetCounter	spl\inc\stm8s_tim1.h	591;"	prototype	signature:(uint16_t Counter)
TIM1_SetCounter	spl\src\stm8s_tim1.c	1762;"	function	signature:(uint16_t Counter)
TIM1_SetIC1Prescaler	spl\inc\stm8s_tim1.h	597;"	prototype	signature:(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
TIM1_SetIC1Prescaler	spl\src\stm8s_tim1.c	1844;"	function	signature:(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
TIM1_SetIC2Prescaler	spl\inc\stm8s_tim1.h	598;"	prototype	signature:(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
TIM1_SetIC2Prescaler	spl\src\stm8s_tim1.c	1864;"	function	signature:(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
TIM1_SetIC3Prescaler	spl\inc\stm8s_tim1.h	599;"	prototype	signature:(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
TIM1_SetIC3Prescaler	spl\src\stm8s_tim1.c	1885;"	function	signature:(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
TIM1_SetIC4Prescaler	spl\inc\stm8s_tim1.h	600;"	prototype	signature:(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
TIM1_SetIC4Prescaler	spl\src\stm8s_tim1.c	1906;"	function	signature:(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
TIM1_SlaveMode_TypeDef	spl\inc\stm8s_tim1.h	434;"	typedef	typeref:enum:__anon98
TIM1_TIXEXTERNALCLK1SOURCE_TI1	spl\inc\stm8s_tim1.h	342;"	enumerator	enum:__anon91
TIM1_TIXEXTERNALCLK1SOURCE_TI1ED	spl\inc\stm8s_tim1.h	341;"	enumerator	enum:__anon91
TIM1_TIXEXTERNALCLK1SOURCE_TI2	spl\inc\stm8s_tim1.h	343;"	enumerator	enum:__anon91
TIM1_TIxExternalCLK1Source_TypeDef	spl\inc\stm8s_tim1.h	344;"	typedef	typeref:enum:__anon91
TIM1_TIxExternalClockConfig	spl\inc\stm8s_tim1.h	549;"	prototype	signature:(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, uint8_t ICFilter)
TIM1_TIxExternalClockConfig	spl\src\stm8s_tim1.c	751;"	function	signature:(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource, TIM1_ICPolarity_TypeDef TIM1_ICPolarity, uint8_t ICFilter)
TIM1_TRGOSOURCE_ENABLE	spl\inc\stm8s_tim1.h	411;"	enumerator	enum:__anon97
TIM1_TRGOSOURCE_OC1REF	spl\inc\stm8s_tim1.h	414;"	enumerator	enum:__anon97
TIM1_TRGOSOURCE_OC2REF	spl\inc\stm8s_tim1.h	415;"	enumerator	enum:__anon97
TIM1_TRGOSOURCE_OC3REF	spl\inc\stm8s_tim1.h	416;"	enumerator	enum:__anon97
TIM1_TRGOSOURCE_RESET	spl\inc\stm8s_tim1.h	410;"	enumerator	enum:__anon97
TIM1_TRGOSOURCE_UPDATE	spl\inc\stm8s_tim1.h	412;"	enumerator	enum:__anon97
TIM1_TRGOSource_OC1	spl\inc\stm8s_tim1.h	413;"	enumerator	enum:__anon97
TIM1_TRGOSource_TypeDef	spl\inc\stm8s_tim1.h	417;"	typedef	typeref:enum:__anon97
TIM1_TS_ETRF	spl\inc\stm8s_tim1.h	323;"	enumerator	enum:__anon90
TIM1_TS_TI1FP1	spl\inc\stm8s_tim1.h	321;"	enumerator	enum:__anon90
TIM1_TS_TI1F_ED	spl\inc\stm8s_tim1.h	320;"	enumerator	enum:__anon90
TIM1_TS_TI2FP2	spl\inc\stm8s_tim1.h	322;"	enumerator	enum:__anon90
TIM1_TS_TIM5	spl\inc\stm8s_tim1.h	319;"	enumerator	enum:__anon90
TIM1_TS_TIM6	spl\inc\stm8s_tim1.h	318;"	enumerator	enum:__anon90
TIM1_TS_TypeDef	spl\inc\stm8s_tim1.h	324;"	typedef	typeref:enum:__anon90
TIM1_TimeBaseInit	spl\inc\stm8s_tim1.h	495;"	prototype	signature:(uint16_t TIM1_Prescaler, TIM1_CounterMode_TypeDef TIM1_CounterMode, uint16_t TIM1_Period, uint8_t TIM1_RepetitionCounter)
TIM1_TimeBaseInit	spl\src\stm8s_tim1.c	111;"	function	signature:(uint16_t TIM1_Prescaler, TIM1_CounterMode_TypeDef TIM1_CounterMode, uint16_t TIM1_Period, uint8_t TIM1_RepetitionCounter)
TIM1_TypeDef	spl\inc\stm8s.h	642;"	typedef	typeref:struct:TIM1_struct
TIM1_UPDATESOURCE_GLOBAL	spl\inc\stm8s_tim1.h	400;"	enumerator	enum:__anon96
TIM1_UPDATESOURCE_REGULAR	spl\inc\stm8s_tim1.h	401;"	enumerator	enum:__anon96
TIM1_UPD_OVF_TRG_BRK_IRQHandler	stm8s_it.h	67;"	prototype	signature:(void)
TIM1_UpdateDisableConfig	spl\inc\stm8s_tim1.h	553;"	prototype	signature:(FunctionalState NewState)
TIM1_UpdateDisableConfig	spl\src\stm8s_tim1.c	803;"	function	signature:(FunctionalState NewState)
TIM1_UpdateRequestConfig	spl\inc\stm8s_tim1.h	554;"	prototype	signature:(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
TIM1_UpdateRequestConfig	spl\src\stm8s_tim1.c	827;"	function	signature:(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
TIM1_UpdateSource_TypeDef	spl\inc\stm8s_tim1.h	402;"	typedef	typeref:enum:__anon96
TIM1_struct	spl\inc\stm8s.h	607;"	struct
TIM2	spl\inc\stm8s.h	2680;"	macro
TIM2_ARRH_ARR	spl\inc\stm8s.h	927;"	macro
TIM2_ARRH_RESET_VALUE	spl\inc\stm8s.h	866;"	macro
TIM2_ARRL_ARR	spl\inc\stm8s.h	928;"	macro
TIM2_ARRL_RESET_VALUE	spl\inc\stm8s.h	867;"	macro
TIM2_ARRPreloadConfig	spl\inc\stm8s_tim2.h	302;"	prototype	signature:(FunctionalState NewState)
TIM2_ARRPreloadConfig	spl\src\stm8s_tim2.c	561;"	function	signature:(FunctionalState NewState)
TIM2_BaseAddress	spl\inc\stm8s.h	2580;"	macro
TIM2_CAP_COM_IRQHandler	stm8s_it.h	74;"	prototype	signature:(void)
TIM2_CCER1_CC1E	spl\inc\stm8s.h	917;"	macro
TIM2_CCER1_CC1P	spl\inc\stm8s.h	916;"	macro
TIM2_CCER1_CC2E	spl\inc\stm8s.h	915;"	macro
TIM2_CCER1_CC2P	spl\inc\stm8s.h	914;"	macro
TIM2_CCER1_RESET_VALUE	spl\inc\stm8s.h	861;"	macro
TIM2_CCER2_CC3E	spl\inc\stm8s.h	920;"	macro
TIM2_CCER2_CC3P	spl\inc\stm8s.h	919;"	macro
TIM2_CCER2_RESET_VALUE	spl\inc\stm8s.h	862;"	macro
TIM2_CCMR1_RESET_VALUE	spl\inc\stm8s.h	858;"	macro
TIM2_CCMR2_RESET_VALUE	spl\inc\stm8s.h	859;"	macro
TIM2_CCMR3_RESET_VALUE	spl\inc\stm8s.h	860;"	macro
TIM2_CCMR_CCxS	spl\inc\stm8s.h	912;"	macro
TIM2_CCMR_ICxF	spl\inc\stm8s.h	909;"	macro
TIM2_CCMR_ICxPSC	spl\inc\stm8s.h	908;"	macro
TIM2_CCMR_OCM	spl\inc\stm8s.h	910;"	macro
TIM2_CCMR_OCxPE	spl\inc\stm8s.h	911;"	macro
TIM2_CCPreloadControl	spl\inc\stm8s_tim2.h	303;"	prototype	signature:(FunctionalState NewState)
TIM2_CCR1H_CCR1	spl\inc\stm8s.h	930;"	macro
TIM2_CCR1H_RESET_VALUE	spl\inc\stm8s.h	868;"	macro
TIM2_CCR1L_CCR1	spl\inc\stm8s.h	931;"	macro
TIM2_CCR1L_RESET_VALUE	spl\inc\stm8s.h	869;"	macro
TIM2_CCR2H_CCR2	spl\inc\stm8s.h	933;"	macro
TIM2_CCR2H_RESET_VALUE	spl\inc\stm8s.h	870;"	macro
TIM2_CCR2L_CCR2	spl\inc\stm8s.h	934;"	macro
TIM2_CCR2L_RESET_VALUE	spl\inc\stm8s.h	871;"	macro
TIM2_CCR3H_CCR3	spl\inc\stm8s.h	936;"	macro
TIM2_CCR3H_RESET_VALUE	spl\inc\stm8s.h	872;"	macro
TIM2_CCR3L_CCR3	spl\inc\stm8s.h	937;"	macro
TIM2_CCR3L_RESET_VALUE	spl\inc\stm8s.h	873;"	macro
TIM2_CCxCmd	spl\inc\stm8s_tim2.h	311;"	prototype	signature:(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState)
TIM2_CCxCmd	spl\src\stm8s_tim2.c	745;"	function	signature:(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState)
TIM2_CHANNEL_1	spl\inc\stm8s_tim2.h	130;"	enumerator	enum:__anon105
TIM2_CHANNEL_2	spl\inc\stm8s_tim2.h	131;"	enumerator	enum:__anon105
TIM2_CHANNEL_3	spl\inc\stm8s_tim2.h	132;"	enumerator	enum:__anon105
TIM2_CNTRH_CNT	spl\inc\stm8s.h	922;"	macro
TIM2_CNTRH_RESET_VALUE	spl\inc\stm8s.h	863;"	macro
TIM2_CNTRL_CNT	spl\inc\stm8s.h	923;"	macro
TIM2_CNTRL_RESET_VALUE	spl\inc\stm8s.h	864;"	macro
TIM2_CR1_ARPE	spl\inc\stm8s.h	883;"	macro
TIM2_CR1_CEN	spl\inc\stm8s.h	887;"	macro
TIM2_CR1_OPM	spl\inc\stm8s.h	884;"	macro
TIM2_CR1_RESET_VALUE	spl\inc\stm8s.h	853;"	macro
TIM2_CR1_UDIS	spl\inc\stm8s.h	886;"	macro
TIM2_CR1_URS	spl\inc\stm8s.h	885;"	macro
TIM2_Channel_TypeDef	spl\inc\stm8s_tim2.h	133;"	typedef	typeref:enum:__anon105
TIM2_ClearFlag	spl\inc\stm8s_tim2.h	327;"	prototype	signature:(TIM2_FLAG_TypeDef TIM2_FLAG)
TIM2_ClearFlag	spl\src\stm8s_tim2.c	1103;"	function	signature:(TIM2_FLAG_TypeDef TIM2_FLAG)
TIM2_ClearITPendingBit	spl\inc\stm8s_tim2.h	329;"	prototype	signature:(TIM2_IT_TypeDef TIM2_IT)
TIM2_ClearITPendingBit	spl\src\stm8s_tim2.c	1156;"	function	signature:(TIM2_IT_TypeDef TIM2_IT)
TIM2_Cmd	spl\inc\stm8s_tim2.h	292;"	prototype	signature:(FunctionalState NewState)
TIM2_Cmd	spl\src\stm8s_tim2.c	339;"	function	signature:(FunctionalState NewState)
TIM2_DeInit	spl\inc\stm8s_tim2.h	285;"	prototype	signature:(void)
TIM2_DeInit	spl\src\stm8s_tim2.c	52;"	function	signature:(void)
TIM2_EGR_CC1G	spl\inc\stm8s.h	905;"	macro
TIM2_EGR_CC2G	spl\inc\stm8s.h	904;"	macro
TIM2_EGR_CC3G	spl\inc\stm8s.h	903;"	macro
TIM2_EGR_RESET_VALUE	spl\inc\stm8s.h	857;"	macro
TIM2_EGR_UG	spl\inc\stm8s.h	906;"	macro
TIM2_EVENTSOURCE_CC1	spl\inc\stm8s_tim2.h	234;"	enumerator	enum:__anon113
TIM2_EVENTSOURCE_CC2	spl\inc\stm8s_tim2.h	235;"	enumerator	enum:__anon113
TIM2_EVENTSOURCE_CC3	spl\inc\stm8s_tim2.h	236;"	enumerator	enum:__anon113
TIM2_EVENTSOURCE_UPDATE	spl\inc\stm8s_tim2.h	233;"	enumerator	enum:__anon113
TIM2_EventSource_TypeDef	spl\inc\stm8s_tim2.h	237;"	typedef	typeref:enum:__anon113
TIM2_FLAG_CC1	spl\inc\stm8s_tim2.h	255;"	enumerator	enum:__anon115
TIM2_FLAG_CC1OF	spl\inc\stm8s_tim2.h	258;"	enumerator	enum:__anon115
TIM2_FLAG_CC2	spl\inc\stm8s_tim2.h	256;"	enumerator	enum:__anon115
TIM2_FLAG_CC2OF	spl\inc\stm8s_tim2.h	259;"	enumerator	enum:__anon115
TIM2_FLAG_CC3	spl\inc\stm8s_tim2.h	257;"	enumerator	enum:__anon115
TIM2_FLAG_CC3OF	spl\inc\stm8s_tim2.h	260;"	enumerator	enum:__anon115
TIM2_FLAG_TypeDef	spl\inc\stm8s_tim2.h	261;"	typedef	typeref:enum:__anon115
TIM2_FLAG_UPDATE	spl\inc\stm8s_tim2.h	254;"	enumerator	enum:__anon115
TIM2_FORCEDACTION_ACTIVE	spl\inc\stm8s_tim2.h	45;"	enumerator	enum:__anon101
TIM2_FORCEDACTION_INACTIVE	spl\inc\stm8s_tim2.h	46;"	enumerator	enum:__anon101
TIM2_ForcedAction_TypeDef	spl\inc\stm8s_tim2.h	47;"	typedef	typeref:enum:__anon101
TIM2_ForcedOC1Config	spl\inc\stm8s_tim2.h	299;"	prototype	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_ForcedOC1Config	spl\src\stm8s_tim2.c	507;"	function	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_ForcedOC2Config	spl\inc\stm8s_tim2.h	300;"	prototype	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_ForcedOC2Config	spl\src\stm8s_tim2.c	526;"	function	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_ForcedOC3Config	spl\inc\stm8s_tim2.h	301;"	prototype	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_ForcedOC3Config	spl\src\stm8s_tim2.c	545;"	function	signature:(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
TIM2_GenerateEvent	spl\inc\stm8s_tim2.h	307;"	prototype	signature:(TIM2_EventSource_TypeDef TIM2_EventSource)
TIM2_GenerateEvent	spl\src\stm8s_tim2.c	653;"	function	signature:(TIM2_EventSource_TypeDef TIM2_EventSource)
TIM2_GetCapture1	spl\inc\stm8s_tim2.h	321;"	prototype	signature:(void)
TIM2_GetCapture1	spl\src\stm8s_tim2.c	975;"	function	signature:(void)
TIM2_GetCapture2	spl\inc\stm8s_tim2.h	322;"	prototype	signature:(void)
TIM2_GetCapture2	spl\src\stm8s_tim2.c	995;"	function	signature:(void)
TIM2_GetCapture3	spl\inc\stm8s_tim2.h	323;"	prototype	signature:(void)
TIM2_GetCapture3	spl\src\stm8s_tim2.c	1015;"	function	signature:(void)
TIM2_GetCounter	spl\inc\stm8s_tim2.h	324;"	prototype	signature:(void)
TIM2_GetCounter	spl\src\stm8s_tim2.c	1035;"	function	signature:(void)
TIM2_GetFlagStatus	spl\inc\stm8s_tim2.h	326;"	prototype	signature:(TIM2_FLAG_TypeDef TIM2_FLAG)
TIM2_GetFlagStatus	spl\src\stm8s_tim2.c	1068;"	function	signature:(TIM2_FLAG_TypeDef TIM2_FLAG)
TIM2_GetITStatus	spl\inc\stm8s_tim2.h	328;"	prototype	signature:(TIM2_IT_TypeDef TIM2_IT)
TIM2_GetITStatus	spl\src\stm8s_tim2.c	1123;"	function	signature:(TIM2_IT_TypeDef TIM2_IT)
TIM2_GetPrescaler	spl\inc\stm8s_tim2.h	325;"	prototype	signature:(void)
TIM2_GetPrescaler	spl\src\stm8s_tim2.c	1049;"	function	signature:(void)
TIM2_ICInit	spl\inc\stm8s_tim2.h	290;"	prototype	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter)
TIM2_ICInit	spl\src\stm8s_tim2.c	212;"	function	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter)
TIM2_ICPOLARITY_FALLING	spl\inc\stm8s_tim2.h	166;"	enumerator	enum:__anon108
TIM2_ICPOLARITY_RISING	spl\inc\stm8s_tim2.h	165;"	enumerator	enum:__anon108
TIM2_ICPSC_DIV1	spl\inc\stm8s_tim2.h	190;"	enumerator	enum:__anon110
TIM2_ICPSC_DIV2	spl\inc\stm8s_tim2.h	191;"	enumerator	enum:__anon110
TIM2_ICPSC_DIV4	spl\inc\stm8s_tim2.h	192;"	enumerator	enum:__anon110
TIM2_ICPSC_DIV8	spl\inc\stm8s_tim2.h	193;"	enumerator	enum:__anon110
TIM2_ICPSC_TypeDef	spl\inc\stm8s_tim2.h	194;"	typedef	typeref:enum:__anon110
TIM2_ICPolarity_TypeDef	spl\inc\stm8s_tim2.h	167;"	typedef	typeref:enum:__anon108
TIM2_ICSELECTION_DIRECTTI	spl\inc\stm8s_tim2.h	175;"	enumerator	enum:__anon109
TIM2_ICSELECTION_INDIRECTTI	spl\inc\stm8s_tim2.h	176;"	enumerator	enum:__anon109
TIM2_ICSELECTION_TRGI	spl\inc\stm8s_tim2.h	177;"	enumerator	enum:__anon109
TIM2_ICSelection_TypeDef	spl\inc\stm8s_tim2.h	178;"	typedef	typeref:enum:__anon109
TIM2_IER_CC1IE	spl\inc\stm8s.h	891;"	macro
TIM2_IER_CC2IE	spl\inc\stm8s.h	890;"	macro
TIM2_IER_CC3IE	spl\inc\stm8s.h	889;"	macro
TIM2_IER_RESET_VALUE	spl\inc\stm8s.h	854;"	macro
TIM2_IER_UIE	spl\inc\stm8s.h	892;"	macro
TIM2_ITConfig	spl\inc\stm8s_tim2.h	293;"	prototype	signature:(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState)
TIM2_ITConfig	spl\src\stm8s_tim2.c	368;"	function	signature:(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState)
TIM2_IT_CC1	spl\inc\stm8s_tim2.h	208;"	enumerator	enum:__anon111
TIM2_IT_CC2	spl\inc\stm8s_tim2.h	209;"	enumerator	enum:__anon111
TIM2_IT_CC3	spl\inc\stm8s_tim2.h	210;"	enumerator	enum:__anon111
TIM2_IT_TypeDef	spl\inc\stm8s_tim2.h	211;"	typedef	typeref:enum:__anon111
TIM2_IT_UPDATE	spl\inc\stm8s_tim2.h	207;"	enumerator	enum:__anon111
TIM2_InternalClockConfig	spl\inc\stm8s_tim2.h	294;"	prototype	signature:(void)
TIM2_OC1Init	spl\inc\stm8s_tim2.h	287;"	prototype	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC1Init	spl\src\stm8s_tim2.c	108;"	function	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC1PolarityConfig	spl\inc\stm8s_tim2.h	308;"	prototype	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC1PolarityConfig	spl\src\stm8s_tim2.c	670;"	function	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC1PreloadConfig	spl\inc\stm8s_tim2.h	304;"	prototype	signature:(FunctionalState NewState)
TIM2_OC1PreloadConfig	spl\src\stm8s_tim2.c	583;"	function	signature:(FunctionalState NewState)
TIM2_OC2Init	spl\inc\stm8s_tim2.h	288;"	prototype	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC2Init	spl\src\stm8s_tim2.c	142;"	function	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC2PolarityConfig	spl\inc\stm8s_tim2.h	309;"	prototype	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC2PolarityConfig	spl\src\stm8s_tim2.c	694;"	function	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC2PreloadConfig	spl\inc\stm8s_tim2.h	305;"	prototype	signature:(FunctionalState NewState)
TIM2_OC2PreloadConfig	spl\src\stm8s_tim2.c	605;"	function	signature:(FunctionalState NewState)
TIM2_OC3Init	spl\inc\stm8s_tim2.h	289;"	prototype	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC3Init	spl\src\stm8s_tim2.c	179;"	function	signature:(TIM2_OCMode_TypeDef TIM2_OCMode, TIM2_OutputState_TypeDef TIM2_OutputState, uint16_t TIM2_Pulse, TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC3PolarityConfig	spl\inc\stm8s_tim2.h	310;"	prototype	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC3PolarityConfig	spl\src\stm8s_tim2.c	718;"	function	signature:(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
TIM2_OC3PreloadConfig	spl\inc\stm8s_tim2.h	306;"	prototype	signature:(FunctionalState NewState)
TIM2_OC3PreloadConfig	spl\src\stm8s_tim2.c	627;"	function	signature:(FunctionalState NewState)
TIM2_OCMODE_ACTIVE	spl\inc\stm8s_tim2.h	94;"	enumerator	enum:__anon103
TIM2_OCMODE_INACTIVE	spl\inc\stm8s_tim2.h	95;"	enumerator	enum:__anon103
TIM2_OCMODE_PWM1	spl\inc\stm8s_tim2.h	97;"	enumerator	enum:__anon103
TIM2_OCMODE_PWM2	spl\inc\stm8s_tim2.h	98;"	enumerator	enum:__anon103
TIM2_OCMODE_TIMING	spl\inc\stm8s_tim2.h	93;"	enumerator	enum:__anon103
TIM2_OCMODE_TOGGLE	spl\inc\stm8s_tim2.h	96;"	enumerator	enum:__anon103
TIM2_OCMode_TypeDef	spl\inc\stm8s_tim2.h	99;"	typedef	typeref:enum:__anon103
TIM2_OCPOLARITY_HIGH	spl\inc\stm8s_tim2.h	145;"	enumerator	enum:__anon106
TIM2_OCPOLARITY_LOW	spl\inc\stm8s_tim2.h	146;"	enumerator	enum:__anon106
TIM2_OCPolarity_TypeDef	spl\inc\stm8s_tim2.h	147;"	typedef	typeref:enum:__anon106
TIM2_OPMODE_REPETITIVE	spl\inc\stm8s_tim2.h	121;"	enumerator	enum:__anon104
TIM2_OPMODE_SINGLE	spl\inc\stm8s_tim2.h	120;"	enumerator	enum:__anon104
TIM2_OPMode_TypeDef	spl\inc\stm8s_tim2.h	122;"	typedef	typeref:enum:__anon104
TIM2_OUTPUTSTATE_DISABLE	spl\inc\stm8s_tim2.h	155;"	enumerator	enum:__anon107
TIM2_OUTPUTSTATE_ENABLE	spl\inc\stm8s_tim2.h	156;"	enumerator	enum:__anon107
TIM2_OutputState_TypeDef	spl\inc\stm8s_tim2.h	157;"	typedef	typeref:enum:__anon107
TIM2_PRESCALER_1	spl\inc\stm8s_tim2.h	55;"	enumerator	enum:__anon102
TIM2_PRESCALER_1024	spl\inc\stm8s_tim2.h	65;"	enumerator	enum:__anon102
TIM2_PRESCALER_128	spl\inc\stm8s_tim2.h	62;"	enumerator	enum:__anon102
TIM2_PRESCALER_16	spl\inc\stm8s_tim2.h	59;"	enumerator	enum:__anon102
TIM2_PRESCALER_16384	spl\inc\stm8s_tim2.h	69;"	enumerator	enum:__anon102
TIM2_PRESCALER_2	spl\inc\stm8s_tim2.h	56;"	enumerator	enum:__anon102
TIM2_PRESCALER_2048	spl\inc\stm8s_tim2.h	66;"	enumerator	enum:__anon102
TIM2_PRESCALER_256	spl\inc\stm8s_tim2.h	63;"	enumerator	enum:__anon102
TIM2_PRESCALER_32	spl\inc\stm8s_tim2.h	60;"	enumerator	enum:__anon102
TIM2_PRESCALER_32768	spl\inc\stm8s_tim2.h	70;"	enumerator	enum:__anon102
TIM2_PRESCALER_4	spl\inc\stm8s_tim2.h	57;"	enumerator	enum:__anon102
TIM2_PRESCALER_4096	spl\inc\stm8s_tim2.h	67;"	enumerator	enum:__anon102
TIM2_PRESCALER_512	spl\inc\stm8s_tim2.h	64;"	enumerator	enum:__anon102
TIM2_PRESCALER_64	spl\inc\stm8s_tim2.h	61;"	enumerator	enum:__anon102
TIM2_PRESCALER_8	spl\inc\stm8s_tim2.h	58;"	enumerator	enum:__anon102
TIM2_PRESCALER_8192	spl\inc\stm8s_tim2.h	68;"	enumerator	enum:__anon102
TIM2_PSCRELOADMODE_IMMEDIATE	spl\inc\stm8s_tim2.h	224;"	enumerator	enum:__anon112
TIM2_PSCRELOADMODE_UPDATE	spl\inc\stm8s_tim2.h	223;"	enumerator	enum:__anon112
TIM2_PSCR_PSC	spl\inc\stm8s.h	925;"	macro
TIM2_PSCR_RESET_VALUE	spl\inc\stm8s.h	865;"	macro
TIM2_PSCReloadMode_TypeDef	spl\inc\stm8s_tim2.h	225;"	typedef	typeref:enum:__anon112
TIM2_PWMIConfig	spl\inc\stm8s_tim2.h	291;"	prototype	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter)
TIM2_PWMIConfig	spl\src\stm8s_tim2.c	266;"	function	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_ICPolarity_TypeDef TIM2_ICPolarity, TIM2_ICSelection_TypeDef TIM2_ICSelection, TIM2_ICPSC_TypeDef TIM2_ICPrescaler, uint8_t TIM2_ICFilter)
TIM2_PrescalerConfig	spl\inc\stm8s_tim2.h	298;"	prototype	signature:(TIM2_Prescaler_TypeDef Prescaler, TIM2_PSCReloadMode_TypeDef TIM2_PSCReloadMode)
TIM2_PrescalerConfig	spl\src\stm8s_tim2.c	484;"	function	signature:(TIM2_Prescaler_TypeDef Prescaler, TIM2_PSCReloadMode_TypeDef TIM2_PSCReloadMode)
TIM2_Prescaler_TypeDef	spl\inc\stm8s_tim2.h	71;"	typedef	typeref:enum:__anon102
TIM2_SR1_CC1IF	spl\inc\stm8s.h	896;"	macro
TIM2_SR1_CC2IF	spl\inc\stm8s.h	895;"	macro
TIM2_SR1_CC3IF	spl\inc\stm8s.h	894;"	macro
TIM2_SR1_RESET_VALUE	spl\inc\stm8s.h	855;"	macro
TIM2_SR1_UIF	spl\inc\stm8s.h	897;"	macro
TIM2_SR2_CC1OF	spl\inc\stm8s.h	901;"	macro
TIM2_SR2_CC2OF	spl\inc\stm8s.h	900;"	macro
TIM2_SR2_CC3OF	spl\inc\stm8s.h	899;"	macro
TIM2_SR2_RESET_VALUE	spl\inc\stm8s.h	856;"	macro
TIM2_SelectOCxM	spl\inc\stm8s_tim2.h	312;"	prototype	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode)
TIM2_SelectOCxM	spl\src\stm8s_tim2.c	810;"	function	signature:(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode)
TIM2_SelectOnePulseMode	spl\inc\stm8s_tim2.h	297;"	prototype	signature:(TIM2_OPMode_TypeDef TIM2_OPMode)
TIM2_SelectOnePulseMode	spl\src\stm8s_tim2.c	440;"	function	signature:(TIM2_OPMode_TypeDef TIM2_OPMode)
TIM2_SetAutoreload	spl\inc\stm8s_tim2.h	314;"	prototype	signature:(uint16_t Autoreload)
TIM2_SetAutoreload	spl\src\stm8s_tim2.c	864;"	function	signature:(uint16_t Autoreload)
TIM2_SetCompare1	spl\inc\stm8s_tim2.h	315;"	prototype	signature:(uint16_t Compare1)
TIM2_SetCompare1	spl\src\stm8s_tim2.c	877;"	function	signature:(uint16_t Compare1)
TIM2_SetCompare2	spl\inc\stm8s_tim2.h	316;"	prototype	signature:(uint16_t Compare2)
TIM2_SetCompare2	spl\src\stm8s_tim2.c	890;"	function	signature:(uint16_t Compare2)
TIM2_SetCompare3	spl\inc\stm8s_tim2.h	317;"	prototype	signature:(uint16_t Compare3)
TIM2_SetCompare3	spl\src\stm8s_tim2.c	903;"	function	signature:(uint16_t Compare3)
TIM2_SetCounter	spl\inc\stm8s_tim2.h	313;"	prototype	signature:(uint16_t Counter)
TIM2_SetCounter	spl\src\stm8s_tim2.c	851;"	function	signature:(uint16_t Counter)
TIM2_SetIC1Prescaler	spl\inc\stm8s_tim2.h	318;"	prototype	signature:(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler)
TIM2_SetIC1Prescaler	spl\src\stm8s_tim2.c	920;"	function	signature:(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler)
TIM2_SetIC2Prescaler	spl\inc\stm8s_tim2.h	319;"	prototype	signature:(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler)
TIM2_SetIC2Prescaler	spl\src\stm8s_tim2.c	940;"	function	signature:(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler)
TIM2_SetIC3Prescaler	spl\inc\stm8s_tim2.h	320;"	prototype	signature:(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler)
TIM2_SetIC3Prescaler	spl\src\stm8s_tim2.c	960;"	function	signature:(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler)
TIM2_TimeBaseInit	spl\inc\stm8s_tim2.h	286;"	prototype	signature:(TIM2_Prescaler_TypeDef TIM2_Prescaler, uint16_t TIM2_Period)
TIM2_TimeBaseInit	spl\src\stm8s_tim2.c	89;"	function	signature:( TIM2_Prescaler_TypeDef TIM2_Prescaler, uint16_t TIM2_Period)
TIM2_TypeDef	spl\inc\stm8s.h	847;"	typedef	typeref:struct:TIM2_struct
TIM2_UPDATESOURCE_GLOBAL	spl\inc\stm8s_tim2.h	244;"	enumerator	enum:__anon114
TIM2_UPDATESOURCE_REGULAR	spl\inc\stm8s_tim2.h	245;"	enumerator	enum:__anon114
TIM2_UPD_OVF_BRK_IRQHandler	stm8s_it.h	73;"	prototype	signature:(void)
TIM2_UpdateDisableConfig	spl\inc\stm8s_tim2.h	295;"	prototype	signature:(FunctionalState NewState)
TIM2_UpdateDisableConfig	spl\src\stm8s_tim2.c	392;"	function	signature:(FunctionalState NewState)
TIM2_UpdateRequestConfig	spl\inc\stm8s_tim2.h	296;"	prototype	signature:(TIM2_UpdateSource_TypeDef TIM2_UpdateSource)
TIM2_UpdateRequestConfig	spl\src\stm8s_tim2.c	416;"	function	signature:(TIM2_UpdateSource_TypeDef TIM2_UpdateSource)
TIM2_UpdateSource_TypeDef	spl\inc\stm8s_tim2.h	246;"	typedef	typeref:enum:__anon114
TIM2_struct	spl\inc\stm8s.h	819;"	struct
TIM3	spl\inc\stm8s.h	2685;"	macro
TIM3_ARRH_ARR	spl\inc\stm8s.h	1036;"	macro
TIM3_ARRH_RESET_VALUE	spl\inc\stm8s.h	984;"	macro
TIM3_ARRL_ARR	spl\inc\stm8s.h	1037;"	macro
TIM3_ARRL_RESET_VALUE	spl\inc\stm8s.h	985;"	macro
TIM3_BaseAddress	spl\inc\stm8s.h	2581;"	macro
TIM3_CAP_COM_IRQHandler	stm8s_it.h	80;"	prototype	signature:(void)
TIM3_CCER1_CC1E	spl\inc\stm8s.h	1029;"	macro
TIM3_CCER1_CC1P	spl\inc\stm8s.h	1028;"	macro
TIM3_CCER1_CC2E	spl\inc\stm8s.h	1027;"	macro
TIM3_CCER1_CC2P	spl\inc\stm8s.h	1026;"	macro
TIM3_CCER1_RESET_VALUE	spl\inc\stm8s.h	980;"	macro
TIM3_CCMR1_RESET_VALUE	spl\inc\stm8s.h	978;"	macro
TIM3_CCMR2_RESET_VALUE	spl\inc\stm8s.h	979;"	macro
TIM3_CCMR_CCxS	spl\inc\stm8s.h	1024;"	macro
TIM3_CCMR_ICxF	spl\inc\stm8s.h	1021;"	macro
TIM3_CCMR_ICxPSC	spl\inc\stm8s.h	1020;"	macro
TIM3_CCMR_OCM	spl\inc\stm8s.h	1022;"	macro
TIM3_CCMR_OCxPE	spl\inc\stm8s.h	1023;"	macro
TIM3_CCR1H_CCR1	spl\inc\stm8s.h	1039;"	macro
TIM3_CCR1H_RESET_VALUE	spl\inc\stm8s.h	986;"	macro
TIM3_CCR1L_CCR1	spl\inc\stm8s.h	1040;"	macro
TIM3_CCR1L_RESET_VALUE	spl\inc\stm8s.h	987;"	macro
TIM3_CCR2H_CCR2	spl\inc\stm8s.h	1042;"	macro
TIM3_CCR2H_RESET_VALUE	spl\inc\stm8s.h	988;"	macro
TIM3_CCR2L_CCR2	spl\inc\stm8s.h	1043;"	macro
TIM3_CCR2L_RESET_VALUE	spl\inc\stm8s.h	989;"	macro
TIM3_CNTRH_CNT	spl\inc\stm8s.h	1031;"	macro
TIM3_CNTRH_RESET_VALUE	spl\inc\stm8s.h	981;"	macro
TIM3_CNTRL_CNT	spl\inc\stm8s.h	1032;"	macro
TIM3_CNTRL_RESET_VALUE	spl\inc\stm8s.h	982;"	macro
TIM3_CR1_ARPE	spl\inc\stm8s.h	999;"	macro
TIM3_CR1_CEN	spl\inc\stm8s.h	1003;"	macro
TIM3_CR1_OPM	spl\inc\stm8s.h	1000;"	macro
TIM3_CR1_RESET_VALUE	spl\inc\stm8s.h	973;"	macro
TIM3_CR1_UDIS	spl\inc\stm8s.h	1002;"	macro
TIM3_CR1_URS	spl\inc\stm8s.h	1001;"	macro
TIM3_EGR_CC1G	spl\inc\stm8s.h	1017;"	macro
TIM3_EGR_CC2G	spl\inc\stm8s.h	1016;"	macro
TIM3_EGR_RESET_VALUE	spl\inc\stm8s.h	977;"	macro
TIM3_EGR_UG	spl\inc\stm8s.h	1018;"	macro
TIM3_IER_CC1IE	spl\inc\stm8s.h	1006;"	macro
TIM3_IER_CC2IE	spl\inc\stm8s.h	1005;"	macro
TIM3_IER_RESET_VALUE	spl\inc\stm8s.h	974;"	macro
TIM3_IER_UIE	spl\inc\stm8s.h	1007;"	macro
TIM3_PSCR_PSC	spl\inc\stm8s.h	1034;"	macro
TIM3_PSCR_RESET_VALUE	spl\inc\stm8s.h	983;"	macro
TIM3_SR1_CC1IF	spl\inc\stm8s.h	1010;"	macro
TIM3_SR1_CC2IF	spl\inc\stm8s.h	1009;"	macro
TIM3_SR1_RESET_VALUE	spl\inc\stm8s.h	975;"	macro
TIM3_SR1_UIF	spl\inc\stm8s.h	1011;"	macro
TIM3_SR2_CC1OF	spl\inc\stm8s.h	1014;"	macro
TIM3_SR2_CC2OF	spl\inc\stm8s.h	1013;"	macro
TIM3_SR2_RESET_VALUE	spl\inc\stm8s.h	976;"	macro
TIM3_TypeDef	spl\inc\stm8s.h	967;"	typedef	typeref:struct:TIM3_struct
TIM3_UPD_OVF_BRK_IRQHandler	stm8s_it.h	79;"	prototype	signature:(void)
TIM3_struct	spl\inc\stm8s.h	947;"	struct
TIM4	spl\inc\stm8s.h	2691;"	macro
TIM4_ARRPreloadConfig	spl\inc\stm8s_tim4.h	146;"	prototype	signature:(FunctionalState NewState)
TIM4_ARRPreloadConfig	spl\src\stm8s_tim4.c	234;"	function	signature:(FunctionalState NewState)
TIM4_ARR_ARR	spl\inc\stm8s.h	1105;"	macro
TIM4_ARR_RESET_VALUE	spl\inc\stm8s.h	1079;"	macro
TIM4_BaseAddress	spl\inc\stm8s.h	2582;"	macro
TIM4_CNTR_CNT	spl\inc\stm8s.h	1101;"	macro
TIM4_CNTR_RESET_VALUE	spl\inc\stm8s.h	1077;"	macro
TIM4_CR1_ARPE	spl\inc\stm8s.h	1089;"	macro
TIM4_CR1_CEN	spl\inc\stm8s.h	1093;"	macro
TIM4_CR1_OPM	spl\inc\stm8s.h	1090;"	macro
TIM4_CR1_RESET_VALUE	spl\inc\stm8s.h	1073;"	macro
TIM4_CR1_UDIS	spl\inc\stm8s.h	1092;"	macro
TIM4_CR1_URS	spl\inc\stm8s.h	1091;"	macro
TIM4_ClearFlag	spl\inc\stm8s_tim4.h	153;"	prototype	signature:(TIM4_FLAG_TypeDef TIM4_FLAG)
TIM4_ClearFlag	spl\src\stm8s_tim4.c	344;"	function	signature:(TIM4_FLAG_TypeDef TIM4_FLAG)
TIM4_ClearITPendingBit	spl\inc\stm8s_tim4.h	155;"	prototype	signature:(TIM4_IT_TypeDef TIM4_IT)
TIM4_ClearITPendingBit	spl\src\stm8s_tim4.c	391;"	function	signature:(TIM4_IT_TypeDef TIM4_IT)
TIM4_Cmd	spl\inc\stm8s_tim4.h	140;"	prototype	signature:(FunctionalState NewState)
TIM4_Cmd	spl\src\stm8s_tim4.c	81;"	function	signature:(FunctionalState NewState)
TIM4_DeInit	spl\inc\stm8s_tim4.h	138;"	prototype	signature:(void)
TIM4_DeInit	spl\src\stm8s_tim4.c	49;"	function	signature:(void)
TIM4_EGR_RESET_VALUE	spl\inc\stm8s.h	1076;"	macro
TIM4_EGR_UG	spl\inc\stm8s.h	1099;"	macro
TIM4_EVENTSOURCE_UPDATE	spl\inc\stm8s_tim4.h	102;"	enumerator	enum:__anon120
TIM4_EventSource_TypeDef	spl\inc\stm8s_tim4.h	103;"	typedef	typeref:enum:__anon120
TIM4_FLAG_TypeDef	spl\inc\stm8s_tim4.h	111;"	typedef	typeref:enum:__anon121
TIM4_FLAG_UPDATE	spl\inc\stm8s_tim4.h	110;"	enumerator	enum:__anon121
TIM4_GenerateEvent	spl\inc\stm8s_tim4.h	147;"	prototype	signature:(TIM4_EventSource_TypeDef TIM4_EventSource)
TIM4_GenerateEvent	spl\src\stm8s_tim4.c	257;"	function	signature:(TIM4_EventSource_TypeDef TIM4_EventSource)
TIM4_GetCounter	spl\inc\stm8s_tim4.h	150;"	prototype	signature:(void)
TIM4_GetCounter	spl\src\stm8s_tim4.c	295;"	function	signature:(void)
TIM4_GetFlagStatus	spl\inc\stm8s_tim4.h	152;"	prototype	signature:(TIM4_FLAG_TypeDef TIM4_FLAG)
TIM4_GetFlagStatus	spl\src\stm8s_tim4.c	319;"	function	signature:(TIM4_FLAG_TypeDef TIM4_FLAG)
TIM4_GetITStatus	spl\inc\stm8s_tim4.h	154;"	prototype	signature:(TIM4_IT_TypeDef TIM4_IT)
TIM4_GetITStatus	spl\src\stm8s_tim4.c	360;"	function	signature:(TIM4_IT_TypeDef TIM4_IT)
TIM4_GetPrescaler	spl\inc\stm8s_tim4.h	151;"	prototype	signature:(void)
TIM4_GetPrescaler	spl\src\stm8s_tim4.c	306;"	function	signature:(void)
TIM4_IER_RESET_VALUE	spl\inc\stm8s.h	1074;"	macro
TIM4_IER_UIE	spl\inc\stm8s.h	1095;"	macro
TIM4_ITConfig	spl\inc\stm8s_tim4.h	141;"	prototype	signature:(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState)
TIM4_ITConfig	spl\src\stm8s_tim4.c	107;"	function	signature:(TIM4_IT_TypeDef TIM4_IT, FunctionalState NewState)
TIM4_IT_TypeDef	spl\inc\stm8s_tim4.h	121;"	typedef	typeref:enum:__anon122
TIM4_IT_UPDATE	spl\inc\stm8s_tim4.h	120;"	enumerator	enum:__anon122
TIM4_OPMODE_REPETITIVE	spl\inc\stm8s_tim4.h	73;"	enumerator	enum:__anon117
TIM4_OPMODE_SINGLE	spl\inc\stm8s_tim4.h	72;"	enumerator	enum:__anon117
TIM4_OPMode_TypeDef	spl\inc\stm8s_tim4.h	74;"	typedef	typeref:enum:__anon117
TIM4_PRESCALER_1	spl\inc\stm8s_tim4.h	50;"	enumerator	enum:__anon116
TIM4_PRESCALER_128	spl\inc\stm8s_tim4.h	57;"	enumerator	enum:__anon116
TIM4_PRESCALER_16	spl\inc\stm8s_tim4.h	54;"	enumerator	enum:__anon116
TIM4_PRESCALER_2	spl\inc\stm8s_tim4.h	51;"	enumerator	enum:__anon116
TIM4_PRESCALER_32	spl\inc\stm8s_tim4.h	55;"	enumerator	enum:__anon116
TIM4_PRESCALER_4	spl\inc\stm8s_tim4.h	52;"	enumerator	enum:__anon116
TIM4_PRESCALER_64	spl\inc\stm8s_tim4.h	56;"	enumerator	enum:__anon116
TIM4_PRESCALER_8	spl\inc\stm8s_tim4.h	53;"	enumerator	enum:__anon116
TIM4_PSCRELOADMODE_IMMEDIATE	spl\inc\stm8s_tim4.h	83;"	enumerator	enum:__anon118
TIM4_PSCRELOADMODE_UPDATE	spl\inc\stm8s_tim4.h	82;"	enumerator	enum:__anon118
TIM4_PSCR_PSC	spl\inc\stm8s.h	1103;"	macro
TIM4_PSCR_RESET_VALUE	spl\inc\stm8s.h	1078;"	macro
TIM4_PSCReloadMode_TypeDef	spl\inc\stm8s_tim4.h	84;"	typedef	typeref:enum:__anon118
TIM4_PrescalerConfig	spl\inc\stm8s_tim4.h	145;"	prototype	signature:(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode)
TIM4_PrescalerConfig	spl\src\stm8s_tim4.c	215;"	function	signature:(TIM4_Prescaler_TypeDef Prescaler, TIM4_PSCReloadMode_TypeDef TIM4_PSCReloadMode)
TIM4_Prescaler_TypeDef	spl\inc\stm8s_tim4.h	58;"	typedef	typeref:enum:__anon116
TIM4_SR1_RESET_VALUE	spl\inc\stm8s.h	1075;"	macro
TIM4_SR1_UIF	spl\inc\stm8s.h	1097;"	macro
TIM4_SelectOnePulseMode	spl\inc\stm8s_tim4.h	144;"	prototype	signature:(TIM4_OPMode_TypeDef TIM4_OPMode)
TIM4_SelectOnePulseMode	spl\src\stm8s_tim4.c	179;"	function	signature:(TIM4_OPMode_TypeDef TIM4_OPMode)
TIM4_SetAutoreload	spl\inc\stm8s_tim4.h	149;"	prototype	signature:(uint8_t Autoreload)
TIM4_SetAutoreload	spl\src\stm8s_tim4.c	284;"	function	signature:(uint8_t Autoreload)
TIM4_SetCounter	spl\inc\stm8s_tim4.h	148;"	prototype	signature:(uint8_t Counter)
TIM4_SetCounter	spl\src\stm8s_tim4.c	272;"	function	signature:(uint8_t Counter)
TIM4_TimeBaseInit	spl\inc\stm8s_tim4.h	139;"	prototype	signature:(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period)
TIM4_TimeBaseInit	spl\src\stm8s_tim4.c	65;"	function	signature:(TIM4_Prescaler_TypeDef TIM4_Prescaler, uint8_t TIM4_Period)
TIM4_TypeDef	spl\inc\stm8s.h	1067;"	typedef	typeref:struct:TIM4_struct
TIM4_UPDATESOURCE_GLOBAL	spl\inc\stm8s_tim4.h	92;"	enumerator	enum:__anon119
TIM4_UPDATESOURCE_REGULAR	spl\inc\stm8s_tim4.h	93;"	enumerator	enum:__anon119
TIM4_UPD_OVF_IRQHandler	stm8s_it.h	115;"	prototype	signature:(void)
TIM4_UpdateDisableConfig	spl\inc\stm8s_tim4.h	142;"	prototype	signature:(FunctionalState NewState)
TIM4_UpdateDisableConfig	spl\src\stm8s_tim4.c	131;"	function	signature:(FunctionalState NewState)
TIM4_UpdateRequestConfig	spl\inc\stm8s_tim4.h	143;"	prototype	signature:(TIM4_UpdateSource_TypeDef TIM4_UpdateSource)
TIM4_UpdateRequestConfig	spl\src\stm8s_tim4.c	155;"	function	signature:(TIM4_UpdateSource_TypeDef TIM4_UpdateSource)
TIM4_UpdateSource_TypeDef	spl\inc\stm8s_tim4.h	94;"	typedef	typeref:enum:__anon119
TIM4_struct	spl\inc\stm8s.h	1053;"	struct
TIM5	spl\inc\stm8s.h	2695;"	macro
TIM5_ARRH_ARR	spl\inc\stm8s.h	1233;"	macro
TIM5_ARRH_RESET_VALUE	spl\inc\stm8s.h	1162;"	macro
TIM5_ARRL_ARR	spl\inc\stm8s.h	1234;"	macro
TIM5_ARRL_RESET_VALUE	spl\inc\stm8s.h	1163;"	macro
TIM5_BaseAddress	spl\inc\stm8s.h	2583;"	macro
TIM5_CAP_COM_IRQHandler	stm8s_it.h	71;"	prototype	signature:(void)
TIM5_CCER1_CC1E	spl\inc\stm8s.h	1223;"	macro
TIM5_CCER1_CC1P	spl\inc\stm8s.h	1222;"	macro
TIM5_CCER1_CC2E	spl\inc\stm8s.h	1221;"	macro
TIM5_CCER1_CC2P	spl\inc\stm8s.h	1220;"	macro
TIM5_CCER1_RESET_VALUE	spl\inc\stm8s.h	1157;"	macro
TIM5_CCER2_CC3E	spl\inc\stm8s.h	1226;"	macro
TIM5_CCER2_CC3P	spl\inc\stm8s.h	1225;"	macro
TIM5_CCER2_RESET_VALUE	spl\inc\stm8s.h	1158;"	macro
TIM5_CCMR1_RESET_VALUE	spl\inc\stm8s.h	1154;"	macro
TIM5_CCMR2_RESET_VALUE	spl\inc\stm8s.h	1155;"	macro
TIM5_CCMR3_RESET_VALUE	spl\inc\stm8s.h	1156;"	macro
TIM5_CCMR_CCxS	spl\inc\stm8s.h	1218;"	macro
TIM5_CCMR_ICxF	spl\inc\stm8s.h	1215;"	macro
TIM5_CCMR_ICxPSC	spl\inc\stm8s.h	1214;"	macro
TIM5_CCMR_OCM	spl\inc\stm8s.h	1216;"	macro
TIM5_CCMR_OCxPE	spl\inc\stm8s.h	1217;"	macro
TIM5_CCMR_TIxDirect_Set	spl\inc\stm8s.h	1245;"	macro
TIM5_CCR1H_CCR1	spl\inc\stm8s.h	1236;"	macro
TIM5_CCR1H_RESET_VALUE	spl\inc\stm8s.h	1164;"	macro
TIM5_CCR1L_CCR1	spl\inc\stm8s.h	1237;"	macro
TIM5_CCR1L_RESET_VALUE	spl\inc\stm8s.h	1165;"	macro
TIM5_CCR2H_CCR2	spl\inc\stm8s.h	1239;"	macro
TIM5_CCR2H_RESET_VALUE	spl\inc\stm8s.h	1166;"	macro
TIM5_CCR2L_CCR2	spl\inc\stm8s.h	1240;"	macro
TIM5_CCR2L_RESET_VALUE	spl\inc\stm8s.h	1167;"	macro
TIM5_CCR3H_CCR3	spl\inc\stm8s.h	1242;"	macro
TIM5_CCR3H_RESET_VALUE	spl\inc\stm8s.h	1168;"	macro
TIM5_CCR3L_CCR3	spl\inc\stm8s.h	1243;"	macro
TIM5_CCR3L_RESET_VALUE	spl\inc\stm8s.h	1169;"	macro
TIM5_CNTRH_CNT	spl\inc\stm8s.h	1228;"	macro
TIM5_CNTRH_RESET_VALUE	spl\inc\stm8s.h	1159;"	macro
TIM5_CNTRL_CNT	spl\inc\stm8s.h	1229;"	macro
TIM5_CNTRL_RESET_VALUE	spl\inc\stm8s.h	1160;"	macro
TIM5_CR1_ARPE	spl\inc\stm8s.h	1179;"	macro
TIM5_CR1_CEN	spl\inc\stm8s.h	1183;"	macro
TIM5_CR1_OPM	spl\inc\stm8s.h	1180;"	macro
TIM5_CR1_RESET_VALUE	spl\inc\stm8s.h	1147;"	macro
TIM5_CR1_UDIS	spl\inc\stm8s.h	1182;"	macro
TIM5_CR1_URS	spl\inc\stm8s.h	1181;"	macro
TIM5_CR2_MMS	spl\inc\stm8s.h	1186;"	macro
TIM5_CR2_RESET_VALUE	spl\inc\stm8s.h	1148;"	macro
TIM5_CR2_TI1S	spl\inc\stm8s.h	1185;"	macro
TIM5_EGR_CC1G	spl\inc\stm8s.h	1211;"	macro
TIM5_EGR_CC2G	spl\inc\stm8s.h	1210;"	macro
TIM5_EGR_CC3G	spl\inc\stm8s.h	1209;"	macro
TIM5_EGR_RESET_VALUE	spl\inc\stm8s.h	1153;"	macro
TIM5_EGR_TG	spl\inc\stm8s.h	1208;"	macro
TIM5_EGR_UG	spl\inc\stm8s.h	1212;"	macro
TIM5_IER_CC1IE	spl\inc\stm8s.h	1195;"	macro
TIM5_IER_CC2IE	spl\inc\stm8s.h	1194;"	macro
TIM5_IER_CC3IE	spl\inc\stm8s.h	1193;"	macro
TIM5_IER_RESET_VALUE	spl\inc\stm8s.h	1150;"	macro
TIM5_IER_TIE	spl\inc\stm8s.h	1192;"	macro
TIM5_IER_UIE	spl\inc\stm8s.h	1196;"	macro
TIM5_PSCR_PSC	spl\inc\stm8s.h	1231;"	macro
TIM5_PSCR_RESET_VALUE	spl\inc\stm8s.h	1161;"	macro
TIM5_SMCR_MSM	spl\inc\stm8s.h	1188;"	macro
TIM5_SMCR_RESET_VALUE	spl\inc\stm8s.h	1149;"	macro
TIM5_SMCR_SMS	spl\inc\stm8s.h	1190;"	macro
TIM5_SMCR_TS	spl\inc\stm8s.h	1189;"	macro
TIM5_SR1_CC1IF	spl\inc\stm8s.h	1201;"	macro
TIM5_SR1_CC2IF	spl\inc\stm8s.h	1200;"	macro
TIM5_SR1_CC3IF	spl\inc\stm8s.h	1199;"	macro
TIM5_SR1_RESET_VALUE	spl\inc\stm8s.h	1151;"	macro
TIM5_SR1_TIF	spl\inc\stm8s.h	1198;"	macro
TIM5_SR1_UIF	spl\inc\stm8s.h	1202;"	macro
TIM5_SR2_CC1OF	spl\inc\stm8s.h	1206;"	macro
TIM5_SR2_CC2OF	spl\inc\stm8s.h	1205;"	macro
TIM5_SR2_CC3OF	spl\inc\stm8s.h	1204;"	macro
TIM5_SR2_RESET_VALUE	spl\inc\stm8s.h	1152;"	macro
TIM5_TypeDef	spl\inc\stm8s.h	1141;"	typedef	typeref:struct:TIM5_struct
TIM5_UPD_OVF_BRK_TRG_IRQHandler	stm8s_it.h	70;"	prototype	signature:(void)
TIM5_struct	spl\inc\stm8s.h	1116;"	struct
TIM6	spl\inc\stm8s.h	2696;"	macro
TIM6_ARR_ARR	spl\inc\stm8s.h	1314;"	macro
TIM6_ARR_RESET_VALUE	spl\inc\stm8s.h	1279;"	macro
TIM6_BaseAddress	spl\inc\stm8s.h	2584;"	macro
TIM6_CNTR_CNT	spl\inc\stm8s.h	1310;"	macro
TIM6_CNTR_RESET_VALUE	spl\inc\stm8s.h	1277;"	macro
TIM6_CR1_ARPE	spl\inc\stm8s.h	1289;"	macro
TIM6_CR1_CEN	spl\inc\stm8s.h	1293;"	macro
TIM6_CR1_OPM	spl\inc\stm8s.h	1290;"	macro
TIM6_CR1_RESET_VALUE	spl\inc\stm8s.h	1271;"	macro
TIM6_CR1_UDIS	spl\inc\stm8s.h	1292;"	macro
TIM6_CR1_URS	spl\inc\stm8s.h	1291;"	macro
TIM6_CR2_MMS	spl\inc\stm8s.h	1295;"	macro
TIM6_CR2_RESET_VALUE	spl\inc\stm8s.h	1272;"	macro
TIM6_EGR_RESET_VALUE	spl\inc\stm8s.h	1276;"	macro
TIM6_EGR_TG	spl\inc\stm8s.h	1307;"	macro
TIM6_EGR_UG	spl\inc\stm8s.h	1308;"	macro
TIM6_IER_RESET_VALUE	spl\inc\stm8s.h	1274;"	macro
TIM6_IER_TIE	spl\inc\stm8s.h	1301;"	macro
TIM6_IER_UIE	spl\inc\stm8s.h	1302;"	macro
TIM6_PSCR_PSC	spl\inc\stm8s.h	1312;"	macro
TIM6_PSCR_RESET_VALUE	spl\inc\stm8s.h	1278;"	macro
TIM6_SMCR_MSM	spl\inc\stm8s.h	1297;"	macro
TIM6_SMCR_RESET_VALUE	spl\inc\stm8s.h	1273;"	macro
TIM6_SMCR_SMS	spl\inc\stm8s.h	1299;"	macro
TIM6_SMCR_TS	spl\inc\stm8s.h	1298;"	macro
TIM6_SR1_RESET_VALUE	spl\inc\stm8s.h	1275;"	macro
TIM6_SR1_TIF	spl\inc\stm8s.h	1304;"	macro
TIM6_SR1_UIF	spl\inc\stm8s.h	1305;"	macro
TIM6_TypeDef	spl\inc\stm8s.h	1267;"	typedef	typeref:struct:TIM6_struct
TIM6_UPD_OVF_TRG_IRQHandler	stm8s_it.h	113;"	prototype	signature:(void)
TIM6_struct	spl\inc\stm8s.h	1255;"	struct
TINY	spl\inc\stm8s.h	123;"	macro
TINY	spl\inc\stm8s.h	129;"	macro
TINY	spl\inc\stm8s.h	143;"	macro
TLI_IRQHandler	stm8s_it.h	47;"	prototype	signature:(void)
TPR	spl\inc\stm8s.h	2174;"	member	struct:__anon5
TRAP_IRQHandler	stm8s_it.h	46;"	prototype	signature:(void)
TRISER	spl\inc\stm8s.h	1338;"	member	struct:I2C_struct
TRUE	spl\inc\stm8s.h	230;"	enumerator	enum:__anon1
TSR	spl\inc\stm8s.h	2173;"	member	struct:__anon5
TXCRCR	spl\inc\stm8s.h	1700;"	member	struct:SPI_struct
T_COUNT	main.c	119;"	macro	file:
Test1	main.c	112;"	variable
Test2	main.c	112;"	variable
Test3	main.c	112;"	variable
Timer_10us_to_ms	main.c	91;"	variable
Timer_Task	main.c	491;"	function	signature:(void)
Timer_last_edge_10us	ev1527.c	36;"	variable
Timer_last_valid_packet_10us	ev1527.c	35;"	variable
Timer_ms_to_s	main.c	90;"	variable
TxMailbox	spl\inc\stm8s.h	2200;"	member	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon7
U16_MAX	spl\inc\stm8s.h	242;"	macro
U32_MAX	spl\inc\stm8s.h	245;"	macro
U8_MAX	spl\inc\stm8s.h	239;"	macro
UART1	spl\inc\stm8s.h	2659;"	macro
UART1_ADDRESS_MAX	spl\inc\stm8s_uart1.h	332;"	macro
UART1_BRR1_DIVM	spl\inc\stm8s.h	1810;"	macro
UART1_BRR1_RESET_VALUE	spl\inc\stm8s.h	1783;"	macro
UART1_BRR2_DIVF	spl\inc\stm8s.h	1813;"	macro
UART1_BRR2_DIVM	spl\inc\stm8s.h	1812;"	macro
UART1_BRR2_RESET_VALUE	spl\inc\stm8s.h	1784;"	macro
UART1_BaseAddress	spl\inc\stm8s.h	2575;"	macro
UART1_CR1_M	spl\inc\stm8s.h	1818;"	macro
UART1_CR1_PCEN	spl\inc\stm8s.h	1820;"	macro
UART1_CR1_PIEN	spl\inc\stm8s.h	1822;"	macro
UART1_CR1_PS	spl\inc\stm8s.h	1821;"	macro
UART1_CR1_R8	spl\inc\stm8s.h	1815;"	macro
UART1_CR1_RESET_VALUE	spl\inc\stm8s.h	1785;"	macro
UART1_CR1_T8	spl\inc\stm8s.h	1816;"	macro
UART1_CR1_UARTD	spl\inc\stm8s.h	1817;"	macro
UART1_CR1_WAKE	spl\inc\stm8s.h	1819;"	macro
UART1_CR2_ILIEN	spl\inc\stm8s.h	1827;"	macro
UART1_CR2_REN	spl\inc\stm8s.h	1829;"	macro
UART1_CR2_RESET_VALUE	spl\inc\stm8s.h	1786;"	macro
UART1_CR2_RIEN	spl\inc\stm8s.h	1826;"	macro
UART1_CR2_RWU	spl\inc\stm8s.h	1830;"	macro
UART1_CR2_SBK	spl\inc\stm8s.h	1831;"	macro
UART1_CR2_TCIEN	spl\inc\stm8s.h	1825;"	macro
UART1_CR2_TEN	spl\inc\stm8s.h	1828;"	macro
UART1_CR2_TIEN	spl\inc\stm8s.h	1824;"	macro
UART1_CR3_CKEN	spl\inc\stm8s.h	1835;"	macro
UART1_CR3_CPHA	spl\inc\stm8s.h	1837;"	macro
UART1_CR3_CPOL	spl\inc\stm8s.h	1836;"	macro
UART1_CR3_LBCL	spl\inc\stm8s.h	1838;"	macro
UART1_CR3_LINEN	spl\inc\stm8s.h	1833;"	macro
UART1_CR3_RESET_VALUE	spl\inc\stm8s.h	1787;"	macro
UART1_CR3_STOP	spl\inc\stm8s.h	1834;"	macro
UART1_CR4_ADD	spl\inc\stm8s.h	1843;"	macro
UART1_CR4_LBDF	spl\inc\stm8s.h	1842;"	macro
UART1_CR4_LBDIEN	spl\inc\stm8s.h	1840;"	macro
UART1_CR4_LBDL	spl\inc\stm8s.h	1841;"	macro
UART1_CR4_RESET_VALUE	spl\inc\stm8s.h	1788;"	macro
UART1_CR5_HDSEL	spl\inc\stm8s.h	1847;"	macro
UART1_CR5_IREN	spl\inc\stm8s.h	1849;"	macro
UART1_CR5_IRLP	spl\inc\stm8s.h	1848;"	macro
UART1_CR5_NACK	spl\inc\stm8s.h	1846;"	macro
UART1_CR5_RESET_VALUE	spl\inc\stm8s.h	1789;"	macro
UART1_CR5_SCEN	spl\inc\stm8s.h	1845;"	macro
UART1_ClearFlag	spl\inc\stm8s_uart1.h	369;"	prototype	signature:(UART1_Flag_TypeDef UART1_FLAG)
UART1_ClearFlag	spl\src\stm8s_uart1.c	646;"	function	signature:(UART1_Flag_TypeDef UART1_FLAG)
UART1_ClearITPendingBit	spl\inc\stm8s_uart1.h	371;"	prototype	signature:(UART1_IT_TypeDef UART1_IT)
UART1_ClearITPendingBit	spl\src\stm8s_uart1.c	775;"	function	signature:(UART1_IT_TypeDef UART1_IT)
UART1_Cmd	spl\inc\stm8s_uart1.h	349;"	prototype	signature:(FunctionalState NewState)
UART1_Cmd	spl\src\stm8s_uart1.c	184;"	function	signature:(FunctionalState NewState)
UART1_DeInit	spl\inc\stm8s_uart1.h	345;"	prototype	signature:(void)
UART1_DeInit	spl\src\stm8s_uart1.c	53;"	function	signature:(void)
UART1_FLAG_FE	spl\inc\stm8s_uart1.h	125;"	enumerator	enum:__anon131
UART1_FLAG_IDLE	spl\inc\stm8s_uart1.h	122;"	enumerator	enum:__anon131
UART1_FLAG_LBDF	spl\inc\stm8s_uart1.h	127;"	enumerator	enum:__anon131
UART1_FLAG_NF	spl\inc\stm8s_uart1.h	124;"	enumerator	enum:__anon131
UART1_FLAG_OR	spl\inc\stm8s_uart1.h	123;"	enumerator	enum:__anon131
UART1_FLAG_PE	spl\inc\stm8s_uart1.h	126;"	enumerator	enum:__anon131
UART1_FLAG_RXNE	spl\inc\stm8s_uart1.h	121;"	enumerator	enum:__anon131
UART1_FLAG_SBK	spl\inc\stm8s_uart1.h	128;"	enumerator	enum:__anon131
UART1_FLAG_TC	spl\inc\stm8s_uart1.h	120;"	enumerator	enum:__anon131
UART1_FLAG_TXE	spl\inc\stm8s_uart1.h	119;"	enumerator	enum:__anon131
UART1_Flag_TypeDef	spl\inc\stm8s_uart1.h	129;"	typedef	typeref:enum:__anon131
UART1_GTR_RESET_VALUE	spl\inc\stm8s.h	1790;"	macro
UART1_GetFlagStatus	spl\inc\stm8s_uart1.h	368;"	prototype	signature:(UART1_Flag_TypeDef UART1_FLAG)
UART1_GetFlagStatus	spl\src\stm8s_uart1.c	568;"	function	signature:(UART1_Flag_TypeDef UART1_FLAG)
UART1_GetITStatus	spl\inc\stm8s_uart1.h	370;"	prototype	signature:(UART1_IT_TypeDef UART1_IT)
UART1_GetITStatus	spl\src\stm8s_uart1.c	675;"	function	signature:(UART1_IT_TypeDef UART1_IT)
UART1_HalfDuplexCmd	spl\inc\stm8s_uart1.h	351;"	prototype	signature:(FunctionalState NewState)
UART1_HalfDuplexCmd	spl\src\stm8s_uart1.c	265;"	function	signature:(FunctionalState NewState)
UART1_IRDAMODE_LOWPOWER	spl\inc\stm8s_uart1.h	51;"	enumerator	enum:__anon123
UART1_IRDAMODE_NORMAL	spl\inc\stm8s_uart1.h	50;"	enumerator	enum:__anon123
UART1_ITConfig	spl\inc\stm8s_uart1.h	350;"	prototype	signature:(UART1_IT_TypeDef UART1_IT, FunctionalState NewState)
UART1_ITConfig	spl\src\stm8s_uart1.c	211;"	function	signature:(UART1_IT_TypeDef UART1_IT, FunctionalState NewState)
UART1_IT_IDLE	spl\inc\stm8s_uart1.h	161;"	enumerator	enum:__anon132
UART1_IT_LBDF	spl\inc\stm8s_uart1.h	164;"	enumerator	enum:__anon132
UART1_IT_OR	spl\inc\stm8s_uart1.h	162;"	enumerator	enum:__anon132
UART1_IT_PE	spl\inc\stm8s_uart1.h	163;"	enumerator	enum:__anon132
UART1_IT_RXNE	spl\inc\stm8s_uart1.h	160;"	enumerator	enum:__anon132
UART1_IT_RXNE_OR	spl\inc\stm8s_uart1.h	165;"	enumerator	enum:__anon132
UART1_IT_TC	spl\inc\stm8s_uart1.h	159;"	enumerator	enum:__anon132
UART1_IT_TXE	spl\inc\stm8s_uart1.h	158;"	enumerator	enum:__anon132
UART1_IT_TypeDef	spl\inc\stm8s_uart1.h	166;"	typedef	typeref:enum:__anon132
UART1_Init	spl\inc\stm8s_uart1.h	346;"	prototype	signature:(uint32_t BaudRate, UART1_WordLength_TypeDef WordLength, UART1_StopBits_TypeDef StopBits, UART1_Parity_TypeDef Parity, UART1_SyncMode_TypeDef SyncMode, UART1_Mode_TypeDef Mode)
UART1_Init	spl\src\stm8s_uart1.c	90;"	function	signature:(uint32_t BaudRate, UART1_WordLength_TypeDef WordLength, UART1_StopBits_TypeDef StopBits, UART1_Parity_TypeDef Parity, UART1_SyncMode_TypeDef SyncMode, UART1_Mode_TypeDef Mode)
UART1_IrDACmd	spl\inc\stm8s_uart1.h	353;"	prototype	signature:(FunctionalState NewState)
UART1_IrDACmd	spl\src\stm8s_uart1.c	305;"	function	signature:(FunctionalState NewState)
UART1_IrDAConfig	spl\inc\stm8s_uart1.h	352;"	prototype	signature:(UART1_IrDAMode_TypeDef UART1_IrDAMode)
UART1_IrDAConfig	spl\src\stm8s_uart1.c	285;"	function	signature:(UART1_IrDAMode_TypeDef UART1_IrDAMode)
UART1_IrDAMode_TypeDef	spl\inc\stm8s_uart1.h	52;"	typedef	typeref:enum:__anon123
UART1_LINBREAKDETECTIONLENGTH_10BITS	spl\inc\stm8s_uart1.h	64;"	enumerator	enum:__anon125
UART1_LINBREAKDETECTIONLENGTH_11BITS	spl\inc\stm8s_uart1.h	65;"	enumerator	enum:__anon125
UART1_LINBreakDetectionConfig	spl\inc\stm8s_uart1.h	354;"	prototype	signature:(UART1_LINBreakDetectionLength_TypeDef UART1_LINBreakDetectionLength)
UART1_LINBreakDetectionConfig	spl\src\stm8s_uart1.c	329;"	function	signature:(UART1_LINBreakDetectionLength_TypeDef UART1_LINBreakDetectionLength)
UART1_LINBreakDetectionLength_TypeDef	spl\inc\stm8s_uart1.h	66;"	typedef	typeref:enum:__anon125
UART1_LINCmd	spl\inc\stm8s_uart1.h	355;"	prototype	signature:(FunctionalState NewState)
UART1_LINCmd	spl\src\stm8s_uart1.c	349;"	function	signature:(FunctionalState NewState)
UART1_MODE_RX_DISABLE	spl\inc\stm8s_uart1.h	112;"	enumerator	enum:__anon130
UART1_MODE_RX_ENABLE	spl\inc\stm8s_uart1.h	109;"	enumerator	enum:__anon130
UART1_MODE_TXRX_ENABLE	spl\inc\stm8s_uart1.h	113;"	enumerator	enum:__anon130
UART1_MODE_TX_DISABLE	spl\inc\stm8s_uart1.h	111;"	enumerator	enum:__anon130
UART1_MODE_TX_ENABLE	spl\inc\stm8s_uart1.h	110;"	enumerator	enum:__anon130
UART1_Mode_TypeDef	spl\inc\stm8s_uart1.h	114;"	typedef	typeref:enum:__anon130
UART1_PARITY_EVEN	spl\inc\stm8s_uart1.h	82;"	enumerator	enum:__anon127
UART1_PARITY_NO	spl\inc\stm8s_uart1.h	81;"	enumerator	enum:__anon127
UART1_PARITY_ODD	spl\inc\stm8s_uart1.h	83;"	enumerator	enum:__anon127
UART1_PSCR_RESET_VALUE	spl\inc\stm8s.h	1791;"	macro
UART1_Parity_TypeDef	spl\inc\stm8s_uart1.h	84;"	typedef	typeref:enum:__anon127
UART1_RX_IRQHandler	stm8s_it.h	86;"	prototype	signature:(void)
UART1_ReceiveData8	spl\inc\stm8s_uart1.h	360;"	prototype	signature:(void)
UART1_ReceiveData8	spl\src\stm8s_uart1.c	451;"	function	signature:(void)
UART1_ReceiveData9	spl\inc\stm8s_uart1.h	361;"	prototype	signature:(void)
UART1_ReceiveData9	spl\src\stm8s_uart1.c	461;"	function	signature:(void)
UART1_ReceiverWakeUpCmd	spl\inc\stm8s_uart1.h	359;"	prototype	signature:(FunctionalState NewState)
UART1_ReceiverWakeUpCmd	spl\src\stm8s_uart1.c	430;"	function	signature:(FunctionalState NewState)
UART1_SR_FE	spl\inc\stm8s.h	1807;"	macro
UART1_SR_IDLE	spl\inc\stm8s.h	1804;"	macro
UART1_SR_NF	spl\inc\stm8s.h	1806;"	macro
UART1_SR_OR	spl\inc\stm8s.h	1805;"	macro
UART1_SR_PE	spl\inc\stm8s.h	1808;"	macro
UART1_SR_RESET_VALUE	spl\inc\stm8s.h	1782;"	macro
UART1_SR_RXNE	spl\inc\stm8s.h	1803;"	macro
UART1_SR_TC	spl\inc\stm8s.h	1802;"	macro
UART1_SR_TXE	spl\inc\stm8s.h	1801;"	macro
UART1_STOPBITS_0_5	spl\inc\stm8s_uart1.h	73;"	enumerator	enum:__anon126
UART1_STOPBITS_1	spl\inc\stm8s_uart1.h	72;"	enumerator	enum:__anon126
UART1_STOPBITS_1_5	spl\inc\stm8s_uart1.h	75;"	enumerator	enum:__anon126
UART1_STOPBITS_2	spl\inc\stm8s_uart1.h	74;"	enumerator	enum:__anon126
UART1_SYNCMODE_CLOCK_DISABLE	spl\inc\stm8s_uart1.h	89;"	enumerator	enum:__anon128
UART1_SYNCMODE_CLOCK_ENABLE	spl\inc\stm8s_uart1.h	90;"	enumerator	enum:__anon128
UART1_SYNCMODE_CPHA_BEGINING	spl\inc\stm8s_uart1.h	94;"	enumerator	enum:__anon128
UART1_SYNCMODE_CPHA_MIDDLE	spl\inc\stm8s_uart1.h	93;"	enumerator	enum:__anon128
UART1_SYNCMODE_CPOL_HIGH	spl\inc\stm8s_uart1.h	92;"	enumerator	enum:__anon128
UART1_SYNCMODE_CPOL_LOW	spl\inc\stm8s_uart1.h	91;"	enumerator	enum:__anon128
UART1_SYNCMODE_LASTBIT_DISABLE	spl\inc\stm8s_uart1.h	95;"	enumerator	enum:__anon128
UART1_SYNCMODE_LASTBIT_ENABLE	spl\inc\stm8s_uart1.h	96;"	enumerator	enum:__anon128
UART1_SendBreak	spl\inc\stm8s_uart1.h	364;"	prototype	signature:(void)
UART1_SendBreak	spl\src\stm8s_uart1.c	501;"	function	signature:(void)
UART1_SendData8	spl\inc\stm8s_uart1.h	362;"	prototype	signature:(uint8_t Data)
UART1_SendData8	spl\src\stm8s_uart1.c	474;"	function	signature:(uint8_t Data)
UART1_SendData9	spl\inc\stm8s_uart1.h	363;"	prototype	signature:(uint16_t Data)
UART1_SendData9	spl\src\stm8s_uart1.c	486;"	function	signature:(uint16_t Data)
UART1_SetAddress	spl\inc\stm8s_uart1.h	365;"	prototype	signature:(uint8_t UART1_Address)
UART1_SetAddress	spl\src\stm8s_uart1.c	511;"	function	signature:(uint8_t UART1_Address)
UART1_SetGuardTime	spl\inc\stm8s_uart1.h	366;"	prototype	signature:(uint8_t UART1_GuardTime)
UART1_SetGuardTime	spl\src\stm8s_uart1.c	528;"	function	signature:(uint8_t UART1_GuardTime)
UART1_SetPrescaler	spl\inc\stm8s_uart1.h	367;"	prototype	signature:(uint8_t UART1_Prescaler)
UART1_SetPrescaler	spl\src\stm8s_uart1.c	556;"	function	signature:(uint8_t UART1_Prescaler)
UART1_SmartCardCmd	spl\inc\stm8s_uart1.h	356;"	prototype	signature:(FunctionalState NewState)
UART1_SmartCardCmd	spl\src\stm8s_uart1.c	371;"	function	signature:(FunctionalState NewState)
UART1_SmartCardNACKCmd	spl\inc\stm8s_uart1.h	357;"	prototype	signature:(FunctionalState NewState)
UART1_SmartCardNACKCmd	spl\src\stm8s_uart1.c	394;"	function	signature:(FunctionalState NewState)
UART1_StopBits_TypeDef	spl\inc\stm8s_uart1.h	76;"	typedef	typeref:enum:__anon126
UART1_SyncMode_TypeDef	spl\inc\stm8s_uart1.h	97;"	typedef	typeref:enum:__anon128
UART1_TX_IRQHandler	stm8s_it.h	85;"	prototype	signature:(void)
UART1_TypeDef	spl\inc\stm8s.h	1776;"	typedef	typeref:struct:UART1_struct
UART1_WAKEUP_ADDRESSMARK	spl\inc\stm8s_uart1.h	58;"	enumerator	enum:__anon124
UART1_WAKEUP_IDLELINE	spl\inc\stm8s_uart1.h	57;"	enumerator	enum:__anon124
UART1_WORDLENGTH_8D	spl\inc\stm8s_uart1.h	102;"	enumerator	enum:__anon129
UART1_WORDLENGTH_9D	spl\inc\stm8s_uart1.h	103;"	enumerator	enum:__anon129
UART1_WakeUpConfig	spl\inc\stm8s_uart1.h	358;"	prototype	signature:(UART1_WakeUp_TypeDef UART1_WakeUp)
UART1_WakeUpConfig	spl\src\stm8s_uart1.c	416;"	function	signature:(UART1_WakeUp_TypeDef UART1_WakeUp)
UART1_WakeUp_TypeDef	spl\inc\stm8s_uart1.h	59;"	typedef	typeref:enum:__anon124
UART1_WordLength_TypeDef	spl\inc\stm8s_uart1.h	104;"	typedef	typeref:enum:__anon129
UART1_struct	spl\inc\stm8s.h	1762;"	struct
UART2	spl\inc\stm8s.h	2663;"	macro
UART2_BRR1_DIVM	spl\inc\stm8s.h	1910;"	macro
UART2_BRR1_RESET_VALUE	spl\inc\stm8s.h	1882;"	macro
UART2_BRR2_DIVF	spl\inc\stm8s.h	1913;"	macro
UART2_BRR2_DIVM	spl\inc\stm8s.h	1912;"	macro
UART2_BRR2_RESET_VALUE	spl\inc\stm8s.h	1883;"	macro
UART2_BaseAddress	spl\inc\stm8s.h	2576;"	macro
UART2_CR1_M	spl\inc\stm8s.h	1918;"	macro
UART2_CR1_PCEN	spl\inc\stm8s.h	1920;"	macro
UART2_CR1_PIEN	spl\inc\stm8s.h	1922;"	macro
UART2_CR1_PS	spl\inc\stm8s.h	1921;"	macro
UART2_CR1_R8	spl\inc\stm8s.h	1915;"	macro
UART2_CR1_RESET_VALUE	spl\inc\stm8s.h	1884;"	macro
UART2_CR1_T8	spl\inc\stm8s.h	1916;"	macro
UART2_CR1_UARTD	spl\inc\stm8s.h	1917;"	macro
UART2_CR1_WAKE	spl\inc\stm8s.h	1919;"	macro
UART2_CR2_ILIEN	spl\inc\stm8s.h	1927;"	macro
UART2_CR2_REN	spl\inc\stm8s.h	1929;"	macro
UART2_CR2_RESET_VALUE	spl\inc\stm8s.h	1885;"	macro
UART2_CR2_RIEN	spl\inc\stm8s.h	1926;"	macro
UART2_CR2_RWU	spl\inc\stm8s.h	1930;"	macro
UART2_CR2_SBK	spl\inc\stm8s.h	1931;"	macro
UART2_CR2_TCIEN	spl\inc\stm8s.h	1925;"	macro
UART2_CR2_TEN	spl\inc\stm8s.h	1928;"	macro
UART2_CR2_TIEN	spl\inc\stm8s.h	1924;"	macro
UART2_CR3_CKEN	spl\inc\stm8s.h	1935;"	macro
UART2_CR3_CPHA	spl\inc\stm8s.h	1937;"	macro
UART2_CR3_CPOL	spl\inc\stm8s.h	1936;"	macro
UART2_CR3_LBCL	spl\inc\stm8s.h	1938;"	macro
UART2_CR3_LINEN	spl\inc\stm8s.h	1933;"	macro
UART2_CR3_RESET_VALUE	spl\inc\stm8s.h	1886;"	macro
UART2_CR3_STOP	spl\inc\stm8s.h	1934;"	macro
UART2_CR4_ADD	spl\inc\stm8s.h	1943;"	macro
UART2_CR4_LBDF	spl\inc\stm8s.h	1942;"	macro
UART2_CR4_LBDIEN	spl\inc\stm8s.h	1940;"	macro
UART2_CR4_LBDL	spl\inc\stm8s.h	1941;"	macro
UART2_CR4_RESET_VALUE	spl\inc\stm8s.h	1887;"	macro
UART2_CR5_IREN	spl\inc\stm8s.h	1948;"	macro
UART2_CR5_IRLP	spl\inc\stm8s.h	1947;"	macro
UART2_CR5_NACK	spl\inc\stm8s.h	1946;"	macro
UART2_CR5_RESET_VALUE	spl\inc\stm8s.h	1888;"	macro
UART2_CR5_SCEN	spl\inc\stm8s.h	1945;"	macro
UART2_CR6_LASE	spl\inc\stm8s.h	1952;"	macro
UART2_CR6_LDUM	spl\inc\stm8s.h	1950;"	macro
UART2_CR6_LHDF	spl\inc\stm8s.h	1954;"	macro
UART2_CR6_LHDIEN	spl\inc\stm8s.h	1953;"	macro
UART2_CR6_LSF	spl\inc\stm8s.h	1955;"	macro
UART2_CR6_LSLV	spl\inc\stm8s.h	1951;"	macro
UART2_CR6_RESET_VALUE	spl\inc\stm8s.h	1889;"	macro
UART2_GTR_RESET_VALUE	spl\inc\stm8s.h	1890;"	macro
UART2_PSCR_RESET_VALUE	spl\inc\stm8s.h	1891;"	macro
UART2_RX_IRQHandler	stm8s_it.h	97;"	prototype	signature:(void)
UART2_SR_FE	spl\inc\stm8s.h	1907;"	macro
UART2_SR_IDLE	spl\inc\stm8s.h	1904;"	macro
UART2_SR_NF	spl\inc\stm8s.h	1906;"	macro
UART2_SR_OR	spl\inc\stm8s.h	1905;"	macro
UART2_SR_PE	spl\inc\stm8s.h	1908;"	macro
UART2_SR_RESET_VALUE	spl\inc\stm8s.h	1881;"	macro
UART2_SR_RXNE	spl\inc\stm8s.h	1903;"	macro
UART2_SR_TC	spl\inc\stm8s.h	1902;"	macro
UART2_SR_TXE	spl\inc\stm8s.h	1901;"	macro
UART2_TX_IRQHandler	stm8s_it.h	98;"	prototype	signature:(void)
UART2_TypeDef	spl\inc\stm8s.h	1875;"	typedef	typeref:struct:UART2_struct
UART2_struct	spl\inc\stm8s.h	1860;"	struct
UART3	spl\inc\stm8s.h	2668;"	macro
UART3_BRR1_DIVM	spl\inc\stm8s.h	2012;"	macro
UART3_BRR1_RESET_VALUE	spl\inc\stm8s.h	1987;"	macro
UART3_BRR2_DIVF	spl\inc\stm8s.h	2015;"	macro
UART3_BRR2_DIVM	spl\inc\stm8s.h	2014;"	macro
UART3_BRR2_RESET_VALUE	spl\inc\stm8s.h	1988;"	macro
UART3_BaseAddress	spl\inc\stm8s.h	2577;"	macro
UART3_CR1_M	spl\inc\stm8s.h	2020;"	macro
UART3_CR1_PCEN	spl\inc\stm8s.h	2022;"	macro
UART3_CR1_PIEN	spl\inc\stm8s.h	2024;"	macro
UART3_CR1_PS	spl\inc\stm8s.h	2023;"	macro
UART3_CR1_R8	spl\inc\stm8s.h	2017;"	macro
UART3_CR1_RESET_VALUE	spl\inc\stm8s.h	1989;"	macro
UART3_CR1_T8	spl\inc\stm8s.h	2018;"	macro
UART3_CR1_UARTD	spl\inc\stm8s.h	2019;"	macro
UART3_CR1_WAKE	spl\inc\stm8s.h	2021;"	macro
UART3_CR2_ILIEN	spl\inc\stm8s.h	2029;"	macro
UART3_CR2_REN	spl\inc\stm8s.h	2031;"	macro
UART3_CR2_RESET_VALUE	spl\inc\stm8s.h	1990;"	macro
UART3_CR2_RIEN	spl\inc\stm8s.h	2028;"	macro
UART3_CR2_RWU	spl\inc\stm8s.h	2032;"	macro
UART3_CR2_SBK	spl\inc\stm8s.h	2033;"	macro
UART3_CR2_TCIEN	spl\inc\stm8s.h	2027;"	macro
UART3_CR2_TEN	spl\inc\stm8s.h	2030;"	macro
UART3_CR2_TIEN	spl\inc\stm8s.h	2026;"	macro
UART3_CR3_LINEN	spl\inc\stm8s.h	2035;"	macro
UART3_CR3_RESET_VALUE	spl\inc\stm8s.h	1991;"	macro
UART3_CR3_STOP	spl\inc\stm8s.h	2036;"	macro
UART3_CR4_ADD	spl\inc\stm8s.h	2041;"	macro
UART3_CR4_LBDF	spl\inc\stm8s.h	2040;"	macro
UART3_CR4_LBDIEN	spl\inc\stm8s.h	2038;"	macro
UART3_CR4_LBDL	spl\inc\stm8s.h	2039;"	macro
UART3_CR4_RESET_VALUE	spl\inc\stm8s.h	1992;"	macro
UART3_CR6_LASE	spl\inc\stm8s.h	2045;"	macro
UART3_CR6_LDUM	spl\inc\stm8s.h	2043;"	macro
UART3_CR6_LHDF	spl\inc\stm8s.h	2047;"	macro
UART3_CR6_LHDIEN	spl\inc\stm8s.h	2046;"	macro
UART3_CR6_LSF	spl\inc\stm8s.h	2048;"	macro
UART3_CR6_LSLV	spl\inc\stm8s.h	2044;"	macro
UART3_CR6_RESET_VALUE	spl\inc\stm8s.h	1993;"	macro
UART3_RX_IRQHandler	stm8s_it.h	102;"	prototype	signature:(void)
UART3_SR_FE	spl\inc\stm8s.h	2009;"	macro
UART3_SR_IDLE	spl\inc\stm8s.h	2006;"	macro
UART3_SR_NF	spl\inc\stm8s.h	2008;"	macro
UART3_SR_OR	spl\inc\stm8s.h	2007;"	macro
UART3_SR_PE	spl\inc\stm8s.h	2010;"	macro
UART3_SR_RESET_VALUE	spl\inc\stm8s.h	1986;"	macro
UART3_SR_RXNE	spl\inc\stm8s.h	2005;"	macro
UART3_SR_TC	spl\inc\stm8s.h	2004;"	macro
UART3_SR_TXE	spl\inc\stm8s.h	2003;"	macro
UART3_TX_IRQHandler	stm8s_it.h	103;"	prototype	signature:(void)
UART3_TypeDef	spl\inc\stm8s.h	1980;"	typedef	typeref:struct:UART3_struct
UART3_struct	spl\inc\stm8s.h	1967;"	struct
UART4	spl\inc\stm8s.h	2672;"	macro
UART4_BRR1_DIVM	spl\inc\stm8s.h	2109;"	macro
UART4_BRR1_RESET_VALUE	spl\inc\stm8s.h	2081;"	macro
UART4_BRR2_DIVF	spl\inc\stm8s.h	2112;"	macro
UART4_BRR2_DIVM	spl\inc\stm8s.h	2111;"	macro
UART4_BRR2_RESET_VALUE	spl\inc\stm8s.h	2082;"	macro
UART4_BaseAddress	spl\inc\stm8s.h	2578;"	macro
UART4_CR1_M	spl\inc\stm8s.h	2117;"	macro
UART4_CR1_PCEN	spl\inc\stm8s.h	2119;"	macro
UART4_CR1_PIEN	spl\inc\stm8s.h	2121;"	macro
UART4_CR1_PS	spl\inc\stm8s.h	2120;"	macro
UART4_CR1_R8	spl\inc\stm8s.h	2114;"	macro
UART4_CR1_RESET_VALUE	spl\inc\stm8s.h	2083;"	macro
UART4_CR1_T8	spl\inc\stm8s.h	2115;"	macro
UART4_CR1_UARTD	spl\inc\stm8s.h	2116;"	macro
UART4_CR1_WAKE	spl\inc\stm8s.h	2118;"	macro
UART4_CR2_ILIEN	spl\inc\stm8s.h	2126;"	macro
UART4_CR2_REN	spl\inc\stm8s.h	2128;"	macro
UART4_CR2_RESET_VALUE	spl\inc\stm8s.h	2084;"	macro
UART4_CR2_RIEN	spl\inc\stm8s.h	2125;"	macro
UART4_CR2_RWU	spl\inc\stm8s.h	2129;"	macro
UART4_CR2_SBK	spl\inc\stm8s.h	2130;"	macro
UART4_CR2_TCIEN	spl\inc\stm8s.h	2124;"	macro
UART4_CR2_TEN	spl\inc\stm8s.h	2127;"	macro
UART4_CR2_TIEN	spl\inc\stm8s.h	2123;"	macro
UART4_CR3_CKEN	spl\inc\stm8s.h	2134;"	macro
UART4_CR3_CPHA	spl\inc\stm8s.h	2136;"	macro
UART4_CR3_CPOL	spl\inc\stm8s.h	2135;"	macro
UART4_CR3_LBCL	spl\inc\stm8s.h	2137;"	macro
UART4_CR3_LINEN	spl\inc\stm8s.h	2132;"	macro
UART4_CR3_RESET_VALUE	spl\inc\stm8s.h	2085;"	macro
UART4_CR3_STOP	spl\inc\stm8s.h	2133;"	macro
UART4_CR4_ADD	spl\inc\stm8s.h	2142;"	macro
UART4_CR4_LBDF	spl\inc\stm8s.h	2141;"	macro
UART4_CR4_LBDIEN	spl\inc\stm8s.h	2139;"	macro
UART4_CR4_LBDL	spl\inc\stm8s.h	2140;"	macro
UART4_CR4_RESET_VALUE	spl\inc\stm8s.h	2086;"	macro
UART4_CR5_HDSEL	spl\inc\stm8s.h	2146;"	macro
UART4_CR5_IREN	spl\inc\stm8s.h	2148;"	macro
UART4_CR5_IRLP	spl\inc\stm8s.h	2147;"	macro
UART4_CR5_NACK	spl\inc\stm8s.h	2145;"	macro
UART4_CR5_RESET_VALUE	spl\inc\stm8s.h	2087;"	macro
UART4_CR5_SCEN	spl\inc\stm8s.h	2144;"	macro
UART4_CR6_LASE	spl\inc\stm8s.h	2152;"	macro
UART4_CR6_LDUM	spl\inc\stm8s.h	2150;"	macro
UART4_CR6_LHDF	spl\inc\stm8s.h	2154;"	macro
UART4_CR6_LHDIEN	spl\inc\stm8s.h	2153;"	macro
UART4_CR6_LSF	spl\inc\stm8s.h	2155;"	macro
UART4_CR6_LSLV	spl\inc\stm8s.h	2151;"	macro
UART4_CR6_RESET_VALUE	spl\inc\stm8s.h	2088;"	macro
UART4_GTR_RESET_VALUE	spl\inc\stm8s.h	2089;"	macro
UART4_PSCR_RESET_VALUE	spl\inc\stm8s.h	2090;"	macro
UART4_RX_IRQHandler	stm8s_it.h	91;"	prototype	signature:(void)
UART4_SR_FE	spl\inc\stm8s.h	2106;"	macro
UART4_SR_IDLE	spl\inc\stm8s.h	2103;"	macro
UART4_SR_NF	spl\inc\stm8s.h	2105;"	macro
UART4_SR_OR	spl\inc\stm8s.h	2104;"	macro
UART4_SR_PE	spl\inc\stm8s.h	2107;"	macro
UART4_SR_RESET_VALUE	spl\inc\stm8s.h	2080;"	macro
UART4_SR_RXNE	spl\inc\stm8s.h	2102;"	macro
UART4_SR_TC	spl\inc\stm8s.h	2101;"	macro
UART4_SR_TXE	spl\inc\stm8s.h	2100;"	macro
UART4_TX_IRQHandler	stm8s_it.h	90;"	prototype	signature:(void)
UART4_TypeDef	spl\inc\stm8s.h	2074;"	typedef	typeref:struct:UART4_struct
UART4_struct	spl\inc\stm8s.h	2059;"	struct
USE_STDPERIPH_DRIVER	spl\inc\stm8s.h	95;"	macro
VECTOR_ID	spl\inc\stm8s.h	2758;"	macro
ValBit	spl\inc\stm8s.h	2797;"	macro
WR	spl\inc\stm8s.h	1631;"	member	struct:WWDG_struct
WWDG	spl\inc\stm8s.h	2651;"	macro
WWDG_BaseAddress	spl\inc\stm8s.h	2569;"	macro
WWDG_CR_RESET_VALUE	spl\inc\stm8s.h	1639;"	macro
WWDG_CR_T	spl\inc\stm8s.h	1652;"	macro
WWDG_CR_T6	spl\inc\stm8s.h	1651;"	macro
WWDG_CR_WDGA	spl\inc\stm8s.h	1650;"	macro
WWDG_GetCounter	spl\inc\stm8s_wwdg.h	71;"	prototype	signature:(void)
WWDG_GetCounter	spl\src\stm8s_wwdg.c	86;"	function	signature:(void)
WWDG_Init	spl\inc\stm8s_wwdg.h	69;"	prototype	signature:(uint8_t Counter, uint8_t WindowValue)
WWDG_Init	spl\src\stm8s_wwdg.c	53;"	function	signature:(uint8_t Counter, uint8_t WindowValue)
WWDG_SWReset	spl\inc\stm8s_wwdg.h	72;"	prototype	signature:(void)
WWDG_SWReset	spl\src\stm8s_wwdg.c	96;"	function	signature:(void)
WWDG_SetCounter	spl\inc\stm8s_wwdg.h	70;"	prototype	signature:(uint8_t Counter)
WWDG_SetCounter	spl\src\stm8s_wwdg.c	69;"	function	signature:(uint8_t Counter)
WWDG_SetWindowValue	spl\inc\stm8s_wwdg.h	73;"	prototype	signature:(uint8_t WindowValue)
WWDG_SetWindowValue	spl\src\stm8s_wwdg.c	108;"	function	signature:(uint8_t WindowValue)
WWDG_TypeDef	spl\inc\stm8s.h	1633;"	typedef	typeref:struct:WWDG_struct
WWDG_WR_MSB	spl\inc\stm8s.h	1654;"	macro
WWDG_WR_RESET_VALUE	spl\inc\stm8s.h	1640;"	macro
WWDG_WR_W	spl\inc\stm8s.h	1655;"	macro
WWDG_struct	spl\inc\stm8s.h	1628;"	struct
_COSMIC_	spl\inc\stm8s.h	82;"	macro
_IAR_	spl\inc\stm8s.h	86;"	macro
_RAISONANCE_	spl\inc\stm8s.h	84;"	macro
__EEPROM_H	eeprom.h	2;"	macro
__EV1527_H	ev1527.h	2;"	macro
__I	spl\inc\stm8s.h	205;"	macro
__IO	spl\inc\stm8s.h	207;"	macro
__MODS0__	c:\program files (x86)\cosmic\fse_compilers\cxstm8\hstm8\mods0.h	11;"	macro
__O	spl\inc\stm8s.h	206;"	macro
__STM8S_ADC1_H	spl\inc\stm8s_adc1.h	29;"	macro
__STM8S_AWU_H	spl\inc\stm8s_awu.h	30;"	macro
__STM8S_BEEP_H	spl\inc\stm8s_beep.h	31;"	macro
__STM8S_CLK_H	spl\inc\stm8s_clk.h	31;"	macro
__STM8S_CONF_H	spl\inc\stm8s_conf.h	30;"	macro
__STM8S_EXTI_H	spl\inc\stm8s_exti.h	30;"	macro
__STM8S_FLASH_H	spl\inc\stm8s_flash.h	30;"	macro
__STM8S_GPIO_H	spl\inc\stm8s_gpio.h	30;"	macro
__STM8S_H	spl\inc\stm8s.h	30;"	macro
__STM8S_I2C_H	spl\inc\stm8s_i2c.h	30;"	macro
__STM8S_ITC_H	spl\inc\stm8s_itc.h	30;"	macro
__STM8S_IT_H	stm8s_it.h	30;"	macro
__STM8S_IWDG_H	spl\inc\stm8s_iwdg.h	30;"	macro
__STM8S_RST_H	spl\inc\stm8s_rst.h	29;"	macro
__STM8S_SPI_H	spl\inc\stm8s_spi.h	30;"	macro
__STM8S_STDPERIPH_VERSION	spl\inc\stm8s.h	185;"	macro
__STM8S_STDPERIPH_VERSION_MAIN	spl\inc\stm8s.h	181;"	macro
__STM8S_STDPERIPH_VERSION_RC	spl\inc\stm8s.h	184;"	macro
__STM8S_STDPERIPH_VERSION_SUB1	spl\inc\stm8s.h	182;"	macro
__STM8S_STDPERIPH_VERSION_SUB2	spl\inc\stm8s.h	183;"	macro
__STM8S_TIM1_H	spl\inc\stm8s_tim1.h	30;"	macro
__STM8S_TIM2_H	spl\inc\stm8s_tim2.h	30;"	macro
__STM8S_TIM4_H	spl\inc\stm8s_tim4.h	30;"	macro
__STM8S_UART1_H	spl\inc\stm8s_uart1.h	30;"	macro
__STM8S_WWDG_H	spl\inc\stm8s_wwdg.h	30;"	macro
_delay_cycl	main.c	117;"	function	file:	signature:( uint16_t ticks )
_delay_ms	main.c	129;"	function	signature:( uint16_t ms )
_delay_us	main.c	124;"	function	signature:( uint16_t us )
_stext	stm8s_it.h	41;"	prototype	signature:(void)
_vectab	stm8_interrupt_vector.c	14;"	variable
assert_failed	spl\inc\stm8s_conf.h	108;"	prototype	signature:(uint8_t* file, uint32_t line)
assert_param	spl\inc\stm8s_conf.h	106;"	macro
assert_param	spl\inc\stm8s_conf.h	110;"	macro
bool	spl\inc\stm8s.h	230;"	typedef	typeref:enum:__anon1
disableInterrupts	spl\inc\stm8s.h	2716;"	macro
disableInterrupts	spl\inc\stm8s.h	2725;"	macro
disableInterrupts	spl\inc\stm8s.h	2735;"	macro
enableInterrupts	spl\inc\stm8s.h	2715;"	macro
enableInterrupts	spl\inc\stm8s.h	2724;"	macro
enableInterrupts	spl\inc\stm8s.h	2734;"	macro
halt	spl\inc\stm8s.h	2722;"	macro
halt	spl\inc\stm8s.h	2731;"	macro
halt	spl\inc\stm8s.h	2741;"	macro
int16_t	spl\inc\stm8s.h	211;"	typedef
int32_t	spl\inc\stm8s.h	212;"	typedef
int8_t	spl\inc\stm8s.h	210;"	typedef
interrupt_handler	stm8_interrupt_vector.c	11;"	member	struct:interrupt_vector	file:
interrupt_handler_t	stm8_interrupt_vector.c	7;"	typedef	file:
interrupt_instruction	stm8_interrupt_vector.c	10;"	member	struct:interrupt_vector	file:
interrupt_vector	stm8_interrupt_vector.c	9;"	struct	file:
main	main.c	603;"	function
nop	spl\inc\stm8s.h	2719;"	macro
nop	spl\inc\stm8s.h	2728;"	macro
nop	spl\inc\stm8s.h	2738;"	macro
rim	spl\inc\stm8s.h	2717;"	macro
rim	spl\inc\stm8s.h	2726;"	macro
rim	spl\inc\stm8s.h	2736;"	macro
s16	spl\inc\stm8s.h	222;"	typedef
s32	spl\inc\stm8s.h	221;"	typedef
s8	spl\inc\stm8s.h	223;"	typedef
sim	spl\inc\stm8s.h	2718;"	macro
sim	spl\inc\stm8s.h	2727;"	macro
sim	spl\inc\stm8s.h	2737;"	macro
trap	spl\inc\stm8s.h	2720;"	macro
trap	spl\inc\stm8s.h	2729;"	macro
trap	spl\inc\stm8s.h	2739;"	macro
u16	spl\inc\stm8s.h	226;"	typedef
u32	spl\inc\stm8s.h	225;"	typedef
u8	spl\inc\stm8s.h	227;"	typedef
uint16_t	spl\inc\stm8s.h	216;"	typedef
uint32_t	spl\inc\stm8s.h	217;"	typedef
uint8_t	spl\inc\stm8s.h	215;"	typedef
wfi	spl\inc\stm8s.h	2721;"	macro
wfi	spl\inc\stm8s.h	2730;"	macro
wfi	spl\inc\stm8s.h	2740;"	macro
