Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Mon Nov 29 00:34:36 2021
| Host             : LAPTOP-D1B7JSE5 running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 60.757 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 59.902                           |
| Device Static (W)        | 0.855                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    18.397 |     7308 |       --- |             --- |
|   LUT as Logic |    17.630 |     3083 |     63400 |            4.86 |
|   CARRY4       |     0.438 |      167 |     15850 |            1.05 |
|   Register     |     0.313 |     1904 |    126800 |            1.50 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.004 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |     1843 |       --- |             --- |
| Signals        |    23.802 |     5251 |       --- |             --- |
| Block RAM      |     3.339 |     93.5 |       135 |           69.26 |
| DSPs           |     2.809 |       10 |       240 |            4.17 |
| I/O            |    11.556 |       16 |       210 |            7.62 |
| Static Power   |     0.855 |          |           |                 |
| Total          |    60.757 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    48.659 |      48.068 |      0.592 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.516 |       0.423 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.273 |       3.269 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.334 |       0.287 |      0.047 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Main                        |    59.902 |
|   CPU                       |    40.339 |
|     CPU                     |    33.867 |
|       decoder               |     6.491 |
|       executer              |    10.190 |
|       fetcher               |     0.476 |
|       memory_stage          |     3.547 |
|       multdiv_stage         |    12.701 |
|       writebacker           |     0.462 |
|     InstMem                 |     0.618 |
|     ProcMem                 |     0.417 |
|     RegisterFile            |     5.438 |
|       outMuxA               |     0.479 |
|       outMuxB               |     0.913 |
|       reg1                  |     0.174 |
|       reg10                 |     0.096 |
|       reg12                 |     0.003 |
|       reg13                 |     0.072 |
|       reg16                 |     0.164 |
|       reg18                 |     0.130 |
|       reg19                 |     0.141 |
|       reg2                  |     0.023 |
|       reg20                 |     0.001 |
|       reg22                 |     0.071 |
|       reg24                 |     0.001 |
|       reg25                 |     0.045 |
|       reg28                 |     0.026 |
|       reg3                  |     0.002 |
|       reg30                 |     0.016 |
|       reg31                 |     2.285 |
|       reg4                  |     0.591 |
|       reg5                  |     0.101 |
|       reg6                  |     0.002 |
|       reg7                  |     0.089 |
|       reg8                  |     0.009 |
|       reg9                  |     0.002 |
|   input_controller          |     0.418 |
|   processor_clock_divider   |     0.002 |
|   vga_controller            |     7.395 |
|     Display                 |     0.550 |
|     background              |     2.433 |
|       ColorPalette          |     0.509 |
|       ImageData             |     1.924 |
|     birdDisplay             |     0.980 |
|       birdImage             |     0.234 |
|     pipe1Display            |     2.195 |
|       pipeImage             |     1.151 |
|     processor_clock_divider |     0.075 |
+-----------------------------+-----------+


