{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649693269597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649693269599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 12:07:49 2022 " "Processing started: Mon Apr 11 12:07:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649693269599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693269599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off AGC_1 -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693269599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649693270062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649693270062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lib.sv(452) " "Verilog HDL information at lib.sv(452): always construct contains both blocking and non-blocking assignments" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 452 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649693277472 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux lib.sv " "Entity \"mux\" obtained from \"lib.sv\" instead of from Quartus Prime megafunction library" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649693277476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 32 32 " "Found 32 design units, including 32 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "2 agc_rom_new " "Found entity 2: agc_rom_new" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "3 agc_ram " "Found entity 3: agc_ram" {  } { { "agc_ram/agc_ram.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_ram/agc_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux " "Found entity 4: mux" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "9 countFSM " "Found entity 9: countFSM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_file " "Found entity 10: register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "11 IO_register_file " "Found entity 11: IO_register_file" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "12 addr_translate_ROM " "Found entity 12: addr_translate_ROM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "13 addr_translate_RAM " "Found entity 13: addr_translate_RAM" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "14 addr_translate_r " "Found entity 14: addr_translate_r" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "15 addr_translate_w " "Found entity 15: addr_translate_w" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "16 addr_translate " "Found entity 16: addr_translate" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "17 arithmetic_logic_unit " "Found entity 17: arithmetic_logic_unit" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "18 branching_logic " "Found entity 18: branching_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "19 stall_logic " "Found entity 19: stall_logic" {  } { { "lib.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/lib.sv" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "20 agc_mult_28 " "Found entity 20: agc_mult_28" {  } { { "agc_mult_28/agc_mult_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_mult_28/agc_mult_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "21 agc_div_28 " "Found entity 21: agc_div_28" {  } { { "agc_div_28/agc_div_28.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_div_28/agc_div_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "22 half_adder " "Found entity 22: half_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "24 ripple_carry_adder " "Found entity 24: ripple_carry_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "25 convert_1c_2c " "Found entity 25: convert_1c_2c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "26 convert_2c_1c " "Found entity 26: convert_2c_1c" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "27 ones_comp_adder " "Found entity 27: ones_comp_adder" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "28 ones_comp_add_sub " "Found entity 28: ones_comp_add_sub" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "29 ones_comp_mult " "Found entity 29: ones_comp_mult" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "30 ones_comp_div " "Found entity 30: ones_comp_div" {  } { { "comp_units.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/comp_units.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "31 decode " "Found entity 31: decode" {  } { { "decode.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""} { "Info" "ISGN_ENTITY_NAME" "32 ChipInterface " "Found entity 32: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693277476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(138) " "Verilog HDL or VHDL warning at core.sv(138): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649693277481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "core.sv(204) " "Verilog HDL or VHDL warning at core.sv(204): conditional expression evaluates to a constant" {  } { { "core.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/core.sv" 204 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649693277482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649693277555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_VERB_data ChipInterface.sv(31) " "Verilog HDL or VHDL warning at ChipInterface.sv(31): object \"DSKY_VERB_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DSKY_NOUN_data ChipInterface.sv(32) " "Verilog HDL or VHDL warning at ChipInterface.sv(32): object \"DSKY_NOUN_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_MISSION_TIME_data ChipInterface.sv(33) " "Verilog HDL or VHDL warning at ChipInterface.sv(33): object \"AXI_MISSION_TIME_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_APOGEE_data ChipInterface.sv(34) " "Verilog HDL or VHDL warning at ChipInterface.sv(34): object \"AXI_APOGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AXI_PERIGEE_data ChipInterface.sv(35) " "Verilog HDL or VHDL warning at ChipInterface.sv(35): object \"AXI_PERIGEE_data\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IO_read_data 0 ChipInterface.sv(29) " "Net \"IO_read_data\" at ChipInterface.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649693277556 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agc_rom_new agc_rom_new:rom " "Elaborating entity \"agc_rom_new\" for hierarchy \"agc_rom_new:rom\"" {  } { { "ChipInterface.sv" "rom" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ChipInterface.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "altsyncram_component" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agc_rom_new:rom\|altsyncram:altsyncram_component\"" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agc_rom_new:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"agc_rom_new:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10240 " "Parameter \"numwords_b\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649693277605 ""}  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649693277605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2f2 " "Found entity 1: altsyncram_b2f2" {  } { { "db/altsyncram_b2f2.tdf" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/db/altsyncram_b2f2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649693277643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693277643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2f2 agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated " "Elaborating entity \"altsyncram_b2f2\" for hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277644 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "10248 10240 ROM.mif " "Address at line 10248 exceeds the specified depth (10240) in the Memory Initialization File \"ROM.mif\"" {  } { { "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif" 10248 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277677 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "ROM.mif 10248 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"ROM.mif\" contains illegal syntax at line 10248" {  } { { "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/ROM.mif" 10248 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1649693277677 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "ROM.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ROM.mif -- setting all initial values to 0" {  } { { "agc_rom_new/agc_rom_new.v" "" { Text "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/agc_rom_new/agc_rom_new.v" 103 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1649693277677 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated " "Can't elaborate user hierarchy \"agc_rom_new:rom\|altsyncram:altsyncram_component\|altsyncram_b2f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649693277690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cabernar/Private/capstone/virtualagc/sv/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693277705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1099 " "Peak virtual memory: 1099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649693277877 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 12:07:57 2022 " "Processing ended: Mon Apr 11 12:07:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649693277877 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649693277877 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649693277877 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649693277877 ""}
