// Seed: 1195471753
module module_0 (
    output wire id_0,
    output tri id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4
);
  assign id_3 = -id_2;
  wire id_6 = !1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output logic id_1,
    input logic id_2,
    output supply0 id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    if (1) id_1 <= id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
