Version 3.2 HI-TECH Software Intermediate Code
"1817 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1508.h
[v _LATA `Vuc ~T0 @X0 0 e@268 ]
"1861
[v _LATB `Vuc ~T0 @X0 0 e@269 ]
"1899
[v _LATC `Vuc ~T0 @X0 0 e@270 ]
"1009
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"1058
[v _TRISB `Vuc ~T0 @X0 0 e@141 ]
"1096
[v _TRISC `Vuc ~T0 @X0 0 e@142 ]
"2564
[v _ANSELC `Vuc ~T0 @X0 0 e@398 ]
"2529
[v _ANSELB `Vuc ~T0 @X0 0 e@397 ]
"2483
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"3116
[v _WPUB `Vuc ~T0 @X0 0 e@525 ]
"3059
[v _WPUA `Vuc ~T0 @X0 0 e@524 ]
"1301
[s S72 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S72 . PS PSA TMR0SE TMR0CS INTEDG nWPUEN ]
"1309
[s S73 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S73 . PS0 PS1 PS2 . T0SE T0CS ]
"1300
[u S71 `S72 1 `S73 1 ]
[n S71 . . . ]
"1318
[v _OPTION_REGbits `VS71 ~T0 @X0 0 e@149 ]
"2437
[v _APFCON `Vuc ~T0 @X0 0 e@285 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1508.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1508.h
[; ;pic16f1508.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1508.h: 54: typedef union {
[; ;pic16f1508.h: 55: struct {
[; ;pic16f1508.h: 56: unsigned INDF0 :8;
[; ;pic16f1508.h: 57: };
[; ;pic16f1508.h: 58: } INDF0bits_t;
[; ;pic16f1508.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1508.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1508.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1508.h: 73: typedef union {
[; ;pic16f1508.h: 74: struct {
[; ;pic16f1508.h: 75: unsigned INDF1 :8;
[; ;pic16f1508.h: 76: };
[; ;pic16f1508.h: 77: } INDF1bits_t;
[; ;pic16f1508.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1508.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1508.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1508.h: 92: typedef union {
[; ;pic16f1508.h: 93: struct {
[; ;pic16f1508.h: 94: unsigned PCL :8;
[; ;pic16f1508.h: 95: };
[; ;pic16f1508.h: 96: } PCLbits_t;
[; ;pic16f1508.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1508.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1508.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1508.h: 111: typedef union {
[; ;pic16f1508.h: 112: struct {
[; ;pic16f1508.h: 113: unsigned C :1;
[; ;pic16f1508.h: 114: unsigned DC :1;
[; ;pic16f1508.h: 115: unsigned Z :1;
[; ;pic16f1508.h: 116: unsigned nPD :1;
[; ;pic16f1508.h: 117: unsigned nTO :1;
[; ;pic16f1508.h: 118: };
[; ;pic16f1508.h: 119: struct {
[; ;pic16f1508.h: 120: unsigned CARRY :1;
[; ;pic16f1508.h: 121: unsigned :1;
[; ;pic16f1508.h: 122: unsigned ZERO :1;
[; ;pic16f1508.h: 123: };
[; ;pic16f1508.h: 124: } STATUSbits_t;
[; ;pic16f1508.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1508.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1508.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1508.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1508.h: 172: typedef union {
[; ;pic16f1508.h: 173: struct {
[; ;pic16f1508.h: 174: unsigned FSR0L :8;
[; ;pic16f1508.h: 175: };
[; ;pic16f1508.h: 176: } FSR0Lbits_t;
[; ;pic16f1508.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1508.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1508.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1508.h: 191: typedef union {
[; ;pic16f1508.h: 192: struct {
[; ;pic16f1508.h: 193: unsigned FSR0H :8;
[; ;pic16f1508.h: 194: };
[; ;pic16f1508.h: 195: } FSR0Hbits_t;
[; ;pic16f1508.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1508.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1508.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1508.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1508.h: 213: typedef union {
[; ;pic16f1508.h: 214: struct {
[; ;pic16f1508.h: 215: unsigned FSR1L :8;
[; ;pic16f1508.h: 216: };
[; ;pic16f1508.h: 217: } FSR1Lbits_t;
[; ;pic16f1508.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1508.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1508.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1508.h: 232: typedef union {
[; ;pic16f1508.h: 233: struct {
[; ;pic16f1508.h: 234: unsigned FSR1H :8;
[; ;pic16f1508.h: 235: };
[; ;pic16f1508.h: 236: } FSR1Hbits_t;
[; ;pic16f1508.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1508.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1508.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1508.h: 251: typedef union {
[; ;pic16f1508.h: 252: struct {
[; ;pic16f1508.h: 253: unsigned BSR :5;
[; ;pic16f1508.h: 254: };
[; ;pic16f1508.h: 255: struct {
[; ;pic16f1508.h: 256: unsigned BSR0 :1;
[; ;pic16f1508.h: 257: unsigned BSR1 :1;
[; ;pic16f1508.h: 258: unsigned BSR2 :1;
[; ;pic16f1508.h: 259: unsigned BSR3 :1;
[; ;pic16f1508.h: 260: unsigned BSR4 :1;
[; ;pic16f1508.h: 261: };
[; ;pic16f1508.h: 262: } BSRbits_t;
[; ;pic16f1508.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1508.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1508.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1508.h: 302: typedef union {
[; ;pic16f1508.h: 303: struct {
[; ;pic16f1508.h: 304: unsigned WREG0 :8;
[; ;pic16f1508.h: 305: };
[; ;pic16f1508.h: 306: } WREGbits_t;
[; ;pic16f1508.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1508.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1508.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1508.h: 321: typedef union {
[; ;pic16f1508.h: 322: struct {
[; ;pic16f1508.h: 323: unsigned PCLATH :7;
[; ;pic16f1508.h: 324: };
[; ;pic16f1508.h: 325: } PCLATHbits_t;
[; ;pic16f1508.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1508.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1508.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1508.h: 340: typedef union {
[; ;pic16f1508.h: 341: struct {
[; ;pic16f1508.h: 342: unsigned IOCIF :1;
[; ;pic16f1508.h: 343: unsigned INTF :1;
[; ;pic16f1508.h: 344: unsigned TMR0IF :1;
[; ;pic16f1508.h: 345: unsigned IOCIE :1;
[; ;pic16f1508.h: 346: unsigned INTE :1;
[; ;pic16f1508.h: 347: unsigned TMR0IE :1;
[; ;pic16f1508.h: 348: unsigned PEIE :1;
[; ;pic16f1508.h: 349: unsigned GIE :1;
[; ;pic16f1508.h: 350: };
[; ;pic16f1508.h: 351: struct {
[; ;pic16f1508.h: 352: unsigned :2;
[; ;pic16f1508.h: 353: unsigned T0IF :1;
[; ;pic16f1508.h: 354: unsigned :2;
[; ;pic16f1508.h: 355: unsigned T0IE :1;
[; ;pic16f1508.h: 356: };
[; ;pic16f1508.h: 357: } INTCONbits_t;
[; ;pic16f1508.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1508.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1508.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1508.h: 417: typedef union {
[; ;pic16f1508.h: 418: struct {
[; ;pic16f1508.h: 419: unsigned RA0 :1;
[; ;pic16f1508.h: 420: unsigned RA1 :1;
[; ;pic16f1508.h: 421: unsigned RA2 :1;
[; ;pic16f1508.h: 422: unsigned RA3 :1;
[; ;pic16f1508.h: 423: unsigned RA4 :1;
[; ;pic16f1508.h: 424: unsigned RA5 :1;
[; ;pic16f1508.h: 425: };
[; ;pic16f1508.h: 426: } PORTAbits_t;
[; ;pic16f1508.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1508.h: 461: extern volatile unsigned char PORTB @ 0x00D;
"463
[; ;pic16f1508.h: 463: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1508.h: 466: typedef union {
[; ;pic16f1508.h: 467: struct {
[; ;pic16f1508.h: 468: unsigned :4;
[; ;pic16f1508.h: 469: unsigned RB4 :1;
[; ;pic16f1508.h: 470: unsigned RB5 :1;
[; ;pic16f1508.h: 471: unsigned RB6 :1;
[; ;pic16f1508.h: 472: unsigned RB7 :1;
[; ;pic16f1508.h: 473: };
[; ;pic16f1508.h: 474: } PORTBbits_t;
[; ;pic16f1508.h: 475: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1508.h: 499: extern volatile unsigned char PORTC @ 0x00E;
"501
[; ;pic16f1508.h: 501: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1508.h: 504: typedef union {
[; ;pic16f1508.h: 505: struct {
[; ;pic16f1508.h: 506: unsigned RC0 :1;
[; ;pic16f1508.h: 507: unsigned RC1 :1;
[; ;pic16f1508.h: 508: unsigned RC2 :1;
[; ;pic16f1508.h: 509: unsigned RC3 :1;
[; ;pic16f1508.h: 510: unsigned RC4 :1;
[; ;pic16f1508.h: 511: unsigned RC5 :1;
[; ;pic16f1508.h: 512: unsigned RC6 :1;
[; ;pic16f1508.h: 513: unsigned RC7 :1;
[; ;pic16f1508.h: 514: };
[; ;pic16f1508.h: 515: } PORTCbits_t;
[; ;pic16f1508.h: 516: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1508.h: 560: extern volatile unsigned char PIR1 @ 0x011;
"562
[; ;pic16f1508.h: 562: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1508.h: 565: typedef union {
[; ;pic16f1508.h: 566: struct {
[; ;pic16f1508.h: 567: unsigned TMR1IF :1;
[; ;pic16f1508.h: 568: unsigned TMR2IF :1;
[; ;pic16f1508.h: 569: unsigned :1;
[; ;pic16f1508.h: 570: unsigned SSP1IF :1;
[; ;pic16f1508.h: 571: unsigned TXIF :1;
[; ;pic16f1508.h: 572: unsigned RCIF :1;
[; ;pic16f1508.h: 573: unsigned ADIF :1;
[; ;pic16f1508.h: 574: unsigned TMR1GIF :1;
[; ;pic16f1508.h: 575: };
[; ;pic16f1508.h: 576: } PIR1bits_t;
[; ;pic16f1508.h: 577: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1508.h: 616: extern volatile unsigned char PIR2 @ 0x012;
"618
[; ;pic16f1508.h: 618: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1508.h: 621: typedef union {
[; ;pic16f1508.h: 622: struct {
[; ;pic16f1508.h: 623: unsigned :2;
[; ;pic16f1508.h: 624: unsigned NCO1IF :1;
[; ;pic16f1508.h: 625: unsigned BCL1IF :1;
[; ;pic16f1508.h: 626: unsigned :1;
[; ;pic16f1508.h: 627: unsigned C1IF :1;
[; ;pic16f1508.h: 628: unsigned C2IF :1;
[; ;pic16f1508.h: 629: unsigned OSFIF :1;
[; ;pic16f1508.h: 630: };
[; ;pic16f1508.h: 631: } PIR2bits_t;
[; ;pic16f1508.h: 632: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1508.h: 661: extern volatile unsigned char PIR3 @ 0x013;
"663
[; ;pic16f1508.h: 663: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1508.h: 666: typedef union {
[; ;pic16f1508.h: 667: struct {
[; ;pic16f1508.h: 668: unsigned CLC1IF :1;
[; ;pic16f1508.h: 669: unsigned CLC2IF :1;
[; ;pic16f1508.h: 670: unsigned CLC3IF :1;
[; ;pic16f1508.h: 671: unsigned CLC4IF :1;
[; ;pic16f1508.h: 672: };
[; ;pic16f1508.h: 673: } PIR3bits_t;
[; ;pic16f1508.h: 674: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1508.h: 698: extern volatile unsigned char TMR0 @ 0x015;
"700
[; ;pic16f1508.h: 700: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1508.h: 703: typedef union {
[; ;pic16f1508.h: 704: struct {
[; ;pic16f1508.h: 705: unsigned TMR0 :8;
[; ;pic16f1508.h: 706: };
[; ;pic16f1508.h: 707: } TMR0bits_t;
[; ;pic16f1508.h: 708: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1508.h: 717: extern volatile unsigned short TMR1 @ 0x016;
"719
[; ;pic16f1508.h: 719: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1508.h: 723: extern volatile unsigned char TMR1L @ 0x016;
"725
[; ;pic16f1508.h: 725: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1508.h: 728: typedef union {
[; ;pic16f1508.h: 729: struct {
[; ;pic16f1508.h: 730: unsigned TMR1L :8;
[; ;pic16f1508.h: 731: };
[; ;pic16f1508.h: 732: } TMR1Lbits_t;
[; ;pic16f1508.h: 733: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1508.h: 742: extern volatile unsigned char TMR1H @ 0x017;
"744
[; ;pic16f1508.h: 744: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1508.h: 747: typedef union {
[; ;pic16f1508.h: 748: struct {
[; ;pic16f1508.h: 749: unsigned TMR1H :8;
[; ;pic16f1508.h: 750: };
[; ;pic16f1508.h: 751: } TMR1Hbits_t;
[; ;pic16f1508.h: 752: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1508.h: 761: extern volatile unsigned char T1CON @ 0x018;
"763
[; ;pic16f1508.h: 763: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1508.h: 766: typedef union {
[; ;pic16f1508.h: 767: struct {
[; ;pic16f1508.h: 768: unsigned TMR1ON :1;
[; ;pic16f1508.h: 769: unsigned :1;
[; ;pic16f1508.h: 770: unsigned nT1SYNC :1;
[; ;pic16f1508.h: 771: unsigned T1OSCEN :1;
[; ;pic16f1508.h: 772: unsigned T1CKPS :2;
[; ;pic16f1508.h: 773: unsigned TMR1CS :2;
[; ;pic16f1508.h: 774: };
[; ;pic16f1508.h: 775: struct {
[; ;pic16f1508.h: 776: unsigned :4;
[; ;pic16f1508.h: 777: unsigned T1CKPS0 :1;
[; ;pic16f1508.h: 778: unsigned T1CKPS1 :1;
[; ;pic16f1508.h: 779: unsigned TMR1CS0 :1;
[; ;pic16f1508.h: 780: unsigned TMR1CS1 :1;
[; ;pic16f1508.h: 781: };
[; ;pic16f1508.h: 782: } T1CONbits_t;
[; ;pic16f1508.h: 783: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1508.h: 832: extern volatile unsigned char T1GCON @ 0x019;
"834
[; ;pic16f1508.h: 834: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1508.h: 837: typedef union {
[; ;pic16f1508.h: 838: struct {
[; ;pic16f1508.h: 839: unsigned T1GSS :2;
[; ;pic16f1508.h: 840: unsigned T1GVAL :1;
[; ;pic16f1508.h: 841: unsigned T1GGO_nDONE :1;
[; ;pic16f1508.h: 842: unsigned T1GSPM :1;
[; ;pic16f1508.h: 843: unsigned T1GTM :1;
[; ;pic16f1508.h: 844: unsigned T1GPOL :1;
[; ;pic16f1508.h: 845: unsigned TMR1GE :1;
[; ;pic16f1508.h: 846: };
[; ;pic16f1508.h: 847: struct {
[; ;pic16f1508.h: 848: unsigned T1GSS0 :1;
[; ;pic16f1508.h: 849: unsigned T1GSS1 :1;
[; ;pic16f1508.h: 850: };
[; ;pic16f1508.h: 851: } T1GCONbits_t;
[; ;pic16f1508.h: 852: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1508.h: 901: extern volatile unsigned char TMR2 @ 0x01A;
"903
[; ;pic16f1508.h: 903: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1508.h: 906: typedef union {
[; ;pic16f1508.h: 907: struct {
[; ;pic16f1508.h: 908: unsigned TMR2 :8;
[; ;pic16f1508.h: 909: };
[; ;pic16f1508.h: 910: } TMR2bits_t;
[; ;pic16f1508.h: 911: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1508.h: 920: extern volatile unsigned char PR2 @ 0x01B;
"922
[; ;pic16f1508.h: 922: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1508.h: 925: typedef union {
[; ;pic16f1508.h: 926: struct {
[; ;pic16f1508.h: 927: unsigned PR2 :8;
[; ;pic16f1508.h: 928: };
[; ;pic16f1508.h: 929: } PR2bits_t;
[; ;pic16f1508.h: 930: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1508.h: 939: extern volatile unsigned char T2CON @ 0x01C;
"941
[; ;pic16f1508.h: 941: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1508.h: 944: typedef union {
[; ;pic16f1508.h: 945: struct {
[; ;pic16f1508.h: 946: unsigned T2CKPS :2;
[; ;pic16f1508.h: 947: unsigned TMR2ON :1;
[; ;pic16f1508.h: 948: unsigned T2OUTPS :4;
[; ;pic16f1508.h: 949: };
[; ;pic16f1508.h: 950: struct {
[; ;pic16f1508.h: 951: unsigned T2CKPS0 :1;
[; ;pic16f1508.h: 952: unsigned T2CKPS1 :1;
[; ;pic16f1508.h: 953: unsigned :1;
[; ;pic16f1508.h: 954: unsigned T2OUTPS0 :1;
[; ;pic16f1508.h: 955: unsigned T2OUTPS1 :1;
[; ;pic16f1508.h: 956: unsigned T2OUTPS2 :1;
[; ;pic16f1508.h: 957: unsigned T2OUTPS3 :1;
[; ;pic16f1508.h: 958: };
[; ;pic16f1508.h: 959: } T2CONbits_t;
[; ;pic16f1508.h: 960: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1508.h: 1009: extern volatile unsigned char TRISA @ 0x08C;
"1011
[; ;pic16f1508.h: 1011: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1508.h: 1014: typedef union {
[; ;pic16f1508.h: 1015: struct {
[; ;pic16f1508.h: 1016: unsigned TRISA0 :1;
[; ;pic16f1508.h: 1017: unsigned TRISA1 :1;
[; ;pic16f1508.h: 1018: unsigned TRISA2 :1;
[; ;pic16f1508.h: 1019: unsigned TRISA3 :1;
[; ;pic16f1508.h: 1020: unsigned TRISA4 :1;
[; ;pic16f1508.h: 1021: unsigned TRISA5 :1;
[; ;pic16f1508.h: 1022: };
[; ;pic16f1508.h: 1023: } TRISAbits_t;
[; ;pic16f1508.h: 1024: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1508.h: 1058: extern volatile unsigned char TRISB @ 0x08D;
"1060
[; ;pic16f1508.h: 1060: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1508.h: 1063: typedef union {
[; ;pic16f1508.h: 1064: struct {
[; ;pic16f1508.h: 1065: unsigned :4;
[; ;pic16f1508.h: 1066: unsigned TRISB4 :1;
[; ;pic16f1508.h: 1067: unsigned TRISB5 :1;
[; ;pic16f1508.h: 1068: unsigned TRISB6 :1;
[; ;pic16f1508.h: 1069: unsigned TRISB7 :1;
[; ;pic16f1508.h: 1070: };
[; ;pic16f1508.h: 1071: } TRISBbits_t;
[; ;pic16f1508.h: 1072: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1508.h: 1096: extern volatile unsigned char TRISC @ 0x08E;
"1098
[; ;pic16f1508.h: 1098: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1508.h: 1101: typedef union {
[; ;pic16f1508.h: 1102: struct {
[; ;pic16f1508.h: 1103: unsigned TRISC0 :1;
[; ;pic16f1508.h: 1104: unsigned TRISC1 :1;
[; ;pic16f1508.h: 1105: unsigned TRISC2 :1;
[; ;pic16f1508.h: 1106: unsigned TRISC3 :1;
[; ;pic16f1508.h: 1107: unsigned TRISC4 :1;
[; ;pic16f1508.h: 1108: unsigned TRISC5 :1;
[; ;pic16f1508.h: 1109: unsigned TRISC6 :1;
[; ;pic16f1508.h: 1110: unsigned TRISC7 :1;
[; ;pic16f1508.h: 1111: };
[; ;pic16f1508.h: 1112: } TRISCbits_t;
[; ;pic16f1508.h: 1113: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1508.h: 1157: extern volatile unsigned char PIE1 @ 0x091;
"1159
[; ;pic16f1508.h: 1159: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1508.h: 1162: typedef union {
[; ;pic16f1508.h: 1163: struct {
[; ;pic16f1508.h: 1164: unsigned TMR1IE :1;
[; ;pic16f1508.h: 1165: unsigned TMR2IE :1;
[; ;pic16f1508.h: 1166: unsigned :1;
[; ;pic16f1508.h: 1167: unsigned SSP1IE :1;
[; ;pic16f1508.h: 1168: unsigned TXIE :1;
[; ;pic16f1508.h: 1169: unsigned RCIE :1;
[; ;pic16f1508.h: 1170: unsigned ADIE :1;
[; ;pic16f1508.h: 1171: unsigned TMR1GIE :1;
[; ;pic16f1508.h: 1172: };
[; ;pic16f1508.h: 1173: } PIE1bits_t;
[; ;pic16f1508.h: 1174: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1508.h: 1213: extern volatile unsigned char PIE2 @ 0x092;
"1215
[; ;pic16f1508.h: 1215: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1508.h: 1218: typedef union {
[; ;pic16f1508.h: 1219: struct {
[; ;pic16f1508.h: 1220: unsigned :2;
[; ;pic16f1508.h: 1221: unsigned NCO1IE :1;
[; ;pic16f1508.h: 1222: unsigned BCL1IE :1;
[; ;pic16f1508.h: 1223: unsigned :1;
[; ;pic16f1508.h: 1224: unsigned C1IE :1;
[; ;pic16f1508.h: 1225: unsigned C2IE :1;
[; ;pic16f1508.h: 1226: unsigned OSFIE :1;
[; ;pic16f1508.h: 1227: };
[; ;pic16f1508.h: 1228: } PIE2bits_t;
[; ;pic16f1508.h: 1229: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1508.h: 1258: extern volatile unsigned char PIE3 @ 0x093;
"1260
[; ;pic16f1508.h: 1260: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1508.h: 1263: typedef union {
[; ;pic16f1508.h: 1264: struct {
[; ;pic16f1508.h: 1265: unsigned CLC1IE :1;
[; ;pic16f1508.h: 1266: unsigned CLC2IE :1;
[; ;pic16f1508.h: 1267: unsigned CLC3IE :1;
[; ;pic16f1508.h: 1268: unsigned CLC4IE :1;
[; ;pic16f1508.h: 1269: };
[; ;pic16f1508.h: 1270: } PIE3bits_t;
[; ;pic16f1508.h: 1271: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1508.h: 1295: extern volatile unsigned char OPTION_REG @ 0x095;
"1297
[; ;pic16f1508.h: 1297: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1508.h: 1300: typedef union {
[; ;pic16f1508.h: 1301: struct {
[; ;pic16f1508.h: 1302: unsigned PS :3;
[; ;pic16f1508.h: 1303: unsigned PSA :1;
[; ;pic16f1508.h: 1304: unsigned TMR0SE :1;
[; ;pic16f1508.h: 1305: unsigned TMR0CS :1;
[; ;pic16f1508.h: 1306: unsigned INTEDG :1;
[; ;pic16f1508.h: 1307: unsigned nWPUEN :1;
[; ;pic16f1508.h: 1308: };
[; ;pic16f1508.h: 1309: struct {
[; ;pic16f1508.h: 1310: unsigned PS0 :1;
[; ;pic16f1508.h: 1311: unsigned PS1 :1;
[; ;pic16f1508.h: 1312: unsigned PS2 :1;
[; ;pic16f1508.h: 1313: unsigned :1;
[; ;pic16f1508.h: 1314: unsigned T0SE :1;
[; ;pic16f1508.h: 1315: unsigned T0CS :1;
[; ;pic16f1508.h: 1316: };
[; ;pic16f1508.h: 1317: } OPTION_REGbits_t;
[; ;pic16f1508.h: 1318: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1508.h: 1377: extern volatile unsigned char PCON @ 0x096;
"1379
[; ;pic16f1508.h: 1379: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1508.h: 1382: typedef union {
[; ;pic16f1508.h: 1383: struct {
[; ;pic16f1508.h: 1384: unsigned nBOR :1;
[; ;pic16f1508.h: 1385: unsigned nPOR :1;
[; ;pic16f1508.h: 1386: unsigned nRI :1;
[; ;pic16f1508.h: 1387: unsigned nRMCLR :1;
[; ;pic16f1508.h: 1388: unsigned nRWDT :1;
[; ;pic16f1508.h: 1389: unsigned :1;
[; ;pic16f1508.h: 1390: unsigned STKUNF :1;
[; ;pic16f1508.h: 1391: unsigned STKOVF :1;
[; ;pic16f1508.h: 1392: };
[; ;pic16f1508.h: 1393: } PCONbits_t;
[; ;pic16f1508.h: 1394: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1508.h: 1433: extern volatile unsigned char WDTCON @ 0x097;
"1435
[; ;pic16f1508.h: 1435: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1508.h: 1438: typedef union {
[; ;pic16f1508.h: 1439: struct {
[; ;pic16f1508.h: 1440: unsigned SWDTEN :1;
[; ;pic16f1508.h: 1441: unsigned WDTPS :5;
[; ;pic16f1508.h: 1442: };
[; ;pic16f1508.h: 1443: struct {
[; ;pic16f1508.h: 1444: unsigned :1;
[; ;pic16f1508.h: 1445: unsigned WDTPS0 :1;
[; ;pic16f1508.h: 1446: unsigned WDTPS1 :1;
[; ;pic16f1508.h: 1447: unsigned WDTPS2 :1;
[; ;pic16f1508.h: 1448: unsigned WDTPS3 :1;
[; ;pic16f1508.h: 1449: unsigned WDTPS4 :1;
[; ;pic16f1508.h: 1450: };
[; ;pic16f1508.h: 1451: } WDTCONbits_t;
[; ;pic16f1508.h: 1452: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1508.h: 1491: extern volatile unsigned char OSCCON @ 0x099;
"1493
[; ;pic16f1508.h: 1493: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1508.h: 1496: typedef union {
[; ;pic16f1508.h: 1497: struct {
[; ;pic16f1508.h: 1498: unsigned SCS :2;
[; ;pic16f1508.h: 1499: unsigned :1;
[; ;pic16f1508.h: 1500: unsigned IRCF :4;
[; ;pic16f1508.h: 1501: };
[; ;pic16f1508.h: 1502: struct {
[; ;pic16f1508.h: 1503: unsigned SCS0 :1;
[; ;pic16f1508.h: 1504: unsigned SCS1 :1;
[; ;pic16f1508.h: 1505: unsigned :1;
[; ;pic16f1508.h: 1506: unsigned IRCF0 :1;
[; ;pic16f1508.h: 1507: unsigned IRCF1 :1;
[; ;pic16f1508.h: 1508: unsigned IRCF2 :1;
[; ;pic16f1508.h: 1509: unsigned IRCF3 :1;
[; ;pic16f1508.h: 1510: };
[; ;pic16f1508.h: 1511: } OSCCONbits_t;
[; ;pic16f1508.h: 1512: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1508.h: 1556: extern volatile unsigned char OSCSTAT @ 0x09A;
"1558
[; ;pic16f1508.h: 1558: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1508.h: 1561: typedef union {
[; ;pic16f1508.h: 1562: struct {
[; ;pic16f1508.h: 1563: unsigned HFIOFS :1;
[; ;pic16f1508.h: 1564: unsigned LFIOFR :1;
[; ;pic16f1508.h: 1565: unsigned :2;
[; ;pic16f1508.h: 1566: unsigned HFIOFR :1;
[; ;pic16f1508.h: 1567: unsigned OSTS :1;
[; ;pic16f1508.h: 1568: unsigned :1;
[; ;pic16f1508.h: 1569: unsigned SOSCR :1;
[; ;pic16f1508.h: 1570: };
[; ;pic16f1508.h: 1571: } OSCSTATbits_t;
[; ;pic16f1508.h: 1572: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1508.h: 1601: extern volatile unsigned short ADRES @ 0x09B;
"1603
[; ;pic16f1508.h: 1603: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1508.h: 1607: extern volatile unsigned char ADRESL @ 0x09B;
"1609
[; ;pic16f1508.h: 1609: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1508.h: 1612: typedef union {
[; ;pic16f1508.h: 1613: struct {
[; ;pic16f1508.h: 1614: unsigned ADRESL :8;
[; ;pic16f1508.h: 1615: };
[; ;pic16f1508.h: 1616: } ADRESLbits_t;
[; ;pic16f1508.h: 1617: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1508.h: 1626: extern volatile unsigned char ADRESH @ 0x09C;
"1628
[; ;pic16f1508.h: 1628: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1508.h: 1631: typedef union {
[; ;pic16f1508.h: 1632: struct {
[; ;pic16f1508.h: 1633: unsigned ADRESH :8;
[; ;pic16f1508.h: 1634: };
[; ;pic16f1508.h: 1635: } ADRESHbits_t;
[; ;pic16f1508.h: 1636: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1508.h: 1645: extern volatile unsigned char ADCON0 @ 0x09D;
"1647
[; ;pic16f1508.h: 1647: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1508.h: 1650: typedef union {
[; ;pic16f1508.h: 1651: struct {
[; ;pic16f1508.h: 1652: unsigned ADON :1;
[; ;pic16f1508.h: 1653: unsigned GO_nDONE :1;
[; ;pic16f1508.h: 1654: unsigned CHS :5;
[; ;pic16f1508.h: 1655: };
[; ;pic16f1508.h: 1656: struct {
[; ;pic16f1508.h: 1657: unsigned :1;
[; ;pic16f1508.h: 1658: unsigned ADGO :1;
[; ;pic16f1508.h: 1659: unsigned CHS0 :1;
[; ;pic16f1508.h: 1660: unsigned CHS1 :1;
[; ;pic16f1508.h: 1661: unsigned CHS2 :1;
[; ;pic16f1508.h: 1662: unsigned CHS3 :1;
[; ;pic16f1508.h: 1663: unsigned CHS4 :1;
[; ;pic16f1508.h: 1664: };
[; ;pic16f1508.h: 1665: struct {
[; ;pic16f1508.h: 1666: unsigned :1;
[; ;pic16f1508.h: 1667: unsigned GO :1;
[; ;pic16f1508.h: 1668: };
[; ;pic16f1508.h: 1669: } ADCON0bits_t;
[; ;pic16f1508.h: 1670: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1508.h: 1724: extern volatile unsigned char ADCON1 @ 0x09E;
"1726
[; ;pic16f1508.h: 1726: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1508.h: 1729: typedef union {
[; ;pic16f1508.h: 1730: struct {
[; ;pic16f1508.h: 1731: unsigned ADPREF :2;
[; ;pic16f1508.h: 1732: unsigned :2;
[; ;pic16f1508.h: 1733: unsigned ADCS :3;
[; ;pic16f1508.h: 1734: unsigned ADFM :1;
[; ;pic16f1508.h: 1735: };
[; ;pic16f1508.h: 1736: struct {
[; ;pic16f1508.h: 1737: unsigned ADPREF0 :1;
[; ;pic16f1508.h: 1738: unsigned ADPREF1 :1;
[; ;pic16f1508.h: 1739: };
[; ;pic16f1508.h: 1740: } ADCON1bits_t;
[; ;pic16f1508.h: 1741: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1508.h: 1770: extern volatile unsigned char ADCON2 @ 0x09F;
"1772
[; ;pic16f1508.h: 1772: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1508.h: 1775: typedef union {
[; ;pic16f1508.h: 1776: struct {
[; ;pic16f1508.h: 1777: unsigned :4;
[; ;pic16f1508.h: 1778: unsigned TRIGSEL :4;
[; ;pic16f1508.h: 1779: };
[; ;pic16f1508.h: 1780: struct {
[; ;pic16f1508.h: 1781: unsigned :4;
[; ;pic16f1508.h: 1782: unsigned TRIGSEL0 :1;
[; ;pic16f1508.h: 1783: unsigned TRIGSEL1 :1;
[; ;pic16f1508.h: 1784: unsigned TRIGSEL2 :1;
[; ;pic16f1508.h: 1785: unsigned TRIGSEL3 :1;
[; ;pic16f1508.h: 1786: };
[; ;pic16f1508.h: 1787: } ADCON2bits_t;
[; ;pic16f1508.h: 1788: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1508.h: 1817: extern volatile unsigned char LATA @ 0x10C;
"1819
[; ;pic16f1508.h: 1819: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1508.h: 1822: typedef union {
[; ;pic16f1508.h: 1823: struct {
[; ;pic16f1508.h: 1824: unsigned LATA0 :1;
[; ;pic16f1508.h: 1825: unsigned LATA1 :1;
[; ;pic16f1508.h: 1826: unsigned LATA2 :1;
[; ;pic16f1508.h: 1827: unsigned :1;
[; ;pic16f1508.h: 1828: unsigned LATA4 :1;
[; ;pic16f1508.h: 1829: unsigned LATA5 :1;
[; ;pic16f1508.h: 1830: };
[; ;pic16f1508.h: 1831: } LATAbits_t;
[; ;pic16f1508.h: 1832: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1508.h: 1861: extern volatile unsigned char LATB @ 0x10D;
"1863
[; ;pic16f1508.h: 1863: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1508.h: 1866: typedef union {
[; ;pic16f1508.h: 1867: struct {
[; ;pic16f1508.h: 1868: unsigned :4;
[; ;pic16f1508.h: 1869: unsigned LATB4 :1;
[; ;pic16f1508.h: 1870: unsigned LATB5 :1;
[; ;pic16f1508.h: 1871: unsigned LATB6 :1;
[; ;pic16f1508.h: 1872: unsigned LATB7 :1;
[; ;pic16f1508.h: 1873: };
[; ;pic16f1508.h: 1874: } LATBbits_t;
[; ;pic16f1508.h: 1875: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1508.h: 1899: extern volatile unsigned char LATC @ 0x10E;
"1901
[; ;pic16f1508.h: 1901: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1508.h: 1904: typedef union {
[; ;pic16f1508.h: 1905: struct {
[; ;pic16f1508.h: 1906: unsigned LATC0 :1;
[; ;pic16f1508.h: 1907: unsigned LATC1 :1;
[; ;pic16f1508.h: 1908: unsigned LATC2 :1;
[; ;pic16f1508.h: 1909: unsigned LATC3 :1;
[; ;pic16f1508.h: 1910: unsigned LATC4 :1;
[; ;pic16f1508.h: 1911: unsigned LATC5 :1;
[; ;pic16f1508.h: 1912: unsigned LATC6 :1;
[; ;pic16f1508.h: 1913: unsigned LATC7 :1;
[; ;pic16f1508.h: 1914: };
[; ;pic16f1508.h: 1915: } LATCbits_t;
[; ;pic16f1508.h: 1916: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1508.h: 1960: extern volatile unsigned char CM1CON0 @ 0x111;
"1962
[; ;pic16f1508.h: 1962: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1508.h: 1965: typedef union {
[; ;pic16f1508.h: 1966: struct {
[; ;pic16f1508.h: 1967: unsigned C1SYNC :1;
[; ;pic16f1508.h: 1968: unsigned C1HYS :1;
[; ;pic16f1508.h: 1969: unsigned C1SP :1;
[; ;pic16f1508.h: 1970: unsigned :1;
[; ;pic16f1508.h: 1971: unsigned C1POL :1;
[; ;pic16f1508.h: 1972: unsigned C1OE :1;
[; ;pic16f1508.h: 1973: unsigned C1OUT :1;
[; ;pic16f1508.h: 1974: unsigned C1ON :1;
[; ;pic16f1508.h: 1975: };
[; ;pic16f1508.h: 1976: } CM1CON0bits_t;
[; ;pic16f1508.h: 1977: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1508.h: 2016: extern volatile unsigned char CM1CON1 @ 0x112;
"2018
[; ;pic16f1508.h: 2018: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1508.h: 2021: typedef union {
[; ;pic16f1508.h: 2022: struct {
[; ;pic16f1508.h: 2023: unsigned C1NCH0 :1;
[; ;pic16f1508.h: 2024: unsigned C1NCH1 :1;
[; ;pic16f1508.h: 2025: unsigned C1NCH2 :1;
[; ;pic16f1508.h: 2026: unsigned :1;
[; ;pic16f1508.h: 2027: unsigned C1PCH0 :1;
[; ;pic16f1508.h: 2028: unsigned C1PCH1 :1;
[; ;pic16f1508.h: 2029: unsigned C1INTN :1;
[; ;pic16f1508.h: 2030: unsigned C1INTP :1;
[; ;pic16f1508.h: 2031: };
[; ;pic16f1508.h: 2032: struct {
[; ;pic16f1508.h: 2033: unsigned C1NCH :3;
[; ;pic16f1508.h: 2034: unsigned :1;
[; ;pic16f1508.h: 2035: unsigned C1PCH :2;
[; ;pic16f1508.h: 2036: };
[; ;pic16f1508.h: 2037: } CM1CON1bits_t;
[; ;pic16f1508.h: 2038: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1508.h: 2087: extern volatile unsigned char CM2CON0 @ 0x113;
"2089
[; ;pic16f1508.h: 2089: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1508.h: 2092: typedef union {
[; ;pic16f1508.h: 2093: struct {
[; ;pic16f1508.h: 2094: unsigned C2SYNC :1;
[; ;pic16f1508.h: 2095: unsigned C2HYS :1;
[; ;pic16f1508.h: 2096: unsigned C2SP :1;
[; ;pic16f1508.h: 2097: unsigned :1;
[; ;pic16f1508.h: 2098: unsigned C2POL :1;
[; ;pic16f1508.h: 2099: unsigned C2OE :1;
[; ;pic16f1508.h: 2100: unsigned C2OUT :1;
[; ;pic16f1508.h: 2101: unsigned C2ON :1;
[; ;pic16f1508.h: 2102: };
[; ;pic16f1508.h: 2103: } CM2CON0bits_t;
[; ;pic16f1508.h: 2104: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1508.h: 2143: extern volatile unsigned char CM2CON1 @ 0x114;
"2145
[; ;pic16f1508.h: 2145: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1508.h: 2148: typedef union {
[; ;pic16f1508.h: 2149: struct {
[; ;pic16f1508.h: 2150: unsigned C2NCH0 :1;
[; ;pic16f1508.h: 2151: unsigned C2NCH1 :1;
[; ;pic16f1508.h: 2152: unsigned C2NCH2 :1;
[; ;pic16f1508.h: 2153: unsigned :1;
[; ;pic16f1508.h: 2154: unsigned C2PCH0 :1;
[; ;pic16f1508.h: 2155: unsigned C2PCH1 :1;
[; ;pic16f1508.h: 2156: unsigned C2INTN :1;
[; ;pic16f1508.h: 2157: unsigned C2INTP :1;
[; ;pic16f1508.h: 2158: };
[; ;pic16f1508.h: 2159: struct {
[; ;pic16f1508.h: 2160: unsigned C2NCH :3;
[; ;pic16f1508.h: 2161: unsigned :1;
[; ;pic16f1508.h: 2162: unsigned C2PCH :2;
[; ;pic16f1508.h: 2163: };
[; ;pic16f1508.h: 2164: } CM2CON1bits_t;
[; ;pic16f1508.h: 2165: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1508.h: 2214: extern volatile unsigned char CMOUT @ 0x115;
"2216
[; ;pic16f1508.h: 2216: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1508.h: 2219: typedef union {
[; ;pic16f1508.h: 2220: struct {
[; ;pic16f1508.h: 2221: unsigned MC1OUT :1;
[; ;pic16f1508.h: 2222: unsigned MC2OUT :1;
[; ;pic16f1508.h: 2223: };
[; ;pic16f1508.h: 2224: } CMOUTbits_t;
[; ;pic16f1508.h: 2225: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1508.h: 2239: extern volatile unsigned char BORCON @ 0x116;
"2241
[; ;pic16f1508.h: 2241: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1508.h: 2244: typedef union {
[; ;pic16f1508.h: 2245: struct {
[; ;pic16f1508.h: 2246: unsigned BORRDY :1;
[; ;pic16f1508.h: 2247: unsigned :5;
[; ;pic16f1508.h: 2248: unsigned BORFS :1;
[; ;pic16f1508.h: 2249: unsigned SBOREN :1;
[; ;pic16f1508.h: 2250: };
[; ;pic16f1508.h: 2251: } BORCONbits_t;
[; ;pic16f1508.h: 2252: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1508.h: 2271: extern volatile unsigned char FVRCON @ 0x117;
"2273
[; ;pic16f1508.h: 2273: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1508.h: 2276: typedef union {
[; ;pic16f1508.h: 2277: struct {
[; ;pic16f1508.h: 2278: unsigned ADFVR :2;
[; ;pic16f1508.h: 2279: unsigned CDAFVR :2;
[; ;pic16f1508.h: 2280: unsigned TSRNG :1;
[; ;pic16f1508.h: 2281: unsigned TSEN :1;
[; ;pic16f1508.h: 2282: unsigned FVRRDY :1;
[; ;pic16f1508.h: 2283: unsigned FVREN :1;
[; ;pic16f1508.h: 2284: };
[; ;pic16f1508.h: 2285: struct {
[; ;pic16f1508.h: 2286: unsigned ADFVR0 :1;
[; ;pic16f1508.h: 2287: unsigned ADFVR1 :1;
[; ;pic16f1508.h: 2288: unsigned CDAFVR0 :1;
[; ;pic16f1508.h: 2289: unsigned CDAFVR1 :1;
[; ;pic16f1508.h: 2290: };
[; ;pic16f1508.h: 2291: } FVRCONbits_t;
[; ;pic16f1508.h: 2292: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1508.h: 2346: extern volatile unsigned char DACCON0 @ 0x118;
"2348
[; ;pic16f1508.h: 2348: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1508.h: 2351: typedef union {
[; ;pic16f1508.h: 2352: struct {
[; ;pic16f1508.h: 2353: unsigned :2;
[; ;pic16f1508.h: 2354: unsigned DACPSS :1;
[; ;pic16f1508.h: 2355: unsigned :1;
[; ;pic16f1508.h: 2356: unsigned DACOE2 :1;
[; ;pic16f1508.h: 2357: unsigned DACOE1 :1;
[; ;pic16f1508.h: 2358: unsigned :1;
[; ;pic16f1508.h: 2359: unsigned DACEN :1;
[; ;pic16f1508.h: 2360: };
[; ;pic16f1508.h: 2361: } DACCON0bits_t;
[; ;pic16f1508.h: 2362: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1508.h: 2386: extern volatile unsigned char DACCON1 @ 0x119;
"2388
[; ;pic16f1508.h: 2388: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1508.h: 2391: typedef union {
[; ;pic16f1508.h: 2392: struct {
[; ;pic16f1508.h: 2393: unsigned DACR :5;
[; ;pic16f1508.h: 2394: };
[; ;pic16f1508.h: 2395: struct {
[; ;pic16f1508.h: 2396: unsigned DACR0 :1;
[; ;pic16f1508.h: 2397: unsigned DACR1 :1;
[; ;pic16f1508.h: 2398: unsigned DACR2 :1;
[; ;pic16f1508.h: 2399: unsigned DACR3 :1;
[; ;pic16f1508.h: 2400: unsigned DACR4 :1;
[; ;pic16f1508.h: 2401: };
[; ;pic16f1508.h: 2402: } DACCON1bits_t;
[; ;pic16f1508.h: 2403: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1508.h: 2437: extern volatile unsigned char APFCON @ 0x11D;
"2439
[; ;pic16f1508.h: 2439: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1508.h: 2442: typedef union {
[; ;pic16f1508.h: 2443: struct {
[; ;pic16f1508.h: 2444: unsigned NCO1SEL :1;
[; ;pic16f1508.h: 2445: unsigned CLC1SEL :1;
[; ;pic16f1508.h: 2446: unsigned :1;
[; ;pic16f1508.h: 2447: unsigned T1GSEL :1;
[; ;pic16f1508.h: 2448: unsigned SSSEL :1;
[; ;pic16f1508.h: 2449: };
[; ;pic16f1508.h: 2450: struct {
[; ;pic16f1508.h: 2451: unsigned NCOSEL :1;
[; ;pic16f1508.h: 2452: };
[; ;pic16f1508.h: 2453: } APFCONbits_t;
[; ;pic16f1508.h: 2454: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1508.h: 2483: extern volatile unsigned char ANSELA @ 0x18C;
"2485
[; ;pic16f1508.h: 2485: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1508.h: 2488: typedef union {
[; ;pic16f1508.h: 2489: struct {
[; ;pic16f1508.h: 2490: unsigned ANSA0 :1;
[; ;pic16f1508.h: 2491: unsigned ANSA1 :1;
[; ;pic16f1508.h: 2492: unsigned ANSA2 :1;
[; ;pic16f1508.h: 2493: unsigned :1;
[; ;pic16f1508.h: 2494: unsigned ANSA4 :1;
[; ;pic16f1508.h: 2495: };
[; ;pic16f1508.h: 2496: struct {
[; ;pic16f1508.h: 2497: unsigned ANSELA :6;
[; ;pic16f1508.h: 2498: };
[; ;pic16f1508.h: 2499: } ANSELAbits_t;
[; ;pic16f1508.h: 2500: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1508.h: 2529: extern volatile unsigned char ANSELB @ 0x18D;
"2531
[; ;pic16f1508.h: 2531: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1508.h: 2534: typedef union {
[; ;pic16f1508.h: 2535: struct {
[; ;pic16f1508.h: 2536: unsigned :4;
[; ;pic16f1508.h: 2537: unsigned ANSB4 :1;
[; ;pic16f1508.h: 2538: unsigned ANSB5 :1;
[; ;pic16f1508.h: 2539: };
[; ;pic16f1508.h: 2540: struct {
[; ;pic16f1508.h: 2541: unsigned :4;
[; ;pic16f1508.h: 2542: unsigned ANSB :4;
[; ;pic16f1508.h: 2543: };
[; ;pic16f1508.h: 2544: } ANSELBbits_t;
[; ;pic16f1508.h: 2545: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1508.h: 2564: extern volatile unsigned char ANSELC @ 0x18E;
"2566
[; ;pic16f1508.h: 2566: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1508.h: 2569: typedef union {
[; ;pic16f1508.h: 2570: struct {
[; ;pic16f1508.h: 2571: unsigned ANSC0 :1;
[; ;pic16f1508.h: 2572: unsigned ANSC1 :1;
[; ;pic16f1508.h: 2573: unsigned ANSC2 :1;
[; ;pic16f1508.h: 2574: unsigned ANSC3 :1;
[; ;pic16f1508.h: 2575: unsigned :2;
[; ;pic16f1508.h: 2576: unsigned ANSC6 :1;
[; ;pic16f1508.h: 2577: unsigned ANSC7 :1;
[; ;pic16f1508.h: 2578: };
[; ;pic16f1508.h: 2579: struct {
[; ;pic16f1508.h: 2580: unsigned ANSELC :8;
[; ;pic16f1508.h: 2581: };
[; ;pic16f1508.h: 2582: } ANSELCbits_t;
[; ;pic16f1508.h: 2583: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1508.h: 2622: extern volatile unsigned short PMADR @ 0x191;
"2624
[; ;pic16f1508.h: 2624: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1508.h: 2628: extern volatile unsigned char PMADRL @ 0x191;
"2630
[; ;pic16f1508.h: 2630: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1508.h: 2633: typedef union {
[; ;pic16f1508.h: 2634: struct {
[; ;pic16f1508.h: 2635: unsigned PMADRL :8;
[; ;pic16f1508.h: 2636: };
[; ;pic16f1508.h: 2637: } PMADRLbits_t;
[; ;pic16f1508.h: 2638: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1508.h: 2647: extern volatile unsigned char PMADRH @ 0x192;
"2649
[; ;pic16f1508.h: 2649: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1508.h: 2652: typedef union {
[; ;pic16f1508.h: 2653: struct {
[; ;pic16f1508.h: 2654: unsigned PMADRH :7;
[; ;pic16f1508.h: 2655: };
[; ;pic16f1508.h: 2656: } PMADRHbits_t;
[; ;pic16f1508.h: 2657: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1508.h: 2666: extern volatile unsigned short PMDAT @ 0x193;
"2668
[; ;pic16f1508.h: 2668: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1508.h: 2672: extern volatile unsigned char PMDATL @ 0x193;
"2674
[; ;pic16f1508.h: 2674: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1508.h: 2677: typedef union {
[; ;pic16f1508.h: 2678: struct {
[; ;pic16f1508.h: 2679: unsigned PMDATL :8;
[; ;pic16f1508.h: 2680: };
[; ;pic16f1508.h: 2681: } PMDATLbits_t;
[; ;pic16f1508.h: 2682: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1508.h: 2691: extern volatile unsigned char PMDATH @ 0x194;
"2693
[; ;pic16f1508.h: 2693: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1508.h: 2696: typedef union {
[; ;pic16f1508.h: 2697: struct {
[; ;pic16f1508.h: 2698: unsigned PMDATH :6;
[; ;pic16f1508.h: 2699: };
[; ;pic16f1508.h: 2700: } PMDATHbits_t;
[; ;pic16f1508.h: 2701: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1508.h: 2710: extern volatile unsigned char PMCON1 @ 0x195;
"2712
[; ;pic16f1508.h: 2712: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1508.h: 2715: typedef union {
[; ;pic16f1508.h: 2716: struct {
[; ;pic16f1508.h: 2717: unsigned RD :1;
[; ;pic16f1508.h: 2718: unsigned WR :1;
[; ;pic16f1508.h: 2719: unsigned WREN :1;
[; ;pic16f1508.h: 2720: unsigned WRERR :1;
[; ;pic16f1508.h: 2721: unsigned FREE :1;
[; ;pic16f1508.h: 2722: unsigned LWLO :1;
[; ;pic16f1508.h: 2723: unsigned CFGS :1;
[; ;pic16f1508.h: 2724: };
[; ;pic16f1508.h: 2725: } PMCON1bits_t;
[; ;pic16f1508.h: 2726: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1508.h: 2765: extern volatile unsigned char PMCON2 @ 0x196;
"2767
[; ;pic16f1508.h: 2767: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1508.h: 2770: typedef union {
[; ;pic16f1508.h: 2771: struct {
[; ;pic16f1508.h: 2772: unsigned PMCON2 :8;
[; ;pic16f1508.h: 2773: };
[; ;pic16f1508.h: 2774: } PMCON2bits_t;
[; ;pic16f1508.h: 2775: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1508.h: 2784: extern volatile unsigned char VREGCON @ 0x197;
"2786
[; ;pic16f1508.h: 2786: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1508.h: 2789: typedef union {
[; ;pic16f1508.h: 2790: struct {
[; ;pic16f1508.h: 2791: unsigned :1;
[; ;pic16f1508.h: 2792: unsigned VREGPM :1;
[; ;pic16f1508.h: 2793: };
[; ;pic16f1508.h: 2794: } VREGCONbits_t;
[; ;pic16f1508.h: 2795: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1508.h: 2804: extern volatile unsigned char RCREG @ 0x199;
"2806
[; ;pic16f1508.h: 2806: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1508.h: 2809: typedef union {
[; ;pic16f1508.h: 2810: struct {
[; ;pic16f1508.h: 2811: unsigned RCREG :8;
[; ;pic16f1508.h: 2812: };
[; ;pic16f1508.h: 2813: } RCREGbits_t;
[; ;pic16f1508.h: 2814: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1508.h: 2823: extern volatile unsigned char TXREG @ 0x19A;
"2825
[; ;pic16f1508.h: 2825: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1508.h: 2828: typedef union {
[; ;pic16f1508.h: 2829: struct {
[; ;pic16f1508.h: 2830: unsigned TXREG :8;
[; ;pic16f1508.h: 2831: };
[; ;pic16f1508.h: 2832: } TXREGbits_t;
[; ;pic16f1508.h: 2833: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1508.h: 2842: extern volatile unsigned short SPBRG @ 0x19B;
"2844
[; ;pic16f1508.h: 2844: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1508.h: 2848: extern volatile unsigned char SPBRGL @ 0x19B;
"2850
[; ;pic16f1508.h: 2850: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1508.h: 2853: typedef union {
[; ;pic16f1508.h: 2854: struct {
[; ;pic16f1508.h: 2855: unsigned SPBRGL :8;
[; ;pic16f1508.h: 2856: };
[; ;pic16f1508.h: 2857: } SPBRGLbits_t;
[; ;pic16f1508.h: 2858: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1508.h: 2867: extern volatile unsigned char SPBRGH @ 0x19C;
"2869
[; ;pic16f1508.h: 2869: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1508.h: 2872: typedef union {
[; ;pic16f1508.h: 2873: struct {
[; ;pic16f1508.h: 2874: unsigned SPBRGH :8;
[; ;pic16f1508.h: 2875: };
[; ;pic16f1508.h: 2876: } SPBRGHbits_t;
[; ;pic16f1508.h: 2877: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1508.h: 2886: extern volatile unsigned char RCSTA @ 0x19D;
"2888
[; ;pic16f1508.h: 2888: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1508.h: 2891: typedef union {
[; ;pic16f1508.h: 2892: struct {
[; ;pic16f1508.h: 2893: unsigned RX9D :1;
[; ;pic16f1508.h: 2894: unsigned OERR :1;
[; ;pic16f1508.h: 2895: unsigned FERR :1;
[; ;pic16f1508.h: 2896: unsigned ADDEN :1;
[; ;pic16f1508.h: 2897: unsigned CREN :1;
[; ;pic16f1508.h: 2898: unsigned SREN :1;
[; ;pic16f1508.h: 2899: unsigned RX9 :1;
[; ;pic16f1508.h: 2900: unsigned SPEN :1;
[; ;pic16f1508.h: 2901: };
[; ;pic16f1508.h: 2902: } RCSTAbits_t;
[; ;pic16f1508.h: 2903: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1508.h: 2947: extern volatile unsigned char TXSTA @ 0x19E;
"2949
[; ;pic16f1508.h: 2949: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1508.h: 2952: typedef union {
[; ;pic16f1508.h: 2953: struct {
[; ;pic16f1508.h: 2954: unsigned TX9D :1;
[; ;pic16f1508.h: 2955: unsigned TRMT :1;
[; ;pic16f1508.h: 2956: unsigned BRGH :1;
[; ;pic16f1508.h: 2957: unsigned SENDB :1;
[; ;pic16f1508.h: 2958: unsigned SYNC :1;
[; ;pic16f1508.h: 2959: unsigned TXEN :1;
[; ;pic16f1508.h: 2960: unsigned TX9 :1;
[; ;pic16f1508.h: 2961: unsigned CSRC :1;
[; ;pic16f1508.h: 2962: };
[; ;pic16f1508.h: 2963: } TXSTAbits_t;
[; ;pic16f1508.h: 2964: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1508.h: 3008: extern volatile unsigned char BAUDCON @ 0x19F;
"3010
[; ;pic16f1508.h: 3010: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1508.h: 3013: typedef union {
[; ;pic16f1508.h: 3014: struct {
[; ;pic16f1508.h: 3015: unsigned ABDEN :1;
[; ;pic16f1508.h: 3016: unsigned WUE :1;
[; ;pic16f1508.h: 3017: unsigned :1;
[; ;pic16f1508.h: 3018: unsigned BRG16 :1;
[; ;pic16f1508.h: 3019: unsigned SCKP :1;
[; ;pic16f1508.h: 3020: unsigned :1;
[; ;pic16f1508.h: 3021: unsigned RCIDL :1;
[; ;pic16f1508.h: 3022: unsigned ABDOVF :1;
[; ;pic16f1508.h: 3023: };
[; ;pic16f1508.h: 3024: } BAUDCONbits_t;
[; ;pic16f1508.h: 3025: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1508.h: 3059: extern volatile unsigned char WPUA @ 0x20C;
"3061
[; ;pic16f1508.h: 3061: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1508.h: 3064: typedef union {
[; ;pic16f1508.h: 3065: struct {
[; ;pic16f1508.h: 3066: unsigned WPUA0 :1;
[; ;pic16f1508.h: 3067: unsigned WPUA1 :1;
[; ;pic16f1508.h: 3068: unsigned WPUA2 :1;
[; ;pic16f1508.h: 3069: unsigned WPUA3 :1;
[; ;pic16f1508.h: 3070: unsigned WPUA4 :1;
[; ;pic16f1508.h: 3071: unsigned WPUA5 :1;
[; ;pic16f1508.h: 3072: };
[; ;pic16f1508.h: 3073: struct {
[; ;pic16f1508.h: 3074: unsigned WPUA :6;
[; ;pic16f1508.h: 3075: };
[; ;pic16f1508.h: 3076: } WPUAbits_t;
[; ;pic16f1508.h: 3077: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1508.h: 3116: extern volatile unsigned char WPUB @ 0x20D;
"3118
[; ;pic16f1508.h: 3118: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1508.h: 3121: typedef union {
[; ;pic16f1508.h: 3122: struct {
[; ;pic16f1508.h: 3123: unsigned :4;
[; ;pic16f1508.h: 3124: unsigned WPUB4 :1;
[; ;pic16f1508.h: 3125: unsigned WPUB5 :1;
[; ;pic16f1508.h: 3126: unsigned WPUB6 :1;
[; ;pic16f1508.h: 3127: unsigned WPUB7 :1;
[; ;pic16f1508.h: 3128: };
[; ;pic16f1508.h: 3129: struct {
[; ;pic16f1508.h: 3130: unsigned :4;
[; ;pic16f1508.h: 3131: unsigned WPUB :4;
[; ;pic16f1508.h: 3132: };
[; ;pic16f1508.h: 3133: } WPUBbits_t;
[; ;pic16f1508.h: 3134: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1508.h: 3163: extern volatile unsigned char SSP1BUF @ 0x211;
"3165
[; ;pic16f1508.h: 3165: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1508.h: 3168: extern volatile unsigned char SSPBUF @ 0x211;
"3170
[; ;pic16f1508.h: 3170: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1508.h: 3173: typedef union {
[; ;pic16f1508.h: 3174: struct {
[; ;pic16f1508.h: 3175: unsigned SSPBUF :8;
[; ;pic16f1508.h: 3176: };
[; ;pic16f1508.h: 3177: } SSP1BUFbits_t;
[; ;pic16f1508.h: 3178: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1508.h: 3186: typedef union {
[; ;pic16f1508.h: 3187: struct {
[; ;pic16f1508.h: 3188: unsigned SSPBUF :8;
[; ;pic16f1508.h: 3189: };
[; ;pic16f1508.h: 3190: } SSPBUFbits_t;
[; ;pic16f1508.h: 3191: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1508.h: 3200: extern volatile unsigned char SSP1ADD @ 0x212;
"3202
[; ;pic16f1508.h: 3202: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1508.h: 3205: extern volatile unsigned char SSPADD @ 0x212;
"3207
[; ;pic16f1508.h: 3207: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1508.h: 3210: typedef union {
[; ;pic16f1508.h: 3211: struct {
[; ;pic16f1508.h: 3212: unsigned ADD :8;
[; ;pic16f1508.h: 3213: };
[; ;pic16f1508.h: 3214: } SSP1ADDbits_t;
[; ;pic16f1508.h: 3215: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1508.h: 3223: typedef union {
[; ;pic16f1508.h: 3224: struct {
[; ;pic16f1508.h: 3225: unsigned ADD :8;
[; ;pic16f1508.h: 3226: };
[; ;pic16f1508.h: 3227: } SSPADDbits_t;
[; ;pic16f1508.h: 3228: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1508.h: 3237: extern volatile unsigned char SSP1MSK @ 0x213;
"3239
[; ;pic16f1508.h: 3239: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1508.h: 3242: extern volatile unsigned char SSPMSK @ 0x213;
"3244
[; ;pic16f1508.h: 3244: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1508.h: 3247: typedef union {
[; ;pic16f1508.h: 3248: struct {
[; ;pic16f1508.h: 3249: unsigned MSK :8;
[; ;pic16f1508.h: 3250: };
[; ;pic16f1508.h: 3251: } SSP1MSKbits_t;
[; ;pic16f1508.h: 3252: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1508.h: 3260: typedef union {
[; ;pic16f1508.h: 3261: struct {
[; ;pic16f1508.h: 3262: unsigned MSK :8;
[; ;pic16f1508.h: 3263: };
[; ;pic16f1508.h: 3264: } SSPMSKbits_t;
[; ;pic16f1508.h: 3265: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1508.h: 3274: extern volatile unsigned char SSP1STAT @ 0x214;
"3276
[; ;pic16f1508.h: 3276: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1508.h: 3279: extern volatile unsigned char SSPSTAT @ 0x214;
"3281
[; ;pic16f1508.h: 3281: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1508.h: 3284: typedef union {
[; ;pic16f1508.h: 3285: struct {
[; ;pic16f1508.h: 3286: unsigned BF :1;
[; ;pic16f1508.h: 3287: unsigned UA :1;
[; ;pic16f1508.h: 3288: unsigned R_nW :1;
[; ;pic16f1508.h: 3289: unsigned S :1;
[; ;pic16f1508.h: 3290: unsigned P :1;
[; ;pic16f1508.h: 3291: unsigned D_nA :1;
[; ;pic16f1508.h: 3292: unsigned CKE :1;
[; ;pic16f1508.h: 3293: unsigned SMP :1;
[; ;pic16f1508.h: 3294: };
[; ;pic16f1508.h: 3295: } SSP1STATbits_t;
[; ;pic16f1508.h: 3296: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1508.h: 3339: typedef union {
[; ;pic16f1508.h: 3340: struct {
[; ;pic16f1508.h: 3341: unsigned BF :1;
[; ;pic16f1508.h: 3342: unsigned UA :1;
[; ;pic16f1508.h: 3343: unsigned R_nW :1;
[; ;pic16f1508.h: 3344: unsigned S :1;
[; ;pic16f1508.h: 3345: unsigned P :1;
[; ;pic16f1508.h: 3346: unsigned D_nA :1;
[; ;pic16f1508.h: 3347: unsigned CKE :1;
[; ;pic16f1508.h: 3348: unsigned SMP :1;
[; ;pic16f1508.h: 3349: };
[; ;pic16f1508.h: 3350: } SSPSTATbits_t;
[; ;pic16f1508.h: 3351: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1508.h: 3395: extern volatile unsigned char SSP1CON1 @ 0x215;
"3397
[; ;pic16f1508.h: 3397: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1508.h: 3400: extern volatile unsigned char SSPCON @ 0x215;
"3402
[; ;pic16f1508.h: 3402: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1508.h: 3404: extern volatile unsigned char SSPCON1 @ 0x215;
"3406
[; ;pic16f1508.h: 3406: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1508.h: 3409: typedef union {
[; ;pic16f1508.h: 3410: struct {
[; ;pic16f1508.h: 3411: unsigned SSPM0 :1;
[; ;pic16f1508.h: 3412: unsigned SSPM1 :1;
[; ;pic16f1508.h: 3413: unsigned SSPM2 :1;
[; ;pic16f1508.h: 3414: unsigned SSPM3 :1;
[; ;pic16f1508.h: 3415: unsigned CKP :1;
[; ;pic16f1508.h: 3416: unsigned SSPEN :1;
[; ;pic16f1508.h: 3417: unsigned SSPOV :1;
[; ;pic16f1508.h: 3418: unsigned WCOL :1;
[; ;pic16f1508.h: 3419: };
[; ;pic16f1508.h: 3420: struct {
[; ;pic16f1508.h: 3421: unsigned SSPM :4;
[; ;pic16f1508.h: 3422: };
[; ;pic16f1508.h: 3423: } SSP1CON1bits_t;
[; ;pic16f1508.h: 3424: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1508.h: 3472: typedef union {
[; ;pic16f1508.h: 3473: struct {
[; ;pic16f1508.h: 3474: unsigned SSPM0 :1;
[; ;pic16f1508.h: 3475: unsigned SSPM1 :1;
[; ;pic16f1508.h: 3476: unsigned SSPM2 :1;
[; ;pic16f1508.h: 3477: unsigned SSPM3 :1;
[; ;pic16f1508.h: 3478: unsigned CKP :1;
[; ;pic16f1508.h: 3479: unsigned SSPEN :1;
[; ;pic16f1508.h: 3480: unsigned SSPOV :1;
[; ;pic16f1508.h: 3481: unsigned WCOL :1;
[; ;pic16f1508.h: 3482: };
[; ;pic16f1508.h: 3483: struct {
[; ;pic16f1508.h: 3484: unsigned SSPM :4;
[; ;pic16f1508.h: 3485: };
[; ;pic16f1508.h: 3486: } SSPCONbits_t;
[; ;pic16f1508.h: 3487: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1508.h: 3534: typedef union {
[; ;pic16f1508.h: 3535: struct {
[; ;pic16f1508.h: 3536: unsigned SSPM0 :1;
[; ;pic16f1508.h: 3537: unsigned SSPM1 :1;
[; ;pic16f1508.h: 3538: unsigned SSPM2 :1;
[; ;pic16f1508.h: 3539: unsigned SSPM3 :1;
[; ;pic16f1508.h: 3540: unsigned CKP :1;
[; ;pic16f1508.h: 3541: unsigned SSPEN :1;
[; ;pic16f1508.h: 3542: unsigned SSPOV :1;
[; ;pic16f1508.h: 3543: unsigned WCOL :1;
[; ;pic16f1508.h: 3544: };
[; ;pic16f1508.h: 3545: struct {
[; ;pic16f1508.h: 3546: unsigned SSPM :4;
[; ;pic16f1508.h: 3547: };
[; ;pic16f1508.h: 3548: } SSPCON1bits_t;
[; ;pic16f1508.h: 3549: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1508.h: 3598: extern volatile unsigned char SSP1CON2 @ 0x216;
"3600
[; ;pic16f1508.h: 3600: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1508.h: 3603: extern volatile unsigned char SSPCON2 @ 0x216;
"3605
[; ;pic16f1508.h: 3605: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1508.h: 3608: typedef union {
[; ;pic16f1508.h: 3609: struct {
[; ;pic16f1508.h: 3610: unsigned SEN :1;
[; ;pic16f1508.h: 3611: unsigned RSEN :1;
[; ;pic16f1508.h: 3612: unsigned PEN :1;
[; ;pic16f1508.h: 3613: unsigned RCEN :1;
[; ;pic16f1508.h: 3614: unsigned ACKEN :1;
[; ;pic16f1508.h: 3615: unsigned ACKDT :1;
[; ;pic16f1508.h: 3616: unsigned ACKSTAT :1;
[; ;pic16f1508.h: 3617: unsigned GCEN :1;
[; ;pic16f1508.h: 3618: };
[; ;pic16f1508.h: 3619: } SSP1CON2bits_t;
[; ;pic16f1508.h: 3620: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1508.h: 3663: typedef union {
[; ;pic16f1508.h: 3664: struct {
[; ;pic16f1508.h: 3665: unsigned SEN :1;
[; ;pic16f1508.h: 3666: unsigned RSEN :1;
[; ;pic16f1508.h: 3667: unsigned PEN :1;
[; ;pic16f1508.h: 3668: unsigned RCEN :1;
[; ;pic16f1508.h: 3669: unsigned ACKEN :1;
[; ;pic16f1508.h: 3670: unsigned ACKDT :1;
[; ;pic16f1508.h: 3671: unsigned ACKSTAT :1;
[; ;pic16f1508.h: 3672: unsigned GCEN :1;
[; ;pic16f1508.h: 3673: };
[; ;pic16f1508.h: 3674: } SSPCON2bits_t;
[; ;pic16f1508.h: 3675: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1508.h: 3719: extern volatile unsigned char SSP1CON3 @ 0x217;
"3721
[; ;pic16f1508.h: 3721: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1508.h: 3724: extern volatile unsigned char SSPCON3 @ 0x217;
"3726
[; ;pic16f1508.h: 3726: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1508.h: 3729: typedef union {
[; ;pic16f1508.h: 3730: struct {
[; ;pic16f1508.h: 3731: unsigned DHEN :1;
[; ;pic16f1508.h: 3732: unsigned AHEN :1;
[; ;pic16f1508.h: 3733: unsigned SBCDE :1;
[; ;pic16f1508.h: 3734: unsigned SDAHT :1;
[; ;pic16f1508.h: 3735: unsigned BOEN :1;
[; ;pic16f1508.h: 3736: unsigned SCIE :1;
[; ;pic16f1508.h: 3737: unsigned PCIE :1;
[; ;pic16f1508.h: 3738: unsigned ACKTIM :1;
[; ;pic16f1508.h: 3739: };
[; ;pic16f1508.h: 3740: } SSP1CON3bits_t;
[; ;pic16f1508.h: 3741: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1508.h: 3784: typedef union {
[; ;pic16f1508.h: 3785: struct {
[; ;pic16f1508.h: 3786: unsigned DHEN :1;
[; ;pic16f1508.h: 3787: unsigned AHEN :1;
[; ;pic16f1508.h: 3788: unsigned SBCDE :1;
[; ;pic16f1508.h: 3789: unsigned SDAHT :1;
[; ;pic16f1508.h: 3790: unsigned BOEN :1;
[; ;pic16f1508.h: 3791: unsigned SCIE :1;
[; ;pic16f1508.h: 3792: unsigned PCIE :1;
[; ;pic16f1508.h: 3793: unsigned ACKTIM :1;
[; ;pic16f1508.h: 3794: };
[; ;pic16f1508.h: 3795: } SSPCON3bits_t;
[; ;pic16f1508.h: 3796: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1508.h: 3840: extern volatile unsigned char IOCAP @ 0x391;
"3842
[; ;pic16f1508.h: 3842: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1508.h: 3845: typedef union {
[; ;pic16f1508.h: 3846: struct {
[; ;pic16f1508.h: 3847: unsigned IOCAP0 :1;
[; ;pic16f1508.h: 3848: unsigned IOCAP1 :1;
[; ;pic16f1508.h: 3849: unsigned IOCAP2 :1;
[; ;pic16f1508.h: 3850: unsigned IOCAP3 :1;
[; ;pic16f1508.h: 3851: unsigned IOCAP4 :1;
[; ;pic16f1508.h: 3852: unsigned IOCAP5 :1;
[; ;pic16f1508.h: 3853: };
[; ;pic16f1508.h: 3854: struct {
[; ;pic16f1508.h: 3855: unsigned IOCAP :6;
[; ;pic16f1508.h: 3856: };
[; ;pic16f1508.h: 3857: } IOCAPbits_t;
[; ;pic16f1508.h: 3858: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1508.h: 3897: extern volatile unsigned char IOCAN @ 0x392;
"3899
[; ;pic16f1508.h: 3899: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1508.h: 3902: typedef union {
[; ;pic16f1508.h: 3903: struct {
[; ;pic16f1508.h: 3904: unsigned IOCAN0 :1;
[; ;pic16f1508.h: 3905: unsigned IOCAN1 :1;
[; ;pic16f1508.h: 3906: unsigned IOCAN2 :1;
[; ;pic16f1508.h: 3907: unsigned IOCAN3 :1;
[; ;pic16f1508.h: 3908: unsigned IOCAN4 :1;
[; ;pic16f1508.h: 3909: unsigned IOCAN5 :1;
[; ;pic16f1508.h: 3910: };
[; ;pic16f1508.h: 3911: struct {
[; ;pic16f1508.h: 3912: unsigned IOCAN :6;
[; ;pic16f1508.h: 3913: };
[; ;pic16f1508.h: 3914: } IOCANbits_t;
[; ;pic16f1508.h: 3915: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1508.h: 3954: extern volatile unsigned char IOCAF @ 0x393;
"3956
[; ;pic16f1508.h: 3956: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1508.h: 3959: typedef union {
[; ;pic16f1508.h: 3960: struct {
[; ;pic16f1508.h: 3961: unsigned IOCAF0 :1;
[; ;pic16f1508.h: 3962: unsigned IOCAF1 :1;
[; ;pic16f1508.h: 3963: unsigned IOCAF2 :1;
[; ;pic16f1508.h: 3964: unsigned IOCAF3 :1;
[; ;pic16f1508.h: 3965: unsigned IOCAF4 :1;
[; ;pic16f1508.h: 3966: unsigned IOCAF5 :1;
[; ;pic16f1508.h: 3967: };
[; ;pic16f1508.h: 3968: struct {
[; ;pic16f1508.h: 3969: unsigned IOCAF :6;
[; ;pic16f1508.h: 3970: };
[; ;pic16f1508.h: 3971: } IOCAFbits_t;
[; ;pic16f1508.h: 3972: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1508.h: 4011: extern volatile unsigned char IOCBP @ 0x394;
"4013
[; ;pic16f1508.h: 4013: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1508.h: 4016: typedef union {
[; ;pic16f1508.h: 4017: struct {
[; ;pic16f1508.h: 4018: unsigned :4;
[; ;pic16f1508.h: 4019: unsigned IOCBP4 :1;
[; ;pic16f1508.h: 4020: unsigned IOCBP5 :1;
[; ;pic16f1508.h: 4021: unsigned IOCBP6 :1;
[; ;pic16f1508.h: 4022: unsigned IOCBP7 :1;
[; ;pic16f1508.h: 4023: };
[; ;pic16f1508.h: 4024: struct {
[; ;pic16f1508.h: 4025: unsigned :4;
[; ;pic16f1508.h: 4026: unsigned IOCBP :4;
[; ;pic16f1508.h: 4027: };
[; ;pic16f1508.h: 4028: } IOCBPbits_t;
[; ;pic16f1508.h: 4029: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1508.h: 4058: extern volatile unsigned char IOCBN @ 0x395;
"4060
[; ;pic16f1508.h: 4060: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1508.h: 4063: typedef union {
[; ;pic16f1508.h: 4064: struct {
[; ;pic16f1508.h: 4065: unsigned :4;
[; ;pic16f1508.h: 4066: unsigned IOCBN4 :1;
[; ;pic16f1508.h: 4067: unsigned IOCBN5 :1;
[; ;pic16f1508.h: 4068: unsigned IOCBN6 :1;
[; ;pic16f1508.h: 4069: unsigned IOCBN7 :1;
[; ;pic16f1508.h: 4070: };
[; ;pic16f1508.h: 4071: struct {
[; ;pic16f1508.h: 4072: unsigned :4;
[; ;pic16f1508.h: 4073: unsigned IOCBN :4;
[; ;pic16f1508.h: 4074: };
[; ;pic16f1508.h: 4075: } IOCBNbits_t;
[; ;pic16f1508.h: 4076: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1508.h: 4105: extern volatile unsigned char IOCBF @ 0x396;
"4107
[; ;pic16f1508.h: 4107: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1508.h: 4110: typedef union {
[; ;pic16f1508.h: 4111: struct {
[; ;pic16f1508.h: 4112: unsigned :4;
[; ;pic16f1508.h: 4113: unsigned IOCBF4 :1;
[; ;pic16f1508.h: 4114: unsigned IOCBF5 :1;
[; ;pic16f1508.h: 4115: unsigned IOCBF6 :1;
[; ;pic16f1508.h: 4116: unsigned IOCBF7 :1;
[; ;pic16f1508.h: 4117: };
[; ;pic16f1508.h: 4118: struct {
[; ;pic16f1508.h: 4119: unsigned :4;
[; ;pic16f1508.h: 4120: unsigned IOCBF :4;
[; ;pic16f1508.h: 4121: };
[; ;pic16f1508.h: 4122: } IOCBFbits_t;
[; ;pic16f1508.h: 4123: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1508.h: 4153: extern volatile unsigned short long NCO1ACC @ 0x498;
"4156
[; ;pic16f1508.h: 4156: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1508.h: 4160: extern volatile unsigned char NCO1ACCL @ 0x498;
"4162
[; ;pic16f1508.h: 4162: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1508.h: 4165: typedef union {
[; ;pic16f1508.h: 4166: struct {
[; ;pic16f1508.h: 4167: unsigned NCO1ACC0 :1;
[; ;pic16f1508.h: 4168: unsigned NCO1ACC1 :1;
[; ;pic16f1508.h: 4169: unsigned NCO1ACC2 :1;
[; ;pic16f1508.h: 4170: unsigned NCO1ACC3 :1;
[; ;pic16f1508.h: 4171: unsigned NCO1ACC4 :1;
[; ;pic16f1508.h: 4172: unsigned NCO1ACC5 :1;
[; ;pic16f1508.h: 4173: unsigned NCO1ACC6 :1;
[; ;pic16f1508.h: 4174: unsigned NCO1ACC7 :1;
[; ;pic16f1508.h: 4175: };
[; ;pic16f1508.h: 4176: } NCO1ACCLbits_t;
[; ;pic16f1508.h: 4177: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1508.h: 4221: extern volatile unsigned char NCO1ACCH @ 0x499;
"4223
[; ;pic16f1508.h: 4223: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1508.h: 4226: typedef union {
[; ;pic16f1508.h: 4227: struct {
[; ;pic16f1508.h: 4228: unsigned NCO1ACC8 :1;
[; ;pic16f1508.h: 4229: unsigned NCO1ACC9 :1;
[; ;pic16f1508.h: 4230: unsigned NCO1ACC10 :1;
[; ;pic16f1508.h: 4231: unsigned NCO1ACC11 :1;
[; ;pic16f1508.h: 4232: unsigned NCO1ACC12 :1;
[; ;pic16f1508.h: 4233: unsigned NCO1ACC13 :1;
[; ;pic16f1508.h: 4234: unsigned NCO1ACC14 :1;
[; ;pic16f1508.h: 4235: unsigned NCO1ACC15 :1;
[; ;pic16f1508.h: 4236: };
[; ;pic16f1508.h: 4237: } NCO1ACCHbits_t;
[; ;pic16f1508.h: 4238: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1508.h: 4282: extern volatile unsigned char NCO1ACCU @ 0x49A;
"4284
[; ;pic16f1508.h: 4284: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1508.h: 4287: typedef union {
[; ;pic16f1508.h: 4288: struct {
[; ;pic16f1508.h: 4289: unsigned NCO1ACC16 :1;
[; ;pic16f1508.h: 4290: unsigned NCO1ACC17 :1;
[; ;pic16f1508.h: 4291: unsigned NCO1ACC18 :1;
[; ;pic16f1508.h: 4292: unsigned NCO1ACC19 :1;
[; ;pic16f1508.h: 4293: };
[; ;pic16f1508.h: 4294: } NCO1ACCUbits_t;
[; ;pic16f1508.h: 4295: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1508.h: 4320: extern volatile unsigned short long NCO1INC @ 0x49B;
"4323
[; ;pic16f1508.h: 4323: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1508.h: 4327: extern volatile unsigned char NCO1INCL @ 0x49B;
"4329
[; ;pic16f1508.h: 4329: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1508.h: 4332: typedef union {
[; ;pic16f1508.h: 4333: struct {
[; ;pic16f1508.h: 4334: unsigned NCO1INC0 :1;
[; ;pic16f1508.h: 4335: unsigned NCO1INC1 :1;
[; ;pic16f1508.h: 4336: unsigned NCO1INC2 :1;
[; ;pic16f1508.h: 4337: unsigned NCO1INC3 :1;
[; ;pic16f1508.h: 4338: unsigned NCO1INC4 :1;
[; ;pic16f1508.h: 4339: unsigned NCO1INC5 :1;
[; ;pic16f1508.h: 4340: unsigned NCO1INC6 :1;
[; ;pic16f1508.h: 4341: unsigned NCO1INC7 :1;
[; ;pic16f1508.h: 4342: };
[; ;pic16f1508.h: 4343: } NCO1INCLbits_t;
[; ;pic16f1508.h: 4344: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1508.h: 4388: extern volatile unsigned char NCO1INCH @ 0x49C;
"4390
[; ;pic16f1508.h: 4390: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1508.h: 4393: typedef union {
[; ;pic16f1508.h: 4394: struct {
[; ;pic16f1508.h: 4395: unsigned NCO1INC8 :1;
[; ;pic16f1508.h: 4396: unsigned NCO1INC9 :1;
[; ;pic16f1508.h: 4397: unsigned NCO1INC10 :1;
[; ;pic16f1508.h: 4398: unsigned NCO1INC11 :1;
[; ;pic16f1508.h: 4399: unsigned NCO1INC12 :1;
[; ;pic16f1508.h: 4400: unsigned NCO1INC13 :1;
[; ;pic16f1508.h: 4401: unsigned NCO1INC14 :1;
[; ;pic16f1508.h: 4402: unsigned NCO1INC15 :1;
[; ;pic16f1508.h: 4403: };
[; ;pic16f1508.h: 4404: } NCO1INCHbits_t;
[; ;pic16f1508.h: 4405: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1508.h: 4449: extern volatile unsigned char NCO1INCU @ 0x49D;
"4451
[; ;pic16f1508.h: 4451: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16f1508.h: 4455: extern volatile unsigned char NCO1CON @ 0x49E;
"4457
[; ;pic16f1508.h: 4457: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1508.h: 4460: typedef union {
[; ;pic16f1508.h: 4461: struct {
[; ;pic16f1508.h: 4462: unsigned N1PFM :1;
[; ;pic16f1508.h: 4463: unsigned :3;
[; ;pic16f1508.h: 4464: unsigned N1POL :1;
[; ;pic16f1508.h: 4465: unsigned N1OUT :1;
[; ;pic16f1508.h: 4466: unsigned N1OE :1;
[; ;pic16f1508.h: 4467: unsigned N1EN :1;
[; ;pic16f1508.h: 4468: };
[; ;pic16f1508.h: 4469: } NCO1CONbits_t;
[; ;pic16f1508.h: 4470: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1508.h: 4499: extern volatile unsigned char NCO1CLK @ 0x49F;
"4501
[; ;pic16f1508.h: 4501: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1508.h: 4504: typedef union {
[; ;pic16f1508.h: 4505: struct {
[; ;pic16f1508.h: 4506: unsigned N1CKS :4;
[; ;pic16f1508.h: 4507: unsigned :1;
[; ;pic16f1508.h: 4508: unsigned N1PWS :3;
[; ;pic16f1508.h: 4509: };
[; ;pic16f1508.h: 4510: struct {
[; ;pic16f1508.h: 4511: unsigned N1CKS0 :1;
[; ;pic16f1508.h: 4512: unsigned N1CKS1 :1;
[; ;pic16f1508.h: 4513: unsigned :3;
[; ;pic16f1508.h: 4514: unsigned N1PWS0 :1;
[; ;pic16f1508.h: 4515: unsigned N1PWS1 :1;
[; ;pic16f1508.h: 4516: unsigned N1PWS2 :1;
[; ;pic16f1508.h: 4517: };
[; ;pic16f1508.h: 4518: } NCO1CLKbits_t;
[; ;pic16f1508.h: 4519: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1508.h: 4558: extern volatile unsigned char PWM1DCL @ 0x611;
"4560
[; ;pic16f1508.h: 4560: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1508.h: 4563: typedef union {
[; ;pic16f1508.h: 4564: struct {
[; ;pic16f1508.h: 4565: unsigned :6;
[; ;pic16f1508.h: 4566: unsigned PWM1DCL :2;
[; ;pic16f1508.h: 4567: };
[; ;pic16f1508.h: 4568: struct {
[; ;pic16f1508.h: 4569: unsigned :6;
[; ;pic16f1508.h: 4570: unsigned PWM1DCL0 :1;
[; ;pic16f1508.h: 4571: unsigned PWM1DCL1 :1;
[; ;pic16f1508.h: 4572: };
[; ;pic16f1508.h: 4573: } PWM1DCLbits_t;
[; ;pic16f1508.h: 4574: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1508.h: 4593: extern volatile unsigned char PWM1DCH @ 0x612;
"4595
[; ;pic16f1508.h: 4595: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1508.h: 4598: typedef union {
[; ;pic16f1508.h: 4599: struct {
[; ;pic16f1508.h: 4600: unsigned PWM1DCH :8;
[; ;pic16f1508.h: 4601: };
[; ;pic16f1508.h: 4602: struct {
[; ;pic16f1508.h: 4603: unsigned PWM1DCH0 :1;
[; ;pic16f1508.h: 4604: unsigned PWM1DCH1 :1;
[; ;pic16f1508.h: 4605: unsigned PWM1DCH2 :1;
[; ;pic16f1508.h: 4606: unsigned PWM1DCH3 :1;
[; ;pic16f1508.h: 4607: unsigned PWM1DCH4 :1;
[; ;pic16f1508.h: 4608: unsigned PWM1DCH5 :1;
[; ;pic16f1508.h: 4609: unsigned PWM1DCH6 :1;
[; ;pic16f1508.h: 4610: unsigned PWM1DCH7 :1;
[; ;pic16f1508.h: 4611: };
[; ;pic16f1508.h: 4612: } PWM1DCHbits_t;
[; ;pic16f1508.h: 4613: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1508.h: 4662: extern volatile unsigned char PWM1CON @ 0x613;
"4664
[; ;pic16f1508.h: 4664: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1508.h: 4667: extern volatile unsigned char PWM1CON0 @ 0x613;
"4669
[; ;pic16f1508.h: 4669: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1508.h: 4672: typedef union {
[; ;pic16f1508.h: 4673: struct {
[; ;pic16f1508.h: 4674: unsigned :4;
[; ;pic16f1508.h: 4675: unsigned PWM1POL :1;
[; ;pic16f1508.h: 4676: unsigned PWM1OUT :1;
[; ;pic16f1508.h: 4677: unsigned PWM1OE :1;
[; ;pic16f1508.h: 4678: unsigned PWM1EN :1;
[; ;pic16f1508.h: 4679: };
[; ;pic16f1508.h: 4680: } PWM1CONbits_t;
[; ;pic16f1508.h: 4681: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1508.h: 4704: typedef union {
[; ;pic16f1508.h: 4705: struct {
[; ;pic16f1508.h: 4706: unsigned :4;
[; ;pic16f1508.h: 4707: unsigned PWM1POL :1;
[; ;pic16f1508.h: 4708: unsigned PWM1OUT :1;
[; ;pic16f1508.h: 4709: unsigned PWM1OE :1;
[; ;pic16f1508.h: 4710: unsigned PWM1EN :1;
[; ;pic16f1508.h: 4711: };
[; ;pic16f1508.h: 4712: } PWM1CON0bits_t;
[; ;pic16f1508.h: 4713: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1508.h: 4737: extern volatile unsigned char PWM2DCL @ 0x614;
"4739
[; ;pic16f1508.h: 4739: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1508.h: 4742: typedef union {
[; ;pic16f1508.h: 4743: struct {
[; ;pic16f1508.h: 4744: unsigned :6;
[; ;pic16f1508.h: 4745: unsigned PWM2DCL :2;
[; ;pic16f1508.h: 4746: };
[; ;pic16f1508.h: 4747: struct {
[; ;pic16f1508.h: 4748: unsigned :6;
[; ;pic16f1508.h: 4749: unsigned PWM2DCL0 :1;
[; ;pic16f1508.h: 4750: unsigned PWM2DCL1 :1;
[; ;pic16f1508.h: 4751: };
[; ;pic16f1508.h: 4752: } PWM2DCLbits_t;
[; ;pic16f1508.h: 4753: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1508.h: 4772: extern volatile unsigned char PWM2DCH @ 0x615;
"4774
[; ;pic16f1508.h: 4774: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1508.h: 4777: typedef union {
[; ;pic16f1508.h: 4778: struct {
[; ;pic16f1508.h: 4779: unsigned PWM2DCH :8;
[; ;pic16f1508.h: 4780: };
[; ;pic16f1508.h: 4781: struct {
[; ;pic16f1508.h: 4782: unsigned PWM2DCH0 :1;
[; ;pic16f1508.h: 4783: unsigned PWM2DCH1 :1;
[; ;pic16f1508.h: 4784: unsigned PWM2DCH2 :1;
[; ;pic16f1508.h: 4785: unsigned PWM2DCH3 :1;
[; ;pic16f1508.h: 4786: unsigned PWM2DCH4 :1;
[; ;pic16f1508.h: 4787: unsigned PWM2DCH5 :1;
[; ;pic16f1508.h: 4788: unsigned PWM2DCH6 :1;
[; ;pic16f1508.h: 4789: unsigned PWM2DCH7 :1;
[; ;pic16f1508.h: 4790: };
[; ;pic16f1508.h: 4791: } PWM2DCHbits_t;
[; ;pic16f1508.h: 4792: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1508.h: 4841: extern volatile unsigned char PWM2CON @ 0x616;
"4843
[; ;pic16f1508.h: 4843: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1508.h: 4846: extern volatile unsigned char PWM2CON0 @ 0x616;
"4848
[; ;pic16f1508.h: 4848: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1508.h: 4851: typedef union {
[; ;pic16f1508.h: 4852: struct {
[; ;pic16f1508.h: 4853: unsigned :4;
[; ;pic16f1508.h: 4854: unsigned PWM2POL :1;
[; ;pic16f1508.h: 4855: unsigned PWM2OUT :1;
[; ;pic16f1508.h: 4856: unsigned PWM2OE :1;
[; ;pic16f1508.h: 4857: unsigned PWM2EN :1;
[; ;pic16f1508.h: 4858: };
[; ;pic16f1508.h: 4859: } PWM2CONbits_t;
[; ;pic16f1508.h: 4860: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1508.h: 4883: typedef union {
[; ;pic16f1508.h: 4884: struct {
[; ;pic16f1508.h: 4885: unsigned :4;
[; ;pic16f1508.h: 4886: unsigned PWM2POL :1;
[; ;pic16f1508.h: 4887: unsigned PWM2OUT :1;
[; ;pic16f1508.h: 4888: unsigned PWM2OE :1;
[; ;pic16f1508.h: 4889: unsigned PWM2EN :1;
[; ;pic16f1508.h: 4890: };
[; ;pic16f1508.h: 4891: } PWM2CON0bits_t;
[; ;pic16f1508.h: 4892: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1508.h: 4916: extern volatile unsigned char PWM3DCL @ 0x617;
"4918
[; ;pic16f1508.h: 4918: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1508.h: 4921: typedef union {
[; ;pic16f1508.h: 4922: struct {
[; ;pic16f1508.h: 4923: unsigned :6;
[; ;pic16f1508.h: 4924: unsigned PWM3DCL :2;
[; ;pic16f1508.h: 4925: };
[; ;pic16f1508.h: 4926: struct {
[; ;pic16f1508.h: 4927: unsigned :6;
[; ;pic16f1508.h: 4928: unsigned PWM3DCL0 :1;
[; ;pic16f1508.h: 4929: unsigned PWM3DCL1 :1;
[; ;pic16f1508.h: 4930: };
[; ;pic16f1508.h: 4931: } PWM3DCLbits_t;
[; ;pic16f1508.h: 4932: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1508.h: 4951: extern volatile unsigned char PWM3DCH @ 0x618;
"4953
[; ;pic16f1508.h: 4953: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1508.h: 4956: typedef union {
[; ;pic16f1508.h: 4957: struct {
[; ;pic16f1508.h: 4958: unsigned PWM3DCH :8;
[; ;pic16f1508.h: 4959: };
[; ;pic16f1508.h: 4960: struct {
[; ;pic16f1508.h: 4961: unsigned PWM3DCH0 :1;
[; ;pic16f1508.h: 4962: unsigned PWM3DCH1 :1;
[; ;pic16f1508.h: 4963: unsigned PWM3DCH2 :1;
[; ;pic16f1508.h: 4964: unsigned PWM3DCH3 :1;
[; ;pic16f1508.h: 4965: unsigned PWM3DCH4 :1;
[; ;pic16f1508.h: 4966: unsigned PWM3DCH5 :1;
[; ;pic16f1508.h: 4967: unsigned PWM3DCH6 :1;
[; ;pic16f1508.h: 4968: unsigned PWM3DCH7 :1;
[; ;pic16f1508.h: 4969: };
[; ;pic16f1508.h: 4970: } PWM3DCHbits_t;
[; ;pic16f1508.h: 4971: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1508.h: 5020: extern volatile unsigned char PWM3CON @ 0x619;
"5022
[; ;pic16f1508.h: 5022: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1508.h: 5025: extern volatile unsigned char PWM3CON0 @ 0x619;
"5027
[; ;pic16f1508.h: 5027: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1508.h: 5030: typedef union {
[; ;pic16f1508.h: 5031: struct {
[; ;pic16f1508.h: 5032: unsigned :4;
[; ;pic16f1508.h: 5033: unsigned PWM3POL :1;
[; ;pic16f1508.h: 5034: unsigned PWM3OUT :1;
[; ;pic16f1508.h: 5035: unsigned PWM3OE :1;
[; ;pic16f1508.h: 5036: unsigned PWM3EN :1;
[; ;pic16f1508.h: 5037: };
[; ;pic16f1508.h: 5038: } PWM3CONbits_t;
[; ;pic16f1508.h: 5039: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1508.h: 5062: typedef union {
[; ;pic16f1508.h: 5063: struct {
[; ;pic16f1508.h: 5064: unsigned :4;
[; ;pic16f1508.h: 5065: unsigned PWM3POL :1;
[; ;pic16f1508.h: 5066: unsigned PWM3OUT :1;
[; ;pic16f1508.h: 5067: unsigned PWM3OE :1;
[; ;pic16f1508.h: 5068: unsigned PWM3EN :1;
[; ;pic16f1508.h: 5069: };
[; ;pic16f1508.h: 5070: } PWM3CON0bits_t;
[; ;pic16f1508.h: 5071: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1508.h: 5095: extern volatile unsigned char PWM4DCL @ 0x61A;
"5097
[; ;pic16f1508.h: 5097: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1508.h: 5100: typedef union {
[; ;pic16f1508.h: 5101: struct {
[; ;pic16f1508.h: 5102: unsigned :6;
[; ;pic16f1508.h: 5103: unsigned PWM4DCL :2;
[; ;pic16f1508.h: 5104: };
[; ;pic16f1508.h: 5105: struct {
[; ;pic16f1508.h: 5106: unsigned :6;
[; ;pic16f1508.h: 5107: unsigned PWM4DCL0 :1;
[; ;pic16f1508.h: 5108: unsigned PWM4DCL1 :1;
[; ;pic16f1508.h: 5109: };
[; ;pic16f1508.h: 5110: } PWM4DCLbits_t;
[; ;pic16f1508.h: 5111: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1508.h: 5130: extern volatile unsigned char PWM4DCH @ 0x61B;
"5132
[; ;pic16f1508.h: 5132: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1508.h: 5135: typedef union {
[; ;pic16f1508.h: 5136: struct {
[; ;pic16f1508.h: 5137: unsigned PWM4DCH :8;
[; ;pic16f1508.h: 5138: };
[; ;pic16f1508.h: 5139: struct {
[; ;pic16f1508.h: 5140: unsigned PWM4DCH0 :1;
[; ;pic16f1508.h: 5141: unsigned PWM4DCH1 :1;
[; ;pic16f1508.h: 5142: unsigned PWM4DCH2 :1;
[; ;pic16f1508.h: 5143: unsigned PWM4DCH3 :1;
[; ;pic16f1508.h: 5144: unsigned PWM4DCH4 :1;
[; ;pic16f1508.h: 5145: unsigned PWM4DCH5 :1;
[; ;pic16f1508.h: 5146: unsigned PWM4DCH6 :1;
[; ;pic16f1508.h: 5147: unsigned PWM4DCH7 :1;
[; ;pic16f1508.h: 5148: };
[; ;pic16f1508.h: 5149: } PWM4DCHbits_t;
[; ;pic16f1508.h: 5150: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1508.h: 5199: extern volatile unsigned char PWM4CON @ 0x61C;
"5201
[; ;pic16f1508.h: 5201: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1508.h: 5204: extern volatile unsigned char PWM4CON0 @ 0x61C;
"5206
[; ;pic16f1508.h: 5206: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1508.h: 5209: typedef union {
[; ;pic16f1508.h: 5210: struct {
[; ;pic16f1508.h: 5211: unsigned :4;
[; ;pic16f1508.h: 5212: unsigned PWM4POL :1;
[; ;pic16f1508.h: 5213: unsigned PWM4OUT :1;
[; ;pic16f1508.h: 5214: unsigned PWM4OE :1;
[; ;pic16f1508.h: 5215: unsigned PWM4EN :1;
[; ;pic16f1508.h: 5216: };
[; ;pic16f1508.h: 5217: } PWM4CONbits_t;
[; ;pic16f1508.h: 5218: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1508.h: 5241: typedef union {
[; ;pic16f1508.h: 5242: struct {
[; ;pic16f1508.h: 5243: unsigned :4;
[; ;pic16f1508.h: 5244: unsigned PWM4POL :1;
[; ;pic16f1508.h: 5245: unsigned PWM4OUT :1;
[; ;pic16f1508.h: 5246: unsigned PWM4OE :1;
[; ;pic16f1508.h: 5247: unsigned PWM4EN :1;
[; ;pic16f1508.h: 5248: };
[; ;pic16f1508.h: 5249: } PWM4CON0bits_t;
[; ;pic16f1508.h: 5250: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1508.h: 5274: extern volatile unsigned char CWG1DBR @ 0x691;
"5276
[; ;pic16f1508.h: 5276: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1508.h: 5279: typedef union {
[; ;pic16f1508.h: 5280: struct {
[; ;pic16f1508.h: 5281: unsigned CWG1DBR :6;
[; ;pic16f1508.h: 5282: };
[; ;pic16f1508.h: 5283: struct {
[; ;pic16f1508.h: 5284: unsigned CWG1DBR0 :1;
[; ;pic16f1508.h: 5285: unsigned CWG1DBR1 :1;
[; ;pic16f1508.h: 5286: unsigned CWG1DBR2 :1;
[; ;pic16f1508.h: 5287: unsigned CWG1DBR3 :1;
[; ;pic16f1508.h: 5288: unsigned CWG1DBR4 :1;
[; ;pic16f1508.h: 5289: unsigned CWG1DBR5 :1;
[; ;pic16f1508.h: 5290: };
[; ;pic16f1508.h: 5291: } CWG1DBRbits_t;
[; ;pic16f1508.h: 5292: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1508.h: 5331: extern volatile unsigned char CWG1DBF @ 0x692;
"5333
[; ;pic16f1508.h: 5333: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1508.h: 5336: typedef union {
[; ;pic16f1508.h: 5337: struct {
[; ;pic16f1508.h: 5338: unsigned CWG1DBF :6;
[; ;pic16f1508.h: 5339: };
[; ;pic16f1508.h: 5340: struct {
[; ;pic16f1508.h: 5341: unsigned CWG1DBF0 :1;
[; ;pic16f1508.h: 5342: unsigned CWG1DBF1 :1;
[; ;pic16f1508.h: 5343: unsigned CWG1DBF2 :1;
[; ;pic16f1508.h: 5344: unsigned CWG1DBF3 :1;
[; ;pic16f1508.h: 5345: unsigned CWG1DBF4 :1;
[; ;pic16f1508.h: 5346: unsigned CWG1DBF5 :1;
[; ;pic16f1508.h: 5347: };
[; ;pic16f1508.h: 5348: } CWG1DBFbits_t;
[; ;pic16f1508.h: 5349: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1508.h: 5388: extern volatile unsigned char CWG1CON0 @ 0x693;
"5390
[; ;pic16f1508.h: 5390: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1508.h: 5393: typedef union {
[; ;pic16f1508.h: 5394: struct {
[; ;pic16f1508.h: 5395: unsigned G1CS0 :1;
[; ;pic16f1508.h: 5396: unsigned :2;
[; ;pic16f1508.h: 5397: unsigned G1POLA :1;
[; ;pic16f1508.h: 5398: unsigned G1POLB :1;
[; ;pic16f1508.h: 5399: unsigned G1OEA :1;
[; ;pic16f1508.h: 5400: unsigned G1OEB :1;
[; ;pic16f1508.h: 5401: unsigned G1EN :1;
[; ;pic16f1508.h: 5402: };
[; ;pic16f1508.h: 5403: struct {
[; ;pic16f1508.h: 5404: unsigned G1CS :2;
[; ;pic16f1508.h: 5405: };
[; ;pic16f1508.h: 5406: } CWG1CON0bits_t;
[; ;pic16f1508.h: 5407: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1508.h: 5446: extern volatile unsigned char CWG1CON1 @ 0x694;
"5448
[; ;pic16f1508.h: 5448: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1508.h: 5451: typedef union {
[; ;pic16f1508.h: 5452: struct {
[; ;pic16f1508.h: 5453: unsigned G1IS0 :1;
[; ;pic16f1508.h: 5454: unsigned G1IS1 :1;
[; ;pic16f1508.h: 5455: unsigned G1IS2 :1;
[; ;pic16f1508.h: 5456: unsigned :1;
[; ;pic16f1508.h: 5457: unsigned G1ASDLA :2;
[; ;pic16f1508.h: 5458: unsigned G1ASDLB :2;
[; ;pic16f1508.h: 5459: };
[; ;pic16f1508.h: 5460: struct {
[; ;pic16f1508.h: 5461: unsigned G1IS :4;
[; ;pic16f1508.h: 5462: unsigned G1ASDLA0 :1;
[; ;pic16f1508.h: 5463: unsigned G1ASDLA1 :1;
[; ;pic16f1508.h: 5464: unsigned G1ASDLB0 :1;
[; ;pic16f1508.h: 5465: unsigned G1ASDLB1 :1;
[; ;pic16f1508.h: 5466: };
[; ;pic16f1508.h: 5467: } CWG1CON1bits_t;
[; ;pic16f1508.h: 5468: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1508.h: 5522: extern volatile unsigned char CWG1CON2 @ 0x695;
"5524
[; ;pic16f1508.h: 5524: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1508.h: 5527: typedef union {
[; ;pic16f1508.h: 5528: struct {
[; ;pic16f1508.h: 5529: unsigned G1ASDSCLC2 :1;
[; ;pic16f1508.h: 5530: unsigned G1ASDSFLT :1;
[; ;pic16f1508.h: 5531: unsigned G1ASDSC1 :1;
[; ;pic16f1508.h: 5532: unsigned G1ASDSC2 :1;
[; ;pic16f1508.h: 5533: unsigned :2;
[; ;pic16f1508.h: 5534: unsigned G1ARSEN :1;
[; ;pic16f1508.h: 5535: unsigned G1ASE :1;
[; ;pic16f1508.h: 5536: };
[; ;pic16f1508.h: 5537: } CWG1CON2bits_t;
[; ;pic16f1508.h: 5538: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1508.h: 5572: extern volatile unsigned char CLCDATA @ 0xF0F;
"5574
[; ;pic16f1508.h: 5574: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1508.h: 5577: typedef union {
[; ;pic16f1508.h: 5578: struct {
[; ;pic16f1508.h: 5579: unsigned MCLC1OUT :1;
[; ;pic16f1508.h: 5580: unsigned MCLC2OUT :1;
[; ;pic16f1508.h: 5581: unsigned MCLC3OUT :1;
[; ;pic16f1508.h: 5582: unsigned MCLC4OUT :1;
[; ;pic16f1508.h: 5583: };
[; ;pic16f1508.h: 5584: } CLCDATAbits_t;
[; ;pic16f1508.h: 5585: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1508.h: 5609: extern volatile unsigned char CLC1CON @ 0xF10;
"5611
[; ;pic16f1508.h: 5611: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1508.h: 5614: typedef union {
[; ;pic16f1508.h: 5615: struct {
[; ;pic16f1508.h: 5616: unsigned LC1MODE0 :1;
[; ;pic16f1508.h: 5617: unsigned LC1MODE1 :1;
[; ;pic16f1508.h: 5618: unsigned LC1MODE2 :1;
[; ;pic16f1508.h: 5619: unsigned LC1INTN :1;
[; ;pic16f1508.h: 5620: unsigned LC1INTP :1;
[; ;pic16f1508.h: 5621: unsigned LC1OUT :1;
[; ;pic16f1508.h: 5622: unsigned LC1OE :1;
[; ;pic16f1508.h: 5623: unsigned LC1EN :1;
[; ;pic16f1508.h: 5624: };
[; ;pic16f1508.h: 5625: struct {
[; ;pic16f1508.h: 5626: unsigned LCMODE0 :1;
[; ;pic16f1508.h: 5627: unsigned LCMODE1 :1;
[; ;pic16f1508.h: 5628: unsigned LCMODE2 :1;
[; ;pic16f1508.h: 5629: unsigned LCINTN :1;
[; ;pic16f1508.h: 5630: unsigned LCINTP :1;
[; ;pic16f1508.h: 5631: unsigned LCOUT :1;
[; ;pic16f1508.h: 5632: unsigned LCOE :1;
[; ;pic16f1508.h: 5633: unsigned LCEN :1;
[; ;pic16f1508.h: 5634: };
[; ;pic16f1508.h: 5635: struct {
[; ;pic16f1508.h: 5636: unsigned LC1MODE :3;
[; ;pic16f1508.h: 5637: };
[; ;pic16f1508.h: 5638: } CLC1CONbits_t;
[; ;pic16f1508.h: 5639: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1508.h: 5728: extern volatile unsigned char CLC1POL @ 0xF11;
"5730
[; ;pic16f1508.h: 5730: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1508.h: 5733: typedef union {
[; ;pic16f1508.h: 5734: struct {
[; ;pic16f1508.h: 5735: unsigned LC1G1POL :1;
[; ;pic16f1508.h: 5736: unsigned LC1G2POL :1;
[; ;pic16f1508.h: 5737: unsigned LC1G3POL :1;
[; ;pic16f1508.h: 5738: unsigned LC1G4POL :1;
[; ;pic16f1508.h: 5739: unsigned :3;
[; ;pic16f1508.h: 5740: unsigned LC1POL :1;
[; ;pic16f1508.h: 5741: };
[; ;pic16f1508.h: 5742: struct {
[; ;pic16f1508.h: 5743: unsigned G1POL :1;
[; ;pic16f1508.h: 5744: unsigned G2POL :1;
[; ;pic16f1508.h: 5745: unsigned G3POL :1;
[; ;pic16f1508.h: 5746: unsigned G4POL :1;
[; ;pic16f1508.h: 5747: unsigned :3;
[; ;pic16f1508.h: 5748: unsigned POL :1;
[; ;pic16f1508.h: 5749: };
[; ;pic16f1508.h: 5750: } CLC1POLbits_t;
[; ;pic16f1508.h: 5751: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1508.h: 5805: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5807
[; ;pic16f1508.h: 5807: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1508.h: 5810: typedef union {
[; ;pic16f1508.h: 5811: struct {
[; ;pic16f1508.h: 5812: unsigned LC1D1S0 :1;
[; ;pic16f1508.h: 5813: unsigned LC1D1S1 :1;
[; ;pic16f1508.h: 5814: unsigned LC1D1S2 :1;
[; ;pic16f1508.h: 5815: unsigned :1;
[; ;pic16f1508.h: 5816: unsigned LC1D2S0 :1;
[; ;pic16f1508.h: 5817: unsigned LC1D2S1 :1;
[; ;pic16f1508.h: 5818: unsigned LC1D2S2 :1;
[; ;pic16f1508.h: 5819: };
[; ;pic16f1508.h: 5820: struct {
[; ;pic16f1508.h: 5821: unsigned D1S0 :1;
[; ;pic16f1508.h: 5822: unsigned D1S1 :1;
[; ;pic16f1508.h: 5823: unsigned D1S2 :1;
[; ;pic16f1508.h: 5824: unsigned :1;
[; ;pic16f1508.h: 5825: unsigned D2S0 :1;
[; ;pic16f1508.h: 5826: unsigned D2S1 :1;
[; ;pic16f1508.h: 5827: unsigned D2S2 :1;
[; ;pic16f1508.h: 5828: };
[; ;pic16f1508.h: 5829: struct {
[; ;pic16f1508.h: 5830: unsigned LC1D1S :3;
[; ;pic16f1508.h: 5831: unsigned :1;
[; ;pic16f1508.h: 5832: unsigned LC1D2S :3;
[; ;pic16f1508.h: 5833: };
[; ;pic16f1508.h: 5834: } CLC1SEL0bits_t;
[; ;pic16f1508.h: 5835: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1508.h: 5909: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"5911
[; ;pic16f1508.h: 5911: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1508.h: 5914: typedef union {
[; ;pic16f1508.h: 5915: struct {
[; ;pic16f1508.h: 5916: unsigned LC1D3S0 :1;
[; ;pic16f1508.h: 5917: unsigned LC1D3S1 :1;
[; ;pic16f1508.h: 5918: unsigned LC1D3S2 :1;
[; ;pic16f1508.h: 5919: unsigned :1;
[; ;pic16f1508.h: 5920: unsigned LC1D4S0 :1;
[; ;pic16f1508.h: 5921: unsigned LC1D4S1 :1;
[; ;pic16f1508.h: 5922: unsigned LC1D4S2 :1;
[; ;pic16f1508.h: 5923: };
[; ;pic16f1508.h: 5924: struct {
[; ;pic16f1508.h: 5925: unsigned D3S0 :1;
[; ;pic16f1508.h: 5926: unsigned D3S1 :1;
[; ;pic16f1508.h: 5927: unsigned D3S2 :1;
[; ;pic16f1508.h: 5928: unsigned :1;
[; ;pic16f1508.h: 5929: unsigned D4S0 :1;
[; ;pic16f1508.h: 5930: unsigned D4S1 :1;
[; ;pic16f1508.h: 5931: unsigned D4S2 :1;
[; ;pic16f1508.h: 5932: };
[; ;pic16f1508.h: 5933: struct {
[; ;pic16f1508.h: 5934: unsigned LC1D3S :3;
[; ;pic16f1508.h: 5935: unsigned :1;
[; ;pic16f1508.h: 5936: unsigned LC1D4S :3;
[; ;pic16f1508.h: 5937: };
[; ;pic16f1508.h: 5938: } CLC1SEL1bits_t;
[; ;pic16f1508.h: 5939: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1508.h: 6013: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"6015
[; ;pic16f1508.h: 6015: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1508.h: 6018: typedef union {
[; ;pic16f1508.h: 6019: struct {
[; ;pic16f1508.h: 6020: unsigned LC1G1D1N :1;
[; ;pic16f1508.h: 6021: unsigned LC1G1D1T :1;
[; ;pic16f1508.h: 6022: unsigned LC1G1D2N :1;
[; ;pic16f1508.h: 6023: unsigned LC1G1D2T :1;
[; ;pic16f1508.h: 6024: unsigned LC1G1D3N :1;
[; ;pic16f1508.h: 6025: unsigned LC1G1D3T :1;
[; ;pic16f1508.h: 6026: unsigned LC1G1D4N :1;
[; ;pic16f1508.h: 6027: unsigned LC1G1D4T :1;
[; ;pic16f1508.h: 6028: };
[; ;pic16f1508.h: 6029: struct {
[; ;pic16f1508.h: 6030: unsigned D1N :1;
[; ;pic16f1508.h: 6031: unsigned D1T :1;
[; ;pic16f1508.h: 6032: unsigned D2N :1;
[; ;pic16f1508.h: 6033: unsigned D2T :1;
[; ;pic16f1508.h: 6034: unsigned D3N :1;
[; ;pic16f1508.h: 6035: unsigned D3T :1;
[; ;pic16f1508.h: 6036: unsigned D4N :1;
[; ;pic16f1508.h: 6037: unsigned D4T :1;
[; ;pic16f1508.h: 6038: };
[; ;pic16f1508.h: 6039: } CLC1GLS0bits_t;
[; ;pic16f1508.h: 6040: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1508.h: 6124: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"6126
[; ;pic16f1508.h: 6126: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1508.h: 6129: typedef union {
[; ;pic16f1508.h: 6130: struct {
[; ;pic16f1508.h: 6131: unsigned LC1G2D1N :1;
[; ;pic16f1508.h: 6132: unsigned LC1G2D1T :1;
[; ;pic16f1508.h: 6133: unsigned LC1G2D2N :1;
[; ;pic16f1508.h: 6134: unsigned LC1G2D2T :1;
[; ;pic16f1508.h: 6135: unsigned LC1G2D3N :1;
[; ;pic16f1508.h: 6136: unsigned LC1G2D3T :1;
[; ;pic16f1508.h: 6137: unsigned LC1G2D4N :1;
[; ;pic16f1508.h: 6138: unsigned LC1G2D4T :1;
[; ;pic16f1508.h: 6139: };
[; ;pic16f1508.h: 6140: struct {
[; ;pic16f1508.h: 6141: unsigned D1N :1;
[; ;pic16f1508.h: 6142: unsigned D1T :1;
[; ;pic16f1508.h: 6143: unsigned D2N :1;
[; ;pic16f1508.h: 6144: unsigned D2T :1;
[; ;pic16f1508.h: 6145: unsigned D3N :1;
[; ;pic16f1508.h: 6146: unsigned D3T :1;
[; ;pic16f1508.h: 6147: unsigned D4N :1;
[; ;pic16f1508.h: 6148: unsigned D4T :1;
[; ;pic16f1508.h: 6149: };
[; ;pic16f1508.h: 6150: } CLC1GLS1bits_t;
[; ;pic16f1508.h: 6151: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1508.h: 6235: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"6237
[; ;pic16f1508.h: 6237: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1508.h: 6240: typedef union {
[; ;pic16f1508.h: 6241: struct {
[; ;pic16f1508.h: 6242: unsigned LC1G3D1N :1;
[; ;pic16f1508.h: 6243: unsigned LC1G3D1T :1;
[; ;pic16f1508.h: 6244: unsigned LC1G3D2N :1;
[; ;pic16f1508.h: 6245: unsigned LC1G3D2T :1;
[; ;pic16f1508.h: 6246: unsigned LC1G3D3N :1;
[; ;pic16f1508.h: 6247: unsigned LC1G3D3T :1;
[; ;pic16f1508.h: 6248: unsigned LC1G3D4N :1;
[; ;pic16f1508.h: 6249: unsigned LC1G3D4T :1;
[; ;pic16f1508.h: 6250: };
[; ;pic16f1508.h: 6251: struct {
[; ;pic16f1508.h: 6252: unsigned D1N :1;
[; ;pic16f1508.h: 6253: unsigned D1T :1;
[; ;pic16f1508.h: 6254: unsigned D2N :1;
[; ;pic16f1508.h: 6255: unsigned D2T :1;
[; ;pic16f1508.h: 6256: unsigned D3N :1;
[; ;pic16f1508.h: 6257: unsigned D3T :1;
[; ;pic16f1508.h: 6258: unsigned D4N :1;
[; ;pic16f1508.h: 6259: unsigned D4T :1;
[; ;pic16f1508.h: 6260: };
[; ;pic16f1508.h: 6261: } CLC1GLS2bits_t;
[; ;pic16f1508.h: 6262: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1508.h: 6346: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"6348
[; ;pic16f1508.h: 6348: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1508.h: 6351: typedef union {
[; ;pic16f1508.h: 6352: struct {
[; ;pic16f1508.h: 6353: unsigned LC1G4D1N :1;
[; ;pic16f1508.h: 6354: unsigned LC1G4D1T :1;
[; ;pic16f1508.h: 6355: unsigned LC1G4D2N :1;
[; ;pic16f1508.h: 6356: unsigned LC1G4D2T :1;
[; ;pic16f1508.h: 6357: unsigned LC1G4D3N :1;
[; ;pic16f1508.h: 6358: unsigned LC1G4D3T :1;
[; ;pic16f1508.h: 6359: unsigned LC1G4D4N :1;
[; ;pic16f1508.h: 6360: unsigned LC1G4D4T :1;
[; ;pic16f1508.h: 6361: };
[; ;pic16f1508.h: 6362: struct {
[; ;pic16f1508.h: 6363: unsigned G4D1N :1;
[; ;pic16f1508.h: 6364: unsigned G4D1T :1;
[; ;pic16f1508.h: 6365: unsigned G4D2N :1;
[; ;pic16f1508.h: 6366: unsigned G4D2T :1;
[; ;pic16f1508.h: 6367: unsigned G4D3N :1;
[; ;pic16f1508.h: 6368: unsigned G4D3T :1;
[; ;pic16f1508.h: 6369: unsigned G4D4N :1;
[; ;pic16f1508.h: 6370: unsigned G4D4T :1;
[; ;pic16f1508.h: 6371: };
[; ;pic16f1508.h: 6372: } CLC1GLS3bits_t;
[; ;pic16f1508.h: 6373: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1508.h: 6457: extern volatile unsigned char CLC2CON @ 0xF18;
"6459
[; ;pic16f1508.h: 6459: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1508.h: 6462: typedef union {
[; ;pic16f1508.h: 6463: struct {
[; ;pic16f1508.h: 6464: unsigned LC2MODE0 :1;
[; ;pic16f1508.h: 6465: unsigned LC2MODE1 :1;
[; ;pic16f1508.h: 6466: unsigned LC2MODE2 :1;
[; ;pic16f1508.h: 6467: unsigned LC2INTN :1;
[; ;pic16f1508.h: 6468: unsigned LC2INTP :1;
[; ;pic16f1508.h: 6469: unsigned LC2OUT :1;
[; ;pic16f1508.h: 6470: unsigned LC2OE :1;
[; ;pic16f1508.h: 6471: unsigned LC2EN :1;
[; ;pic16f1508.h: 6472: };
[; ;pic16f1508.h: 6473: struct {
[; ;pic16f1508.h: 6474: unsigned LCMODE0 :1;
[; ;pic16f1508.h: 6475: unsigned LCMODE1 :1;
[; ;pic16f1508.h: 6476: unsigned LCMODE2 :1;
[; ;pic16f1508.h: 6477: unsigned LCINTN :1;
[; ;pic16f1508.h: 6478: unsigned LCINTP :1;
[; ;pic16f1508.h: 6479: unsigned LCOUT :1;
[; ;pic16f1508.h: 6480: unsigned LCOE :1;
[; ;pic16f1508.h: 6481: unsigned LCEN :1;
[; ;pic16f1508.h: 6482: };
[; ;pic16f1508.h: 6483: struct {
[; ;pic16f1508.h: 6484: unsigned LC2MODE :3;
[; ;pic16f1508.h: 6485: };
[; ;pic16f1508.h: 6486: } CLC2CONbits_t;
[; ;pic16f1508.h: 6487: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1508.h: 6576: extern volatile unsigned char CLC2POL @ 0xF19;
"6578
[; ;pic16f1508.h: 6578: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1508.h: 6581: typedef union {
[; ;pic16f1508.h: 6582: struct {
[; ;pic16f1508.h: 6583: unsigned LC2G1POL :1;
[; ;pic16f1508.h: 6584: unsigned LC2G2POL :1;
[; ;pic16f1508.h: 6585: unsigned LC2G3POL :1;
[; ;pic16f1508.h: 6586: unsigned LC2G4POL :1;
[; ;pic16f1508.h: 6587: unsigned :3;
[; ;pic16f1508.h: 6588: unsigned LC2POL :1;
[; ;pic16f1508.h: 6589: };
[; ;pic16f1508.h: 6590: struct {
[; ;pic16f1508.h: 6591: unsigned G1POL :1;
[; ;pic16f1508.h: 6592: unsigned G2POL :1;
[; ;pic16f1508.h: 6593: unsigned G3POL :1;
[; ;pic16f1508.h: 6594: unsigned G4POL :1;
[; ;pic16f1508.h: 6595: unsigned :3;
[; ;pic16f1508.h: 6596: unsigned POL :1;
[; ;pic16f1508.h: 6597: };
[; ;pic16f1508.h: 6598: } CLC2POLbits_t;
[; ;pic16f1508.h: 6599: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1508.h: 6653: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"6655
[; ;pic16f1508.h: 6655: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1508.h: 6658: typedef union {
[; ;pic16f1508.h: 6659: struct {
[; ;pic16f1508.h: 6660: unsigned LC2D1S0 :1;
[; ;pic16f1508.h: 6661: unsigned LC2D1S1 :1;
[; ;pic16f1508.h: 6662: unsigned LC2D1S2 :1;
[; ;pic16f1508.h: 6663: unsigned :1;
[; ;pic16f1508.h: 6664: unsigned LC2D2S0 :1;
[; ;pic16f1508.h: 6665: unsigned LC2D2S1 :1;
[; ;pic16f1508.h: 6666: unsigned LC2D2S2 :1;
[; ;pic16f1508.h: 6667: };
[; ;pic16f1508.h: 6668: struct {
[; ;pic16f1508.h: 6669: unsigned D1S0 :1;
[; ;pic16f1508.h: 6670: unsigned D1S1 :1;
[; ;pic16f1508.h: 6671: unsigned D1S2 :1;
[; ;pic16f1508.h: 6672: unsigned :1;
[; ;pic16f1508.h: 6673: unsigned D2S0 :1;
[; ;pic16f1508.h: 6674: unsigned D2S1 :1;
[; ;pic16f1508.h: 6675: unsigned D2S2 :1;
[; ;pic16f1508.h: 6676: };
[; ;pic16f1508.h: 6677: struct {
[; ;pic16f1508.h: 6678: unsigned LC2D1S :3;
[; ;pic16f1508.h: 6679: unsigned :1;
[; ;pic16f1508.h: 6680: unsigned LC2D2S :3;
[; ;pic16f1508.h: 6681: };
[; ;pic16f1508.h: 6682: } CLC2SEL0bits_t;
[; ;pic16f1508.h: 6683: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1508.h: 6757: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6759
[; ;pic16f1508.h: 6759: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1508.h: 6762: typedef union {
[; ;pic16f1508.h: 6763: struct {
[; ;pic16f1508.h: 6764: unsigned LC2D3S0 :1;
[; ;pic16f1508.h: 6765: unsigned LC2D3S1 :1;
[; ;pic16f1508.h: 6766: unsigned LC2D3S2 :1;
[; ;pic16f1508.h: 6767: unsigned :1;
[; ;pic16f1508.h: 6768: unsigned LC2D4S0 :1;
[; ;pic16f1508.h: 6769: unsigned LC2D4S1 :1;
[; ;pic16f1508.h: 6770: unsigned LC2D4S2 :1;
[; ;pic16f1508.h: 6771: };
[; ;pic16f1508.h: 6772: struct {
[; ;pic16f1508.h: 6773: unsigned D3S0 :1;
[; ;pic16f1508.h: 6774: unsigned D3S1 :1;
[; ;pic16f1508.h: 6775: unsigned D3S2 :1;
[; ;pic16f1508.h: 6776: unsigned :1;
[; ;pic16f1508.h: 6777: unsigned D4S0 :1;
[; ;pic16f1508.h: 6778: unsigned D4S1 :1;
[; ;pic16f1508.h: 6779: unsigned D4S2 :1;
[; ;pic16f1508.h: 6780: };
[; ;pic16f1508.h: 6781: struct {
[; ;pic16f1508.h: 6782: unsigned LC2D3S :3;
[; ;pic16f1508.h: 6783: unsigned :1;
[; ;pic16f1508.h: 6784: unsigned LC2D4S :3;
[; ;pic16f1508.h: 6785: };
[; ;pic16f1508.h: 6786: } CLC2SEL1bits_t;
[; ;pic16f1508.h: 6787: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1508.h: 6861: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6863
[; ;pic16f1508.h: 6863: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1508.h: 6866: typedef union {
[; ;pic16f1508.h: 6867: struct {
[; ;pic16f1508.h: 6868: unsigned LC2G1D1N :1;
[; ;pic16f1508.h: 6869: unsigned LC2G1D1T :1;
[; ;pic16f1508.h: 6870: unsigned LC2G1D2N :1;
[; ;pic16f1508.h: 6871: unsigned LC2G1D2T :1;
[; ;pic16f1508.h: 6872: unsigned LC2G1D3N :1;
[; ;pic16f1508.h: 6873: unsigned LC2G1D3T :1;
[; ;pic16f1508.h: 6874: unsigned LC2G1D4N :1;
[; ;pic16f1508.h: 6875: unsigned LC2G1D4T :1;
[; ;pic16f1508.h: 6876: };
[; ;pic16f1508.h: 6877: struct {
[; ;pic16f1508.h: 6878: unsigned D1N :1;
[; ;pic16f1508.h: 6879: unsigned D1T :1;
[; ;pic16f1508.h: 6880: unsigned D2N :1;
[; ;pic16f1508.h: 6881: unsigned D2T :1;
[; ;pic16f1508.h: 6882: unsigned D3N :1;
[; ;pic16f1508.h: 6883: unsigned D3T :1;
[; ;pic16f1508.h: 6884: unsigned D4N :1;
[; ;pic16f1508.h: 6885: unsigned D4T :1;
[; ;pic16f1508.h: 6886: };
[; ;pic16f1508.h: 6887: } CLC2GLS0bits_t;
[; ;pic16f1508.h: 6888: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1508.h: 6972: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"6974
[; ;pic16f1508.h: 6974: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1508.h: 6977: typedef union {
[; ;pic16f1508.h: 6978: struct {
[; ;pic16f1508.h: 6979: unsigned LC2G2D1N :1;
[; ;pic16f1508.h: 6980: unsigned LC2G2D1T :1;
[; ;pic16f1508.h: 6981: unsigned LC2G2D2N :1;
[; ;pic16f1508.h: 6982: unsigned LC2G2D2T :1;
[; ;pic16f1508.h: 6983: unsigned LC2G2D3N :1;
[; ;pic16f1508.h: 6984: unsigned LC2G2D3T :1;
[; ;pic16f1508.h: 6985: unsigned LC2G2D4N :1;
[; ;pic16f1508.h: 6986: unsigned LC2G2D4T :1;
[; ;pic16f1508.h: 6987: };
[; ;pic16f1508.h: 6988: struct {
[; ;pic16f1508.h: 6989: unsigned D1N :1;
[; ;pic16f1508.h: 6990: unsigned D1T :1;
[; ;pic16f1508.h: 6991: unsigned D2N :1;
[; ;pic16f1508.h: 6992: unsigned D2T :1;
[; ;pic16f1508.h: 6993: unsigned D3N :1;
[; ;pic16f1508.h: 6994: unsigned D3T :1;
[; ;pic16f1508.h: 6995: unsigned D4N :1;
[; ;pic16f1508.h: 6996: unsigned D4T :1;
[; ;pic16f1508.h: 6997: };
[; ;pic16f1508.h: 6998: } CLC2GLS1bits_t;
[; ;pic16f1508.h: 6999: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1508.h: 7083: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"7085
[; ;pic16f1508.h: 7085: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1508.h: 7088: typedef union {
[; ;pic16f1508.h: 7089: struct {
[; ;pic16f1508.h: 7090: unsigned LC2G3D1N :1;
[; ;pic16f1508.h: 7091: unsigned LC2G3D1T :1;
[; ;pic16f1508.h: 7092: unsigned LC2G3D2N :1;
[; ;pic16f1508.h: 7093: unsigned LC2G3D2T :1;
[; ;pic16f1508.h: 7094: unsigned LC2G3D3N :1;
[; ;pic16f1508.h: 7095: unsigned LC2G3D3T :1;
[; ;pic16f1508.h: 7096: unsigned LC2G3D4N :1;
[; ;pic16f1508.h: 7097: unsigned LC2G3D4T :1;
[; ;pic16f1508.h: 7098: };
[; ;pic16f1508.h: 7099: struct {
[; ;pic16f1508.h: 7100: unsigned D1N :1;
[; ;pic16f1508.h: 7101: unsigned D1T :1;
[; ;pic16f1508.h: 7102: unsigned D2N :1;
[; ;pic16f1508.h: 7103: unsigned D2T :1;
[; ;pic16f1508.h: 7104: unsigned D3N :1;
[; ;pic16f1508.h: 7105: unsigned D3T :1;
[; ;pic16f1508.h: 7106: unsigned D4N :1;
[; ;pic16f1508.h: 7107: unsigned D4T :1;
[; ;pic16f1508.h: 7108: };
[; ;pic16f1508.h: 7109: } CLC2GLS2bits_t;
[; ;pic16f1508.h: 7110: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1508.h: 7194: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"7196
[; ;pic16f1508.h: 7196: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1508.h: 7199: typedef union {
[; ;pic16f1508.h: 7200: struct {
[; ;pic16f1508.h: 7201: unsigned LC2G4D1N :1;
[; ;pic16f1508.h: 7202: unsigned LC2G4D1T :1;
[; ;pic16f1508.h: 7203: unsigned LC2G4D2N :1;
[; ;pic16f1508.h: 7204: unsigned LC2G4D2T :1;
[; ;pic16f1508.h: 7205: unsigned LC2G4D3N :1;
[; ;pic16f1508.h: 7206: unsigned LC2G4D3T :1;
[; ;pic16f1508.h: 7207: unsigned LC2G4D4N :1;
[; ;pic16f1508.h: 7208: unsigned LC2G4D4T :1;
[; ;pic16f1508.h: 7209: };
[; ;pic16f1508.h: 7210: struct {
[; ;pic16f1508.h: 7211: unsigned G4D1N :1;
[; ;pic16f1508.h: 7212: unsigned G4D1T :1;
[; ;pic16f1508.h: 7213: unsigned G4D2N :1;
[; ;pic16f1508.h: 7214: unsigned G4D2T :1;
[; ;pic16f1508.h: 7215: unsigned G4D3N :1;
[; ;pic16f1508.h: 7216: unsigned G4D3T :1;
[; ;pic16f1508.h: 7217: unsigned G4D4N :1;
[; ;pic16f1508.h: 7218: unsigned G4D4T :1;
[; ;pic16f1508.h: 7219: };
[; ;pic16f1508.h: 7220: } CLC2GLS3bits_t;
[; ;pic16f1508.h: 7221: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1508.h: 7305: extern volatile unsigned char CLC3CON @ 0xF20;
"7307
[; ;pic16f1508.h: 7307: asm("CLC3CON equ 0F20h");
[; <" CLC3CON equ 0F20h ;# ">
[; ;pic16f1508.h: 7310: typedef union {
[; ;pic16f1508.h: 7311: struct {
[; ;pic16f1508.h: 7312: unsigned LC3MODE0 :1;
[; ;pic16f1508.h: 7313: unsigned LC3MODE1 :1;
[; ;pic16f1508.h: 7314: unsigned LC3MODE2 :1;
[; ;pic16f1508.h: 7315: unsigned LC3INTN :1;
[; ;pic16f1508.h: 7316: unsigned LC3INTP :1;
[; ;pic16f1508.h: 7317: unsigned LC3OUT :1;
[; ;pic16f1508.h: 7318: unsigned LC3OE :1;
[; ;pic16f1508.h: 7319: unsigned LC3EN :1;
[; ;pic16f1508.h: 7320: };
[; ;pic16f1508.h: 7321: struct {
[; ;pic16f1508.h: 7322: unsigned LCMODE0 :1;
[; ;pic16f1508.h: 7323: unsigned LCMODE1 :1;
[; ;pic16f1508.h: 7324: unsigned LCMODE2 :1;
[; ;pic16f1508.h: 7325: unsigned LCINTN :1;
[; ;pic16f1508.h: 7326: unsigned LCINTP :1;
[; ;pic16f1508.h: 7327: unsigned LCOUT :1;
[; ;pic16f1508.h: 7328: unsigned LCOE :1;
[; ;pic16f1508.h: 7329: unsigned LCEN :1;
[; ;pic16f1508.h: 7330: };
[; ;pic16f1508.h: 7331: struct {
[; ;pic16f1508.h: 7332: unsigned LC3MODE :3;
[; ;pic16f1508.h: 7333: };
[; ;pic16f1508.h: 7334: } CLC3CONbits_t;
[; ;pic16f1508.h: 7335: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF20;
[; ;pic16f1508.h: 7424: extern volatile unsigned char CLC3POL @ 0xF21;
"7426
[; ;pic16f1508.h: 7426: asm("CLC3POL equ 0F21h");
[; <" CLC3POL equ 0F21h ;# ">
[; ;pic16f1508.h: 7429: typedef union {
[; ;pic16f1508.h: 7430: struct {
[; ;pic16f1508.h: 7431: unsigned LC3G1POL :1;
[; ;pic16f1508.h: 7432: unsigned LC3G2POL :1;
[; ;pic16f1508.h: 7433: unsigned LC3G3POL :1;
[; ;pic16f1508.h: 7434: unsigned LC3G4POL :1;
[; ;pic16f1508.h: 7435: unsigned :3;
[; ;pic16f1508.h: 7436: unsigned LC3POL :1;
[; ;pic16f1508.h: 7437: };
[; ;pic16f1508.h: 7438: struct {
[; ;pic16f1508.h: 7439: unsigned G1POL :1;
[; ;pic16f1508.h: 7440: unsigned G2POL :1;
[; ;pic16f1508.h: 7441: unsigned G3POL :1;
[; ;pic16f1508.h: 7442: unsigned G4POL :1;
[; ;pic16f1508.h: 7443: unsigned :3;
[; ;pic16f1508.h: 7444: unsigned POL :1;
[; ;pic16f1508.h: 7445: };
[; ;pic16f1508.h: 7446: } CLC3POLbits_t;
[; ;pic16f1508.h: 7447: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF21;
[; ;pic16f1508.h: 7501: extern volatile unsigned char CLC3SEL0 @ 0xF22;
"7503
[; ;pic16f1508.h: 7503: asm("CLC3SEL0 equ 0F22h");
[; <" CLC3SEL0 equ 0F22h ;# ">
[; ;pic16f1508.h: 7506: typedef union {
[; ;pic16f1508.h: 7507: struct {
[; ;pic16f1508.h: 7508: unsigned LC3D1S0 :1;
[; ;pic16f1508.h: 7509: unsigned LC3D1S1 :1;
[; ;pic16f1508.h: 7510: unsigned LC3D1S2 :1;
[; ;pic16f1508.h: 7511: unsigned :1;
[; ;pic16f1508.h: 7512: unsigned LC3D2S0 :1;
[; ;pic16f1508.h: 7513: unsigned LC3D2S1 :1;
[; ;pic16f1508.h: 7514: unsigned LC3D2S2 :1;
[; ;pic16f1508.h: 7515: };
[; ;pic16f1508.h: 7516: struct {
[; ;pic16f1508.h: 7517: unsigned D1S0 :1;
[; ;pic16f1508.h: 7518: unsigned D1S1 :1;
[; ;pic16f1508.h: 7519: unsigned D1S2 :1;
[; ;pic16f1508.h: 7520: unsigned :1;
[; ;pic16f1508.h: 7521: unsigned D2S0 :1;
[; ;pic16f1508.h: 7522: unsigned D2S1 :1;
[; ;pic16f1508.h: 7523: unsigned D2S2 :1;
[; ;pic16f1508.h: 7524: };
[; ;pic16f1508.h: 7525: struct {
[; ;pic16f1508.h: 7526: unsigned LC3D1S :3;
[; ;pic16f1508.h: 7527: unsigned :1;
[; ;pic16f1508.h: 7528: unsigned LC3D2S :3;
[; ;pic16f1508.h: 7529: };
[; ;pic16f1508.h: 7530: } CLC3SEL0bits_t;
[; ;pic16f1508.h: 7531: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF22;
[; ;pic16f1508.h: 7605: extern volatile unsigned char CLC3SEL1 @ 0xF23;
"7607
[; ;pic16f1508.h: 7607: asm("CLC3SEL1 equ 0F23h");
[; <" CLC3SEL1 equ 0F23h ;# ">
[; ;pic16f1508.h: 7610: typedef union {
[; ;pic16f1508.h: 7611: struct {
[; ;pic16f1508.h: 7612: unsigned LC3D3S0 :1;
[; ;pic16f1508.h: 7613: unsigned LC3D3S1 :1;
[; ;pic16f1508.h: 7614: unsigned LC3D3S2 :1;
[; ;pic16f1508.h: 7615: unsigned :1;
[; ;pic16f1508.h: 7616: unsigned LC3D4S0 :1;
[; ;pic16f1508.h: 7617: unsigned LC3D4S1 :1;
[; ;pic16f1508.h: 7618: unsigned LC3D4S2 :1;
[; ;pic16f1508.h: 7619: };
[; ;pic16f1508.h: 7620: struct {
[; ;pic16f1508.h: 7621: unsigned D3S0 :1;
[; ;pic16f1508.h: 7622: unsigned D3S1 :1;
[; ;pic16f1508.h: 7623: unsigned D3S2 :1;
[; ;pic16f1508.h: 7624: unsigned :1;
[; ;pic16f1508.h: 7625: unsigned D4S0 :1;
[; ;pic16f1508.h: 7626: unsigned D4S1 :1;
[; ;pic16f1508.h: 7627: unsigned D4S2 :1;
[; ;pic16f1508.h: 7628: };
[; ;pic16f1508.h: 7629: struct {
[; ;pic16f1508.h: 7630: unsigned LC3D3S :3;
[; ;pic16f1508.h: 7631: unsigned :1;
[; ;pic16f1508.h: 7632: unsigned LC3D4S :3;
[; ;pic16f1508.h: 7633: };
[; ;pic16f1508.h: 7634: } CLC3SEL1bits_t;
[; ;pic16f1508.h: 7635: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF23;
[; ;pic16f1508.h: 7709: extern volatile unsigned char CLC3GLS0 @ 0xF24;
"7711
[; ;pic16f1508.h: 7711: asm("CLC3GLS0 equ 0F24h");
[; <" CLC3GLS0 equ 0F24h ;# ">
[; ;pic16f1508.h: 7714: typedef union {
[; ;pic16f1508.h: 7715: struct {
[; ;pic16f1508.h: 7716: unsigned LC3G1D1N :1;
[; ;pic16f1508.h: 7717: unsigned LC3G1D1T :1;
[; ;pic16f1508.h: 7718: unsigned LC3G1D2N :1;
[; ;pic16f1508.h: 7719: unsigned LC3G1D2T :1;
[; ;pic16f1508.h: 7720: unsigned LC3G1D3N :1;
[; ;pic16f1508.h: 7721: unsigned LC3G1D3T :1;
[; ;pic16f1508.h: 7722: unsigned LC3G1D4N :1;
[; ;pic16f1508.h: 7723: unsigned LC3G1D4T :1;
[; ;pic16f1508.h: 7724: };
[; ;pic16f1508.h: 7725: struct {
[; ;pic16f1508.h: 7726: unsigned D1N :1;
[; ;pic16f1508.h: 7727: unsigned D1T :1;
[; ;pic16f1508.h: 7728: unsigned D2N :1;
[; ;pic16f1508.h: 7729: unsigned D2T :1;
[; ;pic16f1508.h: 7730: unsigned D3N :1;
[; ;pic16f1508.h: 7731: unsigned D3T :1;
[; ;pic16f1508.h: 7732: unsigned D4N :1;
[; ;pic16f1508.h: 7733: unsigned D4T :1;
[; ;pic16f1508.h: 7734: };
[; ;pic16f1508.h: 7735: } CLC3GLS0bits_t;
[; ;pic16f1508.h: 7736: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF24;
[; ;pic16f1508.h: 7820: extern volatile unsigned char CLC3GLS1 @ 0xF25;
"7822
[; ;pic16f1508.h: 7822: asm("CLC3GLS1 equ 0F25h");
[; <" CLC3GLS1 equ 0F25h ;# ">
[; ;pic16f1508.h: 7825: typedef union {
[; ;pic16f1508.h: 7826: struct {
[; ;pic16f1508.h: 7827: unsigned LC3G2D1N :1;
[; ;pic16f1508.h: 7828: unsigned LC3G2D1T :1;
[; ;pic16f1508.h: 7829: unsigned LC3G2D2N :1;
[; ;pic16f1508.h: 7830: unsigned LC3G2D2T :1;
[; ;pic16f1508.h: 7831: unsigned LC3G2D3N :1;
[; ;pic16f1508.h: 7832: unsigned LC3G2D3T :1;
[; ;pic16f1508.h: 7833: unsigned LC3G2D4N :1;
[; ;pic16f1508.h: 7834: unsigned LC3G2D4T :1;
[; ;pic16f1508.h: 7835: };
[; ;pic16f1508.h: 7836: struct {
[; ;pic16f1508.h: 7837: unsigned D1N :1;
[; ;pic16f1508.h: 7838: unsigned D1T :1;
[; ;pic16f1508.h: 7839: unsigned D2N :1;
[; ;pic16f1508.h: 7840: unsigned D2T :1;
[; ;pic16f1508.h: 7841: unsigned D3N :1;
[; ;pic16f1508.h: 7842: unsigned D3T :1;
[; ;pic16f1508.h: 7843: unsigned D4N :1;
[; ;pic16f1508.h: 7844: unsigned D4T :1;
[; ;pic16f1508.h: 7845: };
[; ;pic16f1508.h: 7846: } CLC3GLS1bits_t;
[; ;pic16f1508.h: 7847: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF25;
[; ;pic16f1508.h: 7931: extern volatile unsigned char CLC3GLS2 @ 0xF26;
"7933
[; ;pic16f1508.h: 7933: asm("CLC3GLS2 equ 0F26h");
[; <" CLC3GLS2 equ 0F26h ;# ">
[; ;pic16f1508.h: 7936: typedef union {
[; ;pic16f1508.h: 7937: struct {
[; ;pic16f1508.h: 7938: unsigned LC3G3D1N :1;
[; ;pic16f1508.h: 7939: unsigned LC3G3D1T :1;
[; ;pic16f1508.h: 7940: unsigned LC3G3D2N :1;
[; ;pic16f1508.h: 7941: unsigned LC3G3D2T :1;
[; ;pic16f1508.h: 7942: unsigned LC3G3D3N :1;
[; ;pic16f1508.h: 7943: unsigned LC3G3D3T :1;
[; ;pic16f1508.h: 7944: unsigned LC3G3D4N :1;
[; ;pic16f1508.h: 7945: unsigned LC3G3D4T :1;
[; ;pic16f1508.h: 7946: };
[; ;pic16f1508.h: 7947: struct {
[; ;pic16f1508.h: 7948: unsigned D1N :1;
[; ;pic16f1508.h: 7949: unsigned D1T :1;
[; ;pic16f1508.h: 7950: unsigned D2N :1;
[; ;pic16f1508.h: 7951: unsigned D2T :1;
[; ;pic16f1508.h: 7952: unsigned D3N :1;
[; ;pic16f1508.h: 7953: unsigned D3T :1;
[; ;pic16f1508.h: 7954: unsigned D4N :1;
[; ;pic16f1508.h: 7955: unsigned D4T :1;
[; ;pic16f1508.h: 7956: };
[; ;pic16f1508.h: 7957: } CLC3GLS2bits_t;
[; ;pic16f1508.h: 7958: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF26;
[; ;pic16f1508.h: 8042: extern volatile unsigned char CLC3GLS3 @ 0xF27;
"8044
[; ;pic16f1508.h: 8044: asm("CLC3GLS3 equ 0F27h");
[; <" CLC3GLS3 equ 0F27h ;# ">
[; ;pic16f1508.h: 8047: typedef union {
[; ;pic16f1508.h: 8048: struct {
[; ;pic16f1508.h: 8049: unsigned LC3G4D1N :1;
[; ;pic16f1508.h: 8050: unsigned LC3G4D1T :1;
[; ;pic16f1508.h: 8051: unsigned LC3G4D2N :1;
[; ;pic16f1508.h: 8052: unsigned LC3G4D2T :1;
[; ;pic16f1508.h: 8053: unsigned LC3G4D3N :1;
[; ;pic16f1508.h: 8054: unsigned LC3G4D3T :1;
[; ;pic16f1508.h: 8055: unsigned LC3G4D4N :1;
[; ;pic16f1508.h: 8056: unsigned LC3G4D4T :1;
[; ;pic16f1508.h: 8057: };
[; ;pic16f1508.h: 8058: struct {
[; ;pic16f1508.h: 8059: unsigned G4D1N :1;
[; ;pic16f1508.h: 8060: unsigned G4D1T :1;
[; ;pic16f1508.h: 8061: unsigned G4D2N :1;
[; ;pic16f1508.h: 8062: unsigned G4D2T :1;
[; ;pic16f1508.h: 8063: unsigned G4D3N :1;
[; ;pic16f1508.h: 8064: unsigned G4D3T :1;
[; ;pic16f1508.h: 8065: unsigned G4D4N :1;
[; ;pic16f1508.h: 8066: unsigned G4D4T :1;
[; ;pic16f1508.h: 8067: };
[; ;pic16f1508.h: 8068: } CLC3GLS3bits_t;
[; ;pic16f1508.h: 8069: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF27;
[; ;pic16f1508.h: 8153: extern volatile unsigned char CLC4CON @ 0xF28;
"8155
[; ;pic16f1508.h: 8155: asm("CLC4CON equ 0F28h");
[; <" CLC4CON equ 0F28h ;# ">
[; ;pic16f1508.h: 8158: typedef union {
[; ;pic16f1508.h: 8159: struct {
[; ;pic16f1508.h: 8160: unsigned LC4MODE0 :1;
[; ;pic16f1508.h: 8161: unsigned LC4MODE1 :1;
[; ;pic16f1508.h: 8162: unsigned LC4MODE2 :1;
[; ;pic16f1508.h: 8163: unsigned LC4INTN :1;
[; ;pic16f1508.h: 8164: unsigned LC4INTP :1;
[; ;pic16f1508.h: 8165: unsigned LC4OUT :1;
[; ;pic16f1508.h: 8166: unsigned LC4OE :1;
[; ;pic16f1508.h: 8167: unsigned LC4EN :1;
[; ;pic16f1508.h: 8168: };
[; ;pic16f1508.h: 8169: struct {
[; ;pic16f1508.h: 8170: unsigned LCMODE0 :1;
[; ;pic16f1508.h: 8171: unsigned LCMODE1 :1;
[; ;pic16f1508.h: 8172: unsigned LCMODE2 :1;
[; ;pic16f1508.h: 8173: unsigned LCINTN :1;
[; ;pic16f1508.h: 8174: unsigned LCINTP :1;
[; ;pic16f1508.h: 8175: unsigned LCOUT :1;
[; ;pic16f1508.h: 8176: unsigned LCOE :1;
[; ;pic16f1508.h: 8177: unsigned LCEN :1;
[; ;pic16f1508.h: 8178: };
[; ;pic16f1508.h: 8179: struct {
[; ;pic16f1508.h: 8180: unsigned LC4MODE :3;
[; ;pic16f1508.h: 8181: };
[; ;pic16f1508.h: 8182: } CLC4CONbits_t;
[; ;pic16f1508.h: 8183: extern volatile CLC4CONbits_t CLC4CONbits @ 0xF28;
[; ;pic16f1508.h: 8272: extern volatile unsigned char CLC4POL @ 0xF29;
"8274
[; ;pic16f1508.h: 8274: asm("CLC4POL equ 0F29h");
[; <" CLC4POL equ 0F29h ;# ">
[; ;pic16f1508.h: 8277: typedef union {
[; ;pic16f1508.h: 8278: struct {
[; ;pic16f1508.h: 8279: unsigned LC4G1POL :1;
[; ;pic16f1508.h: 8280: unsigned LC4G2POL :1;
[; ;pic16f1508.h: 8281: unsigned LC4G3POL :1;
[; ;pic16f1508.h: 8282: unsigned LC4G4POL :1;
[; ;pic16f1508.h: 8283: unsigned :3;
[; ;pic16f1508.h: 8284: unsigned LC4POL :1;
[; ;pic16f1508.h: 8285: };
[; ;pic16f1508.h: 8286: struct {
[; ;pic16f1508.h: 8287: unsigned G1POL :1;
[; ;pic16f1508.h: 8288: unsigned G2POL :1;
[; ;pic16f1508.h: 8289: unsigned G3POL :1;
[; ;pic16f1508.h: 8290: unsigned G4POL :1;
[; ;pic16f1508.h: 8291: unsigned :3;
[; ;pic16f1508.h: 8292: unsigned POL :1;
[; ;pic16f1508.h: 8293: };
[; ;pic16f1508.h: 8294: } CLC4POLbits_t;
[; ;pic16f1508.h: 8295: extern volatile CLC4POLbits_t CLC4POLbits @ 0xF29;
[; ;pic16f1508.h: 8349: extern volatile unsigned char CLC4SEL0 @ 0xF2A;
"8351
[; ;pic16f1508.h: 8351: asm("CLC4SEL0 equ 0F2Ah");
[; <" CLC4SEL0 equ 0F2Ah ;# ">
[; ;pic16f1508.h: 8354: typedef union {
[; ;pic16f1508.h: 8355: struct {
[; ;pic16f1508.h: 8356: unsigned LC4D1S0 :1;
[; ;pic16f1508.h: 8357: unsigned LC4D1S1 :1;
[; ;pic16f1508.h: 8358: unsigned LC4D1S2 :1;
[; ;pic16f1508.h: 8359: unsigned :1;
[; ;pic16f1508.h: 8360: unsigned LC4D2S0 :1;
[; ;pic16f1508.h: 8361: unsigned LC4D2S1 :1;
[; ;pic16f1508.h: 8362: unsigned LC4D2S2 :1;
[; ;pic16f1508.h: 8363: };
[; ;pic16f1508.h: 8364: struct {
[; ;pic16f1508.h: 8365: unsigned D1S0 :1;
[; ;pic16f1508.h: 8366: unsigned D1S1 :1;
[; ;pic16f1508.h: 8367: unsigned D1S2 :1;
[; ;pic16f1508.h: 8368: unsigned :1;
[; ;pic16f1508.h: 8369: unsigned D2S0 :1;
[; ;pic16f1508.h: 8370: unsigned D2S1 :1;
[; ;pic16f1508.h: 8371: unsigned D2S2 :1;
[; ;pic16f1508.h: 8372: };
[; ;pic16f1508.h: 8373: struct {
[; ;pic16f1508.h: 8374: unsigned LC4D1S :3;
[; ;pic16f1508.h: 8375: unsigned :1;
[; ;pic16f1508.h: 8376: unsigned LC4D2S :3;
[; ;pic16f1508.h: 8377: };
[; ;pic16f1508.h: 8378: } CLC4SEL0bits_t;
[; ;pic16f1508.h: 8379: extern volatile CLC4SEL0bits_t CLC4SEL0bits @ 0xF2A;
[; ;pic16f1508.h: 8453: extern volatile unsigned char CLC4SEL1 @ 0xF2B;
"8455
[; ;pic16f1508.h: 8455: asm("CLC4SEL1 equ 0F2Bh");
[; <" CLC4SEL1 equ 0F2Bh ;# ">
[; ;pic16f1508.h: 8458: typedef union {
[; ;pic16f1508.h: 8459: struct {
[; ;pic16f1508.h: 8460: unsigned LC4D3S0 :1;
[; ;pic16f1508.h: 8461: unsigned LC4D3S1 :1;
[; ;pic16f1508.h: 8462: unsigned LC4D3S2 :1;
[; ;pic16f1508.h: 8463: unsigned :1;
[; ;pic16f1508.h: 8464: unsigned LC4D4S0 :1;
[; ;pic16f1508.h: 8465: unsigned LC4D4S1 :1;
[; ;pic16f1508.h: 8466: unsigned LC4D4S2 :1;
[; ;pic16f1508.h: 8467: };
[; ;pic16f1508.h: 8468: struct {
[; ;pic16f1508.h: 8469: unsigned D3S0 :1;
[; ;pic16f1508.h: 8470: unsigned D3S1 :1;
[; ;pic16f1508.h: 8471: unsigned D3S2 :1;
[; ;pic16f1508.h: 8472: unsigned :1;
[; ;pic16f1508.h: 8473: unsigned D4S0 :1;
[; ;pic16f1508.h: 8474: unsigned D4S1 :1;
[; ;pic16f1508.h: 8475: unsigned D4S2 :1;
[; ;pic16f1508.h: 8476: };
[; ;pic16f1508.h: 8477: struct {
[; ;pic16f1508.h: 8478: unsigned LC4D3S :3;
[; ;pic16f1508.h: 8479: unsigned :1;
[; ;pic16f1508.h: 8480: unsigned LC4D4S :3;
[; ;pic16f1508.h: 8481: };
[; ;pic16f1508.h: 8482: } CLC4SEL1bits_t;
[; ;pic16f1508.h: 8483: extern volatile CLC4SEL1bits_t CLC4SEL1bits @ 0xF2B;
[; ;pic16f1508.h: 8557: extern volatile unsigned char CLC4GLS0 @ 0xF2C;
"8559
[; ;pic16f1508.h: 8559: asm("CLC4GLS0 equ 0F2Ch");
[; <" CLC4GLS0 equ 0F2Ch ;# ">
[; ;pic16f1508.h: 8562: typedef union {
[; ;pic16f1508.h: 8563: struct {
[; ;pic16f1508.h: 8564: unsigned LC4G1D1N :1;
[; ;pic16f1508.h: 8565: unsigned LC4G1D1T :1;
[; ;pic16f1508.h: 8566: unsigned LC4G1D2N :1;
[; ;pic16f1508.h: 8567: unsigned LC4G1D2T :1;
[; ;pic16f1508.h: 8568: unsigned LC4G1D3N :1;
[; ;pic16f1508.h: 8569: unsigned LC4G1D3T :1;
[; ;pic16f1508.h: 8570: unsigned LC4G1D4N :1;
[; ;pic16f1508.h: 8571: unsigned LC4G1D4T :1;
[; ;pic16f1508.h: 8572: };
[; ;pic16f1508.h: 8573: struct {
[; ;pic16f1508.h: 8574: unsigned D1N :1;
[; ;pic16f1508.h: 8575: unsigned D1T :1;
[; ;pic16f1508.h: 8576: unsigned D2N :1;
[; ;pic16f1508.h: 8577: unsigned D2T :1;
[; ;pic16f1508.h: 8578: unsigned D3N :1;
[; ;pic16f1508.h: 8579: unsigned D3T :1;
[; ;pic16f1508.h: 8580: unsigned D4N :1;
[; ;pic16f1508.h: 8581: unsigned D4T :1;
[; ;pic16f1508.h: 8582: };
[; ;pic16f1508.h: 8583: } CLC4GLS0bits_t;
[; ;pic16f1508.h: 8584: extern volatile CLC4GLS0bits_t CLC4GLS0bits @ 0xF2C;
[; ;pic16f1508.h: 8668: extern volatile unsigned char CLC4GLS1 @ 0xF2D;
"8670
[; ;pic16f1508.h: 8670: asm("CLC4GLS1 equ 0F2Dh");
[; <" CLC4GLS1 equ 0F2Dh ;# ">
[; ;pic16f1508.h: 8673: typedef union {
[; ;pic16f1508.h: 8674: struct {
[; ;pic16f1508.h: 8675: unsigned LC4G2D1N :1;
[; ;pic16f1508.h: 8676: unsigned LC4G2D1T :1;
[; ;pic16f1508.h: 8677: unsigned LC4G2D2N :1;
[; ;pic16f1508.h: 8678: unsigned LC4G2D2T :1;
[; ;pic16f1508.h: 8679: unsigned LC4G2D3N :1;
[; ;pic16f1508.h: 8680: unsigned LC4G2D3T :1;
[; ;pic16f1508.h: 8681: unsigned LC4G2D4N :1;
[; ;pic16f1508.h: 8682: unsigned LC4G2D4T :1;
[; ;pic16f1508.h: 8683: };
[; ;pic16f1508.h: 8684: struct {
[; ;pic16f1508.h: 8685: unsigned D1N :1;
[; ;pic16f1508.h: 8686: unsigned D1T :1;
[; ;pic16f1508.h: 8687: unsigned D2N :1;
[; ;pic16f1508.h: 8688: unsigned D2T :1;
[; ;pic16f1508.h: 8689: unsigned D3N :1;
[; ;pic16f1508.h: 8690: unsigned D3T :1;
[; ;pic16f1508.h: 8691: unsigned D4N :1;
[; ;pic16f1508.h: 8692: unsigned D4T :1;
[; ;pic16f1508.h: 8693: };
[; ;pic16f1508.h: 8694: } CLC4GLS1bits_t;
[; ;pic16f1508.h: 8695: extern volatile CLC4GLS1bits_t CLC4GLS1bits @ 0xF2D;
[; ;pic16f1508.h: 8779: extern volatile unsigned char CLC4GLS2 @ 0xF2E;
"8781
[; ;pic16f1508.h: 8781: asm("CLC4GLS2 equ 0F2Eh");
[; <" CLC4GLS2 equ 0F2Eh ;# ">
[; ;pic16f1508.h: 8784: typedef union {
[; ;pic16f1508.h: 8785: struct {
[; ;pic16f1508.h: 8786: unsigned LC4G3D1N :1;
[; ;pic16f1508.h: 8787: unsigned LC4G3D1T :1;
[; ;pic16f1508.h: 8788: unsigned LC4G3D2N :1;
[; ;pic16f1508.h: 8789: unsigned LC4G3D2T :1;
[; ;pic16f1508.h: 8790: unsigned LC4G3D3N :1;
[; ;pic16f1508.h: 8791: unsigned LC4G3D3T :1;
[; ;pic16f1508.h: 8792: unsigned LC4G3D4N :1;
[; ;pic16f1508.h: 8793: unsigned LC4G3D4T :1;
[; ;pic16f1508.h: 8794: };
[; ;pic16f1508.h: 8795: struct {
[; ;pic16f1508.h: 8796: unsigned D1N :1;
[; ;pic16f1508.h: 8797: unsigned D1T :1;
[; ;pic16f1508.h: 8798: unsigned D2N :1;
[; ;pic16f1508.h: 8799: unsigned D2T :1;
[; ;pic16f1508.h: 8800: unsigned D3N :1;
[; ;pic16f1508.h: 8801: unsigned D3T :1;
[; ;pic16f1508.h: 8802: unsigned D4N :1;
[; ;pic16f1508.h: 8803: unsigned D4T :1;
[; ;pic16f1508.h: 8804: };
[; ;pic16f1508.h: 8805: } CLC4GLS2bits_t;
[; ;pic16f1508.h: 8806: extern volatile CLC4GLS2bits_t CLC4GLS2bits @ 0xF2E;
[; ;pic16f1508.h: 8890: extern volatile unsigned char CLC4GLS3 @ 0xF2F;
"8892
[; ;pic16f1508.h: 8892: asm("CLC4GLS3 equ 0F2Fh");
[; <" CLC4GLS3 equ 0F2Fh ;# ">
[; ;pic16f1508.h: 8895: typedef union {
[; ;pic16f1508.h: 8896: struct {
[; ;pic16f1508.h: 8897: unsigned LC4G4D1N :1;
[; ;pic16f1508.h: 8898: unsigned LC4G4D1T :1;
[; ;pic16f1508.h: 8899: unsigned LC4G4D2N :1;
[; ;pic16f1508.h: 8900: unsigned LC4G4D2T :1;
[; ;pic16f1508.h: 8901: unsigned LC4G4D3N :1;
[; ;pic16f1508.h: 8902: unsigned LC4G4D3T :1;
[; ;pic16f1508.h: 8903: unsigned LC4G4D4N :1;
[; ;pic16f1508.h: 8904: unsigned LC4G4D4T :1;
[; ;pic16f1508.h: 8905: };
[; ;pic16f1508.h: 8906: struct {
[; ;pic16f1508.h: 8907: unsigned G4D1N :1;
[; ;pic16f1508.h: 8908: unsigned G4D1T :1;
[; ;pic16f1508.h: 8909: unsigned G4D2N :1;
[; ;pic16f1508.h: 8910: unsigned G4D2T :1;
[; ;pic16f1508.h: 8911: unsigned G4D3N :1;
[; ;pic16f1508.h: 8912: unsigned G4D3T :1;
[; ;pic16f1508.h: 8913: unsigned G4D4N :1;
[; ;pic16f1508.h: 8914: unsigned G4D4T :1;
[; ;pic16f1508.h: 8915: };
[; ;pic16f1508.h: 8916: } CLC4GLS3bits_t;
[; ;pic16f1508.h: 8917: extern volatile CLC4GLS3bits_t CLC4GLS3bits @ 0xF2F;
[; ;pic16f1508.h: 9001: extern volatile unsigned char ICDIO @ 0xF8C;
"9003
[; ;pic16f1508.h: 9003: asm("ICDIO equ 0F8Ch");
[; <" ICDIO equ 0F8Ch ;# ">
[; ;pic16f1508.h: 9006: typedef union {
[; ;pic16f1508.h: 9007: struct {
[; ;pic16f1508.h: 9008: unsigned :2;
[; ;pic16f1508.h: 9009: unsigned TRIS_ICDCLK :1;
[; ;pic16f1508.h: 9010: unsigned TRIS_ICDDAT :1;
[; ;pic16f1508.h: 9011: unsigned LAT_ICDCLK :1;
[; ;pic16f1508.h: 9012: unsigned LAT_ICDDAT :1;
[; ;pic16f1508.h: 9013: unsigned PORT_ICDCLK :1;
[; ;pic16f1508.h: 9014: unsigned PORT_ICDDAT :1;
[; ;pic16f1508.h: 9015: };
[; ;pic16f1508.h: 9016: } ICDIObits_t;
[; ;pic16f1508.h: 9017: extern volatile ICDIObits_t ICDIObits @ 0xF8C;
[; ;pic16f1508.h: 9051: extern volatile unsigned char ICDCON0 @ 0xF8D;
"9053
[; ;pic16f1508.h: 9053: asm("ICDCON0 equ 0F8Dh");
[; <" ICDCON0 equ 0F8Dh ;# ">
[; ;pic16f1508.h: 9056: typedef union {
[; ;pic16f1508.h: 9057: struct {
[; ;pic16f1508.h: 9058: unsigned RSTVEC :1;
[; ;pic16f1508.h: 9059: unsigned :2;
[; ;pic16f1508.h: 9060: unsigned DBGINEX :1;
[; ;pic16f1508.h: 9061: unsigned :1;
[; ;pic16f1508.h: 9062: unsigned SSTEP :1;
[; ;pic16f1508.h: 9063: unsigned FREEZ :1;
[; ;pic16f1508.h: 9064: unsigned INBUG :1;
[; ;pic16f1508.h: 9065: };
[; ;pic16f1508.h: 9066: } ICDCON0bits_t;
[; ;pic16f1508.h: 9067: extern volatile ICDCON0bits_t ICDCON0bits @ 0xF8D;
[; ;pic16f1508.h: 9096: extern volatile unsigned char ICDSTAT @ 0xF91;
"9098
[; ;pic16f1508.h: 9098: asm("ICDSTAT equ 0F91h");
[; <" ICDSTAT equ 0F91h ;# ">
[; ;pic16f1508.h: 9101: typedef union {
[; ;pic16f1508.h: 9102: struct {
[; ;pic16f1508.h: 9103: unsigned :1;
[; ;pic16f1508.h: 9104: unsigned USRHLTF :1;
[; ;pic16f1508.h: 9105: unsigned :4;
[; ;pic16f1508.h: 9106: unsigned TRP0HLTF :1;
[; ;pic16f1508.h: 9107: unsigned TRP1HLTF :1;
[; ;pic16f1508.h: 9108: };
[; ;pic16f1508.h: 9109: } ICDSTATbits_t;
[; ;pic16f1508.h: 9110: extern volatile ICDSTATbits_t ICDSTATbits @ 0xF91;
[; ;pic16f1508.h: 9129: extern volatile unsigned char DEVSEL @ 0xF95;
"9131
[; ;pic16f1508.h: 9131: asm("DEVSEL equ 0F95h");
[; <" DEVSEL equ 0F95h ;# ">
[; ;pic16f1508.h: 9134: typedef union {
[; ;pic16f1508.h: 9135: struct {
[; ;pic16f1508.h: 9136: unsigned DEVSEL0 :1;
[; ;pic16f1508.h: 9137: unsigned DEVSEL1 :1;
[; ;pic16f1508.h: 9138: unsigned DEVSEL2 :1;
[; ;pic16f1508.h: 9139: };
[; ;pic16f1508.h: 9140: } DEVSELbits_t;
[; ;pic16f1508.h: 9141: extern volatile DEVSELbits_t DEVSELbits @ 0xF95;
[; ;pic16f1508.h: 9160: extern volatile unsigned char ICDINSTL @ 0xF96;
"9162
[; ;pic16f1508.h: 9162: asm("ICDINSTL equ 0F96h");
[; <" ICDINSTL equ 0F96h ;# ">
[; ;pic16f1508.h: 9165: typedef union {
[; ;pic16f1508.h: 9166: struct {
[; ;pic16f1508.h: 9167: unsigned DBGIN0 :1;
[; ;pic16f1508.h: 9168: unsigned DBGIN1 :1;
[; ;pic16f1508.h: 9169: unsigned DBGIN2 :1;
[; ;pic16f1508.h: 9170: unsigned DBGIN3 :1;
[; ;pic16f1508.h: 9171: unsigned DBGIN4 :1;
[; ;pic16f1508.h: 9172: unsigned DBGIN5 :1;
[; ;pic16f1508.h: 9173: unsigned DBGIN6 :1;
[; ;pic16f1508.h: 9174: unsigned DBGIN7 :1;
[; ;pic16f1508.h: 9175: };
[; ;pic16f1508.h: 9176: } ICDINSTLbits_t;
[; ;pic16f1508.h: 9177: extern volatile ICDINSTLbits_t ICDINSTLbits @ 0xF96;
[; ;pic16f1508.h: 9221: extern volatile unsigned char ICDINSTH @ 0xF97;
"9223
[; ;pic16f1508.h: 9223: asm("ICDINSTH equ 0F97h");
[; <" ICDINSTH equ 0F97h ;# ">
[; ;pic16f1508.h: 9226: typedef union {
[; ;pic16f1508.h: 9227: struct {
[; ;pic16f1508.h: 9228: unsigned DBGIN8 :1;
[; ;pic16f1508.h: 9229: unsigned DBGIN9 :1;
[; ;pic16f1508.h: 9230: unsigned DBGIN10 :1;
[; ;pic16f1508.h: 9231: unsigned DBGIN11 :1;
[; ;pic16f1508.h: 9232: unsigned DBGIN12 :1;
[; ;pic16f1508.h: 9233: unsigned DBGIN13 :1;
[; ;pic16f1508.h: 9234: };
[; ;pic16f1508.h: 9235: } ICDINSTHbits_t;
[; ;pic16f1508.h: 9236: extern volatile ICDINSTHbits_t ICDINSTHbits @ 0xF97;
[; ;pic16f1508.h: 9270: extern volatile unsigned char ICDBK0CON @ 0xF9C;
"9272
[; ;pic16f1508.h: 9272: asm("ICDBK0CON equ 0F9Ch");
[; <" ICDBK0CON equ 0F9Ch ;# ">
[; ;pic16f1508.h: 9275: typedef union {
[; ;pic16f1508.h: 9276: struct {
[; ;pic16f1508.h: 9277: unsigned BKHLT :1;
[; ;pic16f1508.h: 9278: unsigned :6;
[; ;pic16f1508.h: 9279: unsigned BKEN :1;
[; ;pic16f1508.h: 9280: };
[; ;pic16f1508.h: 9281: } ICDBK0CONbits_t;
[; ;pic16f1508.h: 9282: extern volatile ICDBK0CONbits_t ICDBK0CONbits @ 0xF9C;
[; ;pic16f1508.h: 9296: extern volatile unsigned char ICDBK0L @ 0xF9D;
"9298
[; ;pic16f1508.h: 9298: asm("ICDBK0L equ 0F9Dh");
[; <" ICDBK0L equ 0F9Dh ;# ">
[; ;pic16f1508.h: 9301: typedef union {
[; ;pic16f1508.h: 9302: struct {
[; ;pic16f1508.h: 9303: unsigned BKA0 :1;
[; ;pic16f1508.h: 9304: unsigned BKA1 :1;
[; ;pic16f1508.h: 9305: unsigned BKA2 :1;
[; ;pic16f1508.h: 9306: unsigned BKA3 :1;
[; ;pic16f1508.h: 9307: unsigned BKA4 :1;
[; ;pic16f1508.h: 9308: unsigned BKA5 :1;
[; ;pic16f1508.h: 9309: unsigned BKA6 :1;
[; ;pic16f1508.h: 9310: unsigned BKA7 :1;
[; ;pic16f1508.h: 9311: };
[; ;pic16f1508.h: 9312: } ICDBK0Lbits_t;
[; ;pic16f1508.h: 9313: extern volatile ICDBK0Lbits_t ICDBK0Lbits @ 0xF9D;
[; ;pic16f1508.h: 9357: extern volatile unsigned char ICDBK0H @ 0xF9E;
"9359
[; ;pic16f1508.h: 9359: asm("ICDBK0H equ 0F9Eh");
[; <" ICDBK0H equ 0F9Eh ;# ">
[; ;pic16f1508.h: 9362: typedef union {
[; ;pic16f1508.h: 9363: struct {
[; ;pic16f1508.h: 9364: unsigned BKA8 :1;
[; ;pic16f1508.h: 9365: unsigned BKA9 :1;
[; ;pic16f1508.h: 9366: unsigned BKA10 :1;
[; ;pic16f1508.h: 9367: unsigned BKA11 :1;
[; ;pic16f1508.h: 9368: unsigned BKA12 :1;
[; ;pic16f1508.h: 9369: unsigned BKA13 :1;
[; ;pic16f1508.h: 9370: unsigned BKA14 :1;
[; ;pic16f1508.h: 9371: };
[; ;pic16f1508.h: 9372: } ICDBK0Hbits_t;
[; ;pic16f1508.h: 9373: extern volatile ICDBK0Hbits_t ICDBK0Hbits @ 0xF9E;
[; ;pic16f1508.h: 9412: extern volatile unsigned char BSRICDSHAD @ 0xFE3;
"9414
[; ;pic16f1508.h: 9414: asm("BSRICDSHAD equ 0FE3h");
[; <" BSRICDSHAD equ 0FE3h ;# ">
[; ;pic16f1508.h: 9417: typedef union {
[; ;pic16f1508.h: 9418: struct {
[; ;pic16f1508.h: 9419: unsigned BSR_ICDSHAD :5;
[; ;pic16f1508.h: 9420: };
[; ;pic16f1508.h: 9421: } BSRICDSHADbits_t;
[; ;pic16f1508.h: 9422: extern volatile BSRICDSHADbits_t BSRICDSHADbits @ 0xFE3;
[; ;pic16f1508.h: 9431: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"9433
[; ;pic16f1508.h: 9433: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1508.h: 9436: typedef union {
[; ;pic16f1508.h: 9437: struct {
[; ;pic16f1508.h: 9438: unsigned C_SHAD :1;
[; ;pic16f1508.h: 9439: unsigned DC_SHAD :1;
[; ;pic16f1508.h: 9440: unsigned Z_SHAD :1;
[; ;pic16f1508.h: 9441: };
[; ;pic16f1508.h: 9442: } STATUS_SHADbits_t;
[; ;pic16f1508.h: 9443: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1508.h: 9462: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"9464
[; ;pic16f1508.h: 9464: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1508.h: 9467: typedef union {
[; ;pic16f1508.h: 9468: struct {
[; ;pic16f1508.h: 9469: unsigned WREG_SHAD :8;
[; ;pic16f1508.h: 9470: };
[; ;pic16f1508.h: 9471: } WREG_SHADbits_t;
[; ;pic16f1508.h: 9472: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1508.h: 9481: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"9483
[; ;pic16f1508.h: 9483: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1508.h: 9486: typedef union {
[; ;pic16f1508.h: 9487: struct {
[; ;pic16f1508.h: 9488: unsigned BSR_SHAD :5;
[; ;pic16f1508.h: 9489: };
[; ;pic16f1508.h: 9490: } BSR_SHADbits_t;
[; ;pic16f1508.h: 9491: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1508.h: 9500: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"9502
[; ;pic16f1508.h: 9502: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1508.h: 9505: typedef union {
[; ;pic16f1508.h: 9506: struct {
[; ;pic16f1508.h: 9507: unsigned PCLATH_SHAD :7;
[; ;pic16f1508.h: 9508: };
[; ;pic16f1508.h: 9509: } PCLATH_SHADbits_t;
[; ;pic16f1508.h: 9510: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1508.h: 9519: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"9521
[; ;pic16f1508.h: 9521: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1508.h: 9524: typedef union {
[; ;pic16f1508.h: 9525: struct {
[; ;pic16f1508.h: 9526: unsigned FSR0L_SHAD :8;
[; ;pic16f1508.h: 9527: };
[; ;pic16f1508.h: 9528: } FSR0L_SHADbits_t;
[; ;pic16f1508.h: 9529: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1508.h: 9538: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"9540
[; ;pic16f1508.h: 9540: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1508.h: 9543: typedef union {
[; ;pic16f1508.h: 9544: struct {
[; ;pic16f1508.h: 9545: unsigned FSR0H_SHAD :8;
[; ;pic16f1508.h: 9546: };
[; ;pic16f1508.h: 9547: } FSR0H_SHADbits_t;
[; ;pic16f1508.h: 9548: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1508.h: 9557: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"9559
[; ;pic16f1508.h: 9559: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1508.h: 9562: typedef union {
[; ;pic16f1508.h: 9563: struct {
[; ;pic16f1508.h: 9564: unsigned FSR1L_SHAD :8;
[; ;pic16f1508.h: 9565: };
[; ;pic16f1508.h: 9566: } FSR1L_SHADbits_t;
[; ;pic16f1508.h: 9567: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1508.h: 9576: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"9578
[; ;pic16f1508.h: 9578: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1508.h: 9581: typedef union {
[; ;pic16f1508.h: 9582: struct {
[; ;pic16f1508.h: 9583: unsigned FSR1H_SHAD :8;
[; ;pic16f1508.h: 9584: };
[; ;pic16f1508.h: 9585: } FSR1H_SHADbits_t;
[; ;pic16f1508.h: 9586: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1508.h: 9595: extern volatile unsigned char STKPTR @ 0xFED;
"9597
[; ;pic16f1508.h: 9597: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1508.h: 9600: typedef union {
[; ;pic16f1508.h: 9601: struct {
[; ;pic16f1508.h: 9602: unsigned STKPTR :5;
[; ;pic16f1508.h: 9603: };
[; ;pic16f1508.h: 9604: } STKPTRbits_t;
[; ;pic16f1508.h: 9605: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1508.h: 9614: extern volatile unsigned char TOSL @ 0xFEE;
"9616
[; ;pic16f1508.h: 9616: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1508.h: 9619: typedef union {
[; ;pic16f1508.h: 9620: struct {
[; ;pic16f1508.h: 9621: unsigned TOSL :8;
[; ;pic16f1508.h: 9622: };
[; ;pic16f1508.h: 9623: } TOSLbits_t;
[; ;pic16f1508.h: 9624: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1508.h: 9633: extern volatile unsigned char TOSH @ 0xFEF;
"9635
[; ;pic16f1508.h: 9635: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1508.h: 9638: typedef union {
[; ;pic16f1508.h: 9639: struct {
[; ;pic16f1508.h: 9640: unsigned TOSH :7;
[; ;pic16f1508.h: 9641: };
[; ;pic16f1508.h: 9642: } TOSHbits_t;
[; ;pic16f1508.h: 9643: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1508.h: 9658: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1508.h: 9660: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1508.h: 9662: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1508.h: 9664: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1508.h: 9666: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1508.h: 9668: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1508.h: 9670: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1508.h: 9672: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1508.h: 9674: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1508.h: 9676: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1508.h: 9678: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1508.h: 9680: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1508.h: 9682: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1508.h: 9684: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1508.h: 9686: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1508.h: 9688: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1508.h: 9690: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1508.h: 9692: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1508.h: 9694: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1508.h: 9696: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1508.h: 9698: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1508.h: 9700: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1508.h: 9702: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1508.h: 9704: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1508.h: 9706: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1508.h: 9708: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1508.h: 9710: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1508.h: 9712: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1508.h: 9714: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1508.h: 9716: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1508.h: 9718: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1508.h: 9720: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1508.h: 9722: extern volatile __bit BKA0 @ (((unsigned) &ICDBK0L)*8) + 0;
[; ;pic16f1508.h: 9724: extern volatile __bit BKA1 @ (((unsigned) &ICDBK0L)*8) + 1;
[; ;pic16f1508.h: 9726: extern volatile __bit BKA10 @ (((unsigned) &ICDBK0H)*8) + 2;
[; ;pic16f1508.h: 9728: extern volatile __bit BKA11 @ (((unsigned) &ICDBK0H)*8) + 3;
[; ;pic16f1508.h: 9730: extern volatile __bit BKA12 @ (((unsigned) &ICDBK0H)*8) + 4;
[; ;pic16f1508.h: 9732: extern volatile __bit BKA13 @ (((unsigned) &ICDBK0H)*8) + 5;
[; ;pic16f1508.h: 9734: extern volatile __bit BKA14 @ (((unsigned) &ICDBK0H)*8) + 6;
[; ;pic16f1508.h: 9736: extern volatile __bit BKA2 @ (((unsigned) &ICDBK0L)*8) + 2;
[; ;pic16f1508.h: 9738: extern volatile __bit BKA3 @ (((unsigned) &ICDBK0L)*8) + 3;
[; ;pic16f1508.h: 9740: extern volatile __bit BKA4 @ (((unsigned) &ICDBK0L)*8) + 4;
[; ;pic16f1508.h: 9742: extern volatile __bit BKA5 @ (((unsigned) &ICDBK0L)*8) + 5;
[; ;pic16f1508.h: 9744: extern volatile __bit BKA6 @ (((unsigned) &ICDBK0L)*8) + 6;
[; ;pic16f1508.h: 9746: extern volatile __bit BKA7 @ (((unsigned) &ICDBK0L)*8) + 7;
[; ;pic16f1508.h: 9748: extern volatile __bit BKA8 @ (((unsigned) &ICDBK0H)*8) + 0;
[; ;pic16f1508.h: 9750: extern volatile __bit BKA9 @ (((unsigned) &ICDBK0H)*8) + 1;
[; ;pic16f1508.h: 9752: extern volatile __bit BKEN @ (((unsigned) &ICDBK0CON)*8) + 7;
[; ;pic16f1508.h: 9754: extern volatile __bit BKHLT @ (((unsigned) &ICDBK0CON)*8) + 0;
[; ;pic16f1508.h: 9756: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1508.h: 9758: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1508.h: 9760: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1508.h: 9762: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1508.h: 9764: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1508.h: 9766: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1508.h: 9768: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1508.h: 9770: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1508.h: 9772: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1508.h: 9774: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1508.h: 9776: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1508.h: 9778: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1508.h: 9780: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1508.h: 9782: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1508.h: 9784: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1508.h: 9786: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1508.h: 9788: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1508.h: 9790: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1508.h: 9792: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1508.h: 9794: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1508.h: 9796: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1508.h: 9798: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1508.h: 9800: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1508.h: 9802: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1508.h: 9804: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1508.h: 9806: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1508.h: 9808: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1508.h: 9810: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1508.h: 9812: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1508.h: 9814: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1508.h: 9816: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1508.h: 9818: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1508.h: 9820: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1508.h: 9822: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1508.h: 9824: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1508.h: 9826: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1508.h: 9828: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1508.h: 9830: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1508.h: 9832: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1508.h: 9834: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1508.h: 9836: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1508.h: 9838: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1508.h: 9840: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1508.h: 9842: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1508.h: 9844: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1508.h: 9846: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1508.h: 9848: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1508.h: 9850: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1508.h: 9852: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1508.h: 9854: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1508.h: 9856: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1508.h: 9858: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1508.h: 9860: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1508.h: 9862: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1508.h: 9864: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1508.h: 9866: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1508.h: 9868: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1508.h: 9870: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1508.h: 9872: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1508.h: 9874: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1508.h: 9876: extern volatile __bit CLC4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1508.h: 9878: extern volatile __bit CLC4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1508.h: 9880: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1508.h: 9882: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1508.h: 9884: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1508.h: 9886: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1508.h: 9888: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1508.h: 9890: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1508.h: 9892: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1508.h: 9894: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1508.h: 9896: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1508.h: 9898: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1508.h: 9900: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1508.h: 9902: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1508.h: 9904: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1508.h: 9906: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1508.h: 9908: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1508.h: 9910: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1508.h: 9912: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1508.h: 9914: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16f1508.h: 9916: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1508.h: 9918: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1508.h: 9920: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1508.h: 9922: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1508.h: 9924: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1508.h: 9926: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1508.h: 9928: extern volatile __bit DBGIN0 @ (((unsigned) &ICDINSTL)*8) + 0;
[; ;pic16f1508.h: 9930: extern volatile __bit DBGIN1 @ (((unsigned) &ICDINSTL)*8) + 1;
[; ;pic16f1508.h: 9932: extern volatile __bit DBGIN10 @ (((unsigned) &ICDINSTH)*8) + 2;
[; ;pic16f1508.h: 9934: extern volatile __bit DBGIN11 @ (((unsigned) &ICDINSTH)*8) + 3;
[; ;pic16f1508.h: 9936: extern volatile __bit DBGIN12 @ (((unsigned) &ICDINSTH)*8) + 4;
[; ;pic16f1508.h: 9938: extern volatile __bit DBGIN13 @ (((unsigned) &ICDINSTH)*8) + 5;
[; ;pic16f1508.h: 9940: extern volatile __bit DBGIN2 @ (((unsigned) &ICDINSTL)*8) + 2;
[; ;pic16f1508.h: 9942: extern volatile __bit DBGIN3 @ (((unsigned) &ICDINSTL)*8) + 3;
[; ;pic16f1508.h: 9944: extern volatile __bit DBGIN4 @ (((unsigned) &ICDINSTL)*8) + 4;
[; ;pic16f1508.h: 9946: extern volatile __bit DBGIN5 @ (((unsigned) &ICDINSTL)*8) + 5;
[; ;pic16f1508.h: 9948: extern volatile __bit DBGIN6 @ (((unsigned) &ICDINSTL)*8) + 6;
[; ;pic16f1508.h: 9950: extern volatile __bit DBGIN7 @ (((unsigned) &ICDINSTL)*8) + 7;
[; ;pic16f1508.h: 9952: extern volatile __bit DBGIN8 @ (((unsigned) &ICDINSTH)*8) + 0;
[; ;pic16f1508.h: 9954: extern volatile __bit DBGIN9 @ (((unsigned) &ICDINSTH)*8) + 1;
[; ;pic16f1508.h: 9956: extern volatile __bit DBGINEX @ (((unsigned) &ICDCON0)*8) + 3;
[; ;pic16f1508.h: 9958: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1508.h: 9960: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1508.h: 9962: extern volatile __bit DEVSEL0 @ (((unsigned) &DEVSEL)*8) + 0;
[; ;pic16f1508.h: 9964: extern volatile __bit DEVSEL1 @ (((unsigned) &DEVSEL)*8) + 1;
[; ;pic16f1508.h: 9966: extern volatile __bit DEVSEL2 @ (((unsigned) &DEVSEL)*8) + 2;
[; ;pic16f1508.h: 9968: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1508.h: 9970: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1508.h: 9972: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1508.h: 9974: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1508.h: 9976: extern volatile __bit FREEZ @ (((unsigned) &ICDCON0)*8) + 6;
[; ;pic16f1508.h: 9978: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1508.h: 9980: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1508.h: 9982: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1508.h: 9984: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1508.h: 9986: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1508.h: 9988: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1508.h: 9990: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1508.h: 9992: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16f1508.h: 9994: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16f1508.h: 9996: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1508.h: 9998: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1508.h: 10000: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1508.h: 10002: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1508.h: 10004: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1508.h: 10006: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1508.h: 10008: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1508.h: 10010: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1508.h: 10012: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1508.h: 10014: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1508.h: 10016: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1508.h: 10018: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1508.h: 10020: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1508.h: 10022: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1508.h: 10024: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1508.h: 10026: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1508.h: 10028: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1508.h: 10030: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1508.h: 10032: extern volatile __bit INBUG @ (((unsigned) &ICDCON0)*8) + 7;
[; ;pic16f1508.h: 10034: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1508.h: 10036: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1508.h: 10038: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1508.h: 10040: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1508.h: 10042: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1508.h: 10044: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1508.h: 10046: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1508.h: 10048: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1508.h: 10050: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1508.h: 10052: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1508.h: 10054: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1508.h: 10056: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1508.h: 10058: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1508.h: 10060: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1508.h: 10062: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1508.h: 10064: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1508.h: 10066: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1508.h: 10068: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1508.h: 10070: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1508.h: 10072: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1508.h: 10074: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1508.h: 10076: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1508.h: 10078: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1508.h: 10080: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1508.h: 10082: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1508.h: 10084: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1508.h: 10086: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1508.h: 10088: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1508.h: 10090: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1508.h: 10092: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1508.h: 10094: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1508.h: 10096: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1508.h: 10098: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1508.h: 10100: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1508.h: 10102: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1508.h: 10104: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1508.h: 10106: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1508.h: 10108: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1508.h: 10110: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1508.h: 10112: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1508.h: 10114: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1508.h: 10116: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1508.h: 10118: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1508.h: 10120: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1508.h: 10122: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1508.h: 10124: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1508.h: 10126: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1508.h: 10128: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1508.h: 10130: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1508.h: 10132: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1508.h: 10134: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1508.h: 10136: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1508.h: 10138: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1508.h: 10140: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1508.h: 10142: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1508.h: 10144: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1508.h: 10146: extern volatile __bit LAT_ICDCLK @ (((unsigned) &ICDIO)*8) + 4;
[; ;pic16f1508.h: 10148: extern volatile __bit LAT_ICDDAT @ (((unsigned) &ICDIO)*8) + 5;
[; ;pic16f1508.h: 10150: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1508.h: 10152: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1508.h: 10154: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1508.h: 10156: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1508.h: 10158: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1508.h: 10160: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1508.h: 10162: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1508.h: 10164: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1508.h: 10166: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1508.h: 10168: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1508.h: 10170: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1508.h: 10172: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1508.h: 10174: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1508.h: 10176: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1508.h: 10178: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1508.h: 10180: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1508.h: 10182: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1508.h: 10184: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1508.h: 10186: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1508.h: 10188: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1508.h: 10190: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1508.h: 10192: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1508.h: 10194: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1508.h: 10196: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1508.h: 10198: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1508.h: 10200: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1508.h: 10202: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1508.h: 10204: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1508.h: 10206: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1508.h: 10208: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1508.h: 10210: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1508.h: 10212: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1508.h: 10214: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1508.h: 10216: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1508.h: 10218: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1508.h: 10220: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1508.h: 10222: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1508.h: 10224: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1508.h: 10226: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1508.h: 10228: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1508.h: 10230: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1508.h: 10232: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1508.h: 10234: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1508.h: 10236: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1508.h: 10238: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1508.h: 10240: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1508.h: 10242: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1508.h: 10244: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1508.h: 10246: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1508.h: 10248: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1508.h: 10250: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1508.h: 10252: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1508.h: 10254: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1508.h: 10256: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1508.h: 10258: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1508.h: 10260: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1508.h: 10262: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1508.h: 10264: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1508.h: 10266: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1508.h: 10268: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1508.h: 10270: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1508.h: 10272: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1508.h: 10274: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1508.h: 10276: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1508.h: 10278: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1508.h: 10280: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1508.h: 10282: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1508.h: 10284: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1508.h: 10286: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1508.h: 10288: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1508.h: 10290: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1508.h: 10292: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1508.h: 10294: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1508.h: 10296: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1508.h: 10298: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1508.h: 10300: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1508.h: 10302: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1508.h: 10304: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1508.h: 10306: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1508.h: 10308: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1508.h: 10310: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1508.h: 10312: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1508.h: 10314: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1508.h: 10316: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1508.h: 10318: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1508.h: 10320: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1508.h: 10322: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1508.h: 10324: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1508.h: 10326: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1508.h: 10328: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1508.h: 10330: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1508.h: 10332: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1508.h: 10334: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1508.h: 10336: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1508.h: 10338: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1508.h: 10340: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1508.h: 10342: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1508.h: 10344: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1508.h: 10346: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1508.h: 10348: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1508.h: 10350: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1508.h: 10352: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1508.h: 10354: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1508.h: 10356: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1508.h: 10358: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1508.h: 10360: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1508.h: 10362: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1508.h: 10364: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1508.h: 10366: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1508.h: 10368: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1508.h: 10370: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1508.h: 10372: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1508.h: 10374: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1508.h: 10376: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1508.h: 10378: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1508.h: 10380: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1508.h: 10382: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1508.h: 10384: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1508.h: 10386: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL0)*8) + 5;
[; ;pic16f1508.h: 10388: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL0)*8) + 6;
[; ;pic16f1508.h: 10390: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1508.h: 10392: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1508.h: 10394: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1508.h: 10396: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1508.h: 10398: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL1)*8) + 5;
[; ;pic16f1508.h: 10400: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL1)*8) + 6;
[; ;pic16f1508.h: 10402: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1508.h: 10404: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1508.h: 10406: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1508.h: 10408: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1508.h: 10410: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1508.h: 10412: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1508.h: 10414: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1508.h: 10416: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1508.h: 10418: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1508.h: 10420: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1508.h: 10422: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1508.h: 10424: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1508.h: 10426: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1508.h: 10428: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1508.h: 10430: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1508.h: 10432: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1508.h: 10434: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1508.h: 10436: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1508.h: 10438: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1508.h: 10440: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1508.h: 10442: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1508.h: 10444: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1508.h: 10446: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1508.h: 10448: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1508.h: 10450: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1508.h: 10452: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1508.h: 10454: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1508.h: 10456: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1508.h: 10458: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1508.h: 10460: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1508.h: 10462: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1508.h: 10464: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1508.h: 10466: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1508.h: 10468: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1508.h: 10470: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1508.h: 10472: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1508.h: 10474: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1508.h: 10476: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1508.h: 10478: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1508.h: 10480: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1508.h: 10482: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1508.h: 10484: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1508.h: 10486: extern volatile __bit LC3OE @ (((unsigned) &CLC3CON)*8) + 6;
[; ;pic16f1508.h: 10488: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1508.h: 10490: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1508.h: 10492: extern volatile __bit LC4D1S0 @ (((unsigned) &CLC4SEL0)*8) + 0;
[; ;pic16f1508.h: 10494: extern volatile __bit LC4D1S1 @ (((unsigned) &CLC4SEL0)*8) + 1;
[; ;pic16f1508.h: 10496: extern volatile __bit LC4D1S2 @ (((unsigned) &CLC4SEL0)*8) + 2;
[; ;pic16f1508.h: 10498: extern volatile __bit LC4D2S0 @ (((unsigned) &CLC4SEL0)*8) + 4;
[; ;pic16f1508.h: 10500: extern volatile __bit LC4D2S1 @ (((unsigned) &CLC4SEL0)*8) + 5;
[; ;pic16f1508.h: 10502: extern volatile __bit LC4D2S2 @ (((unsigned) &CLC4SEL0)*8) + 6;
[; ;pic16f1508.h: 10504: extern volatile __bit LC4D3S0 @ (((unsigned) &CLC4SEL1)*8) + 0;
[; ;pic16f1508.h: 10506: extern volatile __bit LC4D3S1 @ (((unsigned) &CLC4SEL1)*8) + 1;
[; ;pic16f1508.h: 10508: extern volatile __bit LC4D3S2 @ (((unsigned) &CLC4SEL1)*8) + 2;
[; ;pic16f1508.h: 10510: extern volatile __bit LC4D4S0 @ (((unsigned) &CLC4SEL1)*8) + 4;
[; ;pic16f1508.h: 10512: extern volatile __bit LC4D4S1 @ (((unsigned) &CLC4SEL1)*8) + 5;
[; ;pic16f1508.h: 10514: extern volatile __bit LC4D4S2 @ (((unsigned) &CLC4SEL1)*8) + 6;
[; ;pic16f1508.h: 10516: extern volatile __bit LC4EN @ (((unsigned) &CLC4CON)*8) + 7;
[; ;pic16f1508.h: 10518: extern volatile __bit LC4G1D1N @ (((unsigned) &CLC4GLS0)*8) + 0;
[; ;pic16f1508.h: 10520: extern volatile __bit LC4G1D1T @ (((unsigned) &CLC4GLS0)*8) + 1;
[; ;pic16f1508.h: 10522: extern volatile __bit LC4G1D2N @ (((unsigned) &CLC4GLS0)*8) + 2;
[; ;pic16f1508.h: 10524: extern volatile __bit LC4G1D2T @ (((unsigned) &CLC4GLS0)*8) + 3;
[; ;pic16f1508.h: 10526: extern volatile __bit LC4G1D3N @ (((unsigned) &CLC4GLS0)*8) + 4;
[; ;pic16f1508.h: 10528: extern volatile __bit LC4G1D3T @ (((unsigned) &CLC4GLS0)*8) + 5;
[; ;pic16f1508.h: 10530: extern volatile __bit LC4G1D4N @ (((unsigned) &CLC4GLS0)*8) + 6;
[; ;pic16f1508.h: 10532: extern volatile __bit LC4G1D4T @ (((unsigned) &CLC4GLS0)*8) + 7;
[; ;pic16f1508.h: 10534: extern volatile __bit LC4G1POL @ (((unsigned) &CLC4POL)*8) + 0;
[; ;pic16f1508.h: 10536: extern volatile __bit LC4G2D1N @ (((unsigned) &CLC4GLS1)*8) + 0;
[; ;pic16f1508.h: 10538: extern volatile __bit LC4G2D1T @ (((unsigned) &CLC4GLS1)*8) + 1;
[; ;pic16f1508.h: 10540: extern volatile __bit LC4G2D2N @ (((unsigned) &CLC4GLS1)*8) + 2;
[; ;pic16f1508.h: 10542: extern volatile __bit LC4G2D2T @ (((unsigned) &CLC4GLS1)*8) + 3;
[; ;pic16f1508.h: 10544: extern volatile __bit LC4G2D3N @ (((unsigned) &CLC4GLS1)*8) + 4;
[; ;pic16f1508.h: 10546: extern volatile __bit LC4G2D3T @ (((unsigned) &CLC4GLS1)*8) + 5;
[; ;pic16f1508.h: 10548: extern volatile __bit LC4G2D4N @ (((unsigned) &CLC4GLS1)*8) + 6;
[; ;pic16f1508.h: 10550: extern volatile __bit LC4G2D4T @ (((unsigned) &CLC4GLS1)*8) + 7;
[; ;pic16f1508.h: 10552: extern volatile __bit LC4G2POL @ (((unsigned) &CLC4POL)*8) + 1;
[; ;pic16f1508.h: 10554: extern volatile __bit LC4G3D1N @ (((unsigned) &CLC4GLS2)*8) + 0;
[; ;pic16f1508.h: 10556: extern volatile __bit LC4G3D1T @ (((unsigned) &CLC4GLS2)*8) + 1;
[; ;pic16f1508.h: 10558: extern volatile __bit LC4G3D2N @ (((unsigned) &CLC4GLS2)*8) + 2;
[; ;pic16f1508.h: 10560: extern volatile __bit LC4G3D2T @ (((unsigned) &CLC4GLS2)*8) + 3;
[; ;pic16f1508.h: 10562: extern volatile __bit LC4G3D3N @ (((unsigned) &CLC4GLS2)*8) + 4;
[; ;pic16f1508.h: 10564: extern volatile __bit LC4G3D3T @ (((unsigned) &CLC4GLS2)*8) + 5;
[; ;pic16f1508.h: 10566: extern volatile __bit LC4G3D4N @ (((unsigned) &CLC4GLS2)*8) + 6;
[; ;pic16f1508.h: 10568: extern volatile __bit LC4G3D4T @ (((unsigned) &CLC4GLS2)*8) + 7;
[; ;pic16f1508.h: 10570: extern volatile __bit LC4G3POL @ (((unsigned) &CLC4POL)*8) + 2;
[; ;pic16f1508.h: 10572: extern volatile __bit LC4G4D1N @ (((unsigned) &CLC4GLS3)*8) + 0;
[; ;pic16f1508.h: 10574: extern volatile __bit LC4G4D1T @ (((unsigned) &CLC4GLS3)*8) + 1;
[; ;pic16f1508.h: 10576: extern volatile __bit LC4G4D2N @ (((unsigned) &CLC4GLS3)*8) + 2;
[; ;pic16f1508.h: 10578: extern volatile __bit LC4G4D2T @ (((unsigned) &CLC4GLS3)*8) + 3;
[; ;pic16f1508.h: 10580: extern volatile __bit LC4G4D3N @ (((unsigned) &CLC4GLS3)*8) + 4;
[; ;pic16f1508.h: 10582: extern volatile __bit LC4G4D3T @ (((unsigned) &CLC4GLS3)*8) + 5;
[; ;pic16f1508.h: 10584: extern volatile __bit LC4G4D4N @ (((unsigned) &CLC4GLS3)*8) + 6;
[; ;pic16f1508.h: 10586: extern volatile __bit LC4G4D4T @ (((unsigned) &CLC4GLS3)*8) + 7;
[; ;pic16f1508.h: 10588: extern volatile __bit LC4G4POL @ (((unsigned) &CLC4POL)*8) + 3;
[; ;pic16f1508.h: 10590: extern volatile __bit LC4INTN @ (((unsigned) &CLC4CON)*8) + 3;
[; ;pic16f1508.h: 10592: extern volatile __bit LC4INTP @ (((unsigned) &CLC4CON)*8) + 4;
[; ;pic16f1508.h: 10594: extern volatile __bit LC4MODE0 @ (((unsigned) &CLC4CON)*8) + 0;
[; ;pic16f1508.h: 10596: extern volatile __bit LC4MODE1 @ (((unsigned) &CLC4CON)*8) + 1;
[; ;pic16f1508.h: 10598: extern volatile __bit LC4MODE2 @ (((unsigned) &CLC4CON)*8) + 2;
[; ;pic16f1508.h: 10600: extern volatile __bit LC4OE @ (((unsigned) &CLC4CON)*8) + 6;
[; ;pic16f1508.h: 10602: extern volatile __bit LC4OUT @ (((unsigned) &CLC4CON)*8) + 5;
[; ;pic16f1508.h: 10604: extern volatile __bit LC4POL @ (((unsigned) &CLC4POL)*8) + 7;
[; ;pic16f1508.h: 10606: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1508.h: 10608: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1508.h: 10610: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1508.h: 10612: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1508.h: 10614: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1508.h: 10616: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1508.h: 10618: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1508.h: 10620: extern volatile __bit MCLC4OUT @ (((unsigned) &CLCDATA)*8) + 3;
[; ;pic16f1508.h: 10622: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1508.h: 10624: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1508.h: 10626: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1508.h: 10628: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1508.h: 10630: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1508.h: 10632: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1508.h: 10634: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1508.h: 10636: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1508.h: 10638: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1508.h: 10640: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1508.h: 10642: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1508.h: 10644: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1508.h: 10646: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1508.h: 10648: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1508.h: 10650: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1508.h: 10652: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1508.h: 10654: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1508.h: 10656: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1508.h: 10658: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1508.h: 10660: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1508.h: 10662: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1508.h: 10664: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1508.h: 10666: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1508.h: 10668: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1508.h: 10670: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1508.h: 10672: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1508.h: 10674: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1508.h: 10676: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1508.h: 10678: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1508.h: 10680: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1508.h: 10682: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1508.h: 10684: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1508.h: 10686: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1508.h: 10688: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1508.h: 10690: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1508.h: 10692: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1508.h: 10694: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1508.h: 10696: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1508.h: 10698: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1508.h: 10700: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1508.h: 10702: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1508.h: 10704: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1508.h: 10706: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1508.h: 10708: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1508.h: 10710: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1508.h: 10712: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1508.h: 10714: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1508.h: 10716: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1508.h: 10718: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1508.h: 10720: extern volatile __bit NCOSEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1508.h: 10722: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1508.h: 10724: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1508.h: 10726: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1508.h: 10728: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1508.h: 10730: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1508.h: 10732: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1508.h: 10734: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1508.h: 10736: extern volatile __bit PORT_ICDCLK @ (((unsigned) &ICDIO)*8) + 6;
[; ;pic16f1508.h: 10738: extern volatile __bit PORT_ICDDAT @ (((unsigned) &ICDIO)*8) + 7;
[; ;pic16f1508.h: 10740: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1508.h: 10742: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1508.h: 10744: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1508.h: 10746: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1508.h: 10748: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1508.h: 10750: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1508.h: 10752: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1508.h: 10754: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1508.h: 10756: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1508.h: 10758: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1508.h: 10760: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1508.h: 10762: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1508.h: 10764: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1508.h: 10766: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1508.h: 10768: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1508.h: 10770: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1508.h: 10772: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1508.h: 10774: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1508.h: 10776: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1508.h: 10778: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1508.h: 10780: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1508.h: 10782: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1508.h: 10784: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1508.h: 10786: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1508.h: 10788: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1508.h: 10790: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1508.h: 10792: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1508.h: 10794: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1508.h: 10796: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1508.h: 10798: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1508.h: 10800: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1508.h: 10802: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1508.h: 10804: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1508.h: 10806: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1508.h: 10808: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1508.h: 10810: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1508.h: 10812: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1508.h: 10814: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1508.h: 10816: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1508.h: 10818: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1508.h: 10820: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1508.h: 10822: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1508.h: 10824: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1508.h: 10826: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1508.h: 10828: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1508.h: 10830: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1508.h: 10832: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1508.h: 10834: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1508.h: 10836: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1508.h: 10838: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1508.h: 10840: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1508.h: 10842: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1508.h: 10844: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1508.h: 10846: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1508.h: 10848: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1508.h: 10850: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1508.h: 10852: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1508.h: 10854: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1508.h: 10856: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1508.h: 10858: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1508.h: 10860: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1508.h: 10862: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1508.h: 10864: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1508.h: 10866: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1508.h: 10868: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1508.h: 10870: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1508.h: 10872: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1508.h: 10874: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1508.h: 10876: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1508.h: 10878: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1508.h: 10880: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1508.h: 10882: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1508.h: 10884: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1508.h: 10886: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1508.h: 10888: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1508.h: 10890: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1508.h: 10892: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1508.h: 10894: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1508.h: 10896: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1508.h: 10898: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1508.h: 10900: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1508.h: 10902: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1508.h: 10904: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1508.h: 10906: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1508.h: 10908: extern volatile __bit RSTVEC @ (((unsigned) &ICDCON0)*8) + 0;
[; ;pic16f1508.h: 10910: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1508.h: 10912: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1508.h: 10914: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1508.h: 10916: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1508.h: 10918: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1508.h: 10920: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1508.h: 10922: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1508.h: 10924: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1508.h: 10926: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1508.h: 10928: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1508.h: 10930: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1508.h: 10932: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1508.h: 10934: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1508.h: 10936: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1508.h: 10938: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1508.h: 10940: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1508.h: 10942: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1508.h: 10944: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1508.h: 10946: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1508.h: 10948: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1508.h: 10950: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1508.h: 10952: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1508.h: 10954: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1508.h: 10956: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1508.h: 10958: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1508.h: 10960: extern volatile __bit SSTEP @ (((unsigned) &ICDCON0)*8) + 5;
[; ;pic16f1508.h: 10962: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1508.h: 10964: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1508.h: 10966: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1508.h: 10968: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1508.h: 10970: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1508.h: 10972: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1508.h: 10974: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1508.h: 10976: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1508.h: 10978: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1508.h: 10980: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1508.h: 10982: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1508.h: 10984: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1508.h: 10986: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1508.h: 10988: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1508.h: 10990: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1508.h: 10992: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1508.h: 10994: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1508.h: 10996: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1508.h: 10998: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1508.h: 11000: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1508.h: 11002: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1508.h: 11004: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1508.h: 11006: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1508.h: 11008: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1508.h: 11010: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1508.h: 11012: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1508.h: 11014: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1508.h: 11016: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1508.h: 11018: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1508.h: 11020: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1508.h: 11022: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1508.h: 11024: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1508.h: 11026: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1508.h: 11028: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1508.h: 11030: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1508.h: 11032: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1508.h: 11034: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1508.h: 11036: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1508.h: 11038: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1508.h: 11040: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1508.h: 11042: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1508.h: 11044: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1508.h: 11046: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1508.h: 11048: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1508.h: 11050: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1508.h: 11052: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1508.h: 11054: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1508.h: 11056: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1508.h: 11058: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1508.h: 11060: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1508.h: 11062: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1508.h: 11064: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1508.h: 11066: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1508.h: 11068: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1508.h: 11070: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1508.h: 11072: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1508.h: 11074: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1508.h: 11076: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1508.h: 11078: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1508.h: 11080: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1508.h: 11082: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1508.h: 11084: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1508.h: 11086: extern volatile __bit TRIS_ICDCLK @ (((unsigned) &ICDIO)*8) + 2;
[; ;pic16f1508.h: 11088: extern volatile __bit TRIS_ICDDAT @ (((unsigned) &ICDIO)*8) + 3;
[; ;pic16f1508.h: 11090: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1508.h: 11092: extern volatile __bit TRP0HLTF @ (((unsigned) &ICDSTAT)*8) + 6;
[; ;pic16f1508.h: 11094: extern volatile __bit TRP1HLTF @ (((unsigned) &ICDSTAT)*8) + 7;
[; ;pic16f1508.h: 11096: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1508.h: 11098: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1508.h: 11100: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1508.h: 11102: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1508.h: 11104: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1508.h: 11106: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1508.h: 11108: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1508.h: 11110: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1508.h: 11112: extern volatile __bit USRHLTF @ (((unsigned) &ICDSTAT)*8) + 1;
[; ;pic16f1508.h: 11114: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1508.h: 11116: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1508.h: 11118: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1508.h: 11120: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1508.h: 11122: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1508.h: 11124: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1508.h: 11126: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1508.h: 11128: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1508.h: 11130: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1508.h: 11132: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1508.h: 11134: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1508.h: 11136: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1508.h: 11138: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1508.h: 11140: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1508.h: 11142: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1508.h: 11144: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1508.h: 11146: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1508.h: 11148: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1508.h: 11150: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1508.h: 11152: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1508.h: 11154: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1508.h: 11156: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1508.h: 11158: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1508.h: 11160: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1508.h: 11162: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1508.h: 11164: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1508.h: 11166: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1508.h: 11168: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1508.h: 11170: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1508.h: 11172: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1508.h: 11174: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1508.h: 11176: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;pin_manager.h: 195: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 207: void PIN_MANAGER_IOC(void);
[; ;stdbool.h: 12: typedef unsigned char bool;
"51 mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize `(v ~T0 @X0 1 ef ]
"52
{
[; ;pin_manager.c: 51: void PIN_MANAGER_Initialize(void)
[; ;pin_manager.c: 52: {
[e :U _PIN_MANAGER_Initialize ]
[f ]
[; ;pin_manager.c: 56: LATA = 0x00;
"56
[e = _LATA -> -> 0 `i `uc ]
[; ;pin_manager.c: 57: LATB = 0x00;
"57
[e = _LATB -> -> 0 `i `uc ]
[; ;pin_manager.c: 58: LATC = 0x00;
"58
[e = _LATC -> -> 0 `i `uc ]
[; ;pin_manager.c: 63: TRISA = 0x09;
"63
[e = _TRISA -> -> 9 `i `uc ]
[; ;pin_manager.c: 64: TRISB = 0x70;
"64
[e = _TRISB -> -> 112 `i `uc ]
[; ;pin_manager.c: 65: TRISC = 0xCF;
"65
[e = _TRISC -> -> 207 `i `uc ]
[; ;pin_manager.c: 70: ANSELC = 0xCE;
"70
[e = _ANSELC -> -> 206 `i `uc ]
[; ;pin_manager.c: 71: ANSELB = 0x10;
"71
[e = _ANSELB -> -> 16 `i `uc ]
[; ;pin_manager.c: 72: ANSELA = 0x17;
"72
[e = _ANSELA -> -> 23 `i `uc ]
[; ;pin_manager.c: 77: WPUB = 0xF0;
"77
[e = _WPUB -> -> 240 `i `uc ]
[; ;pin_manager.c: 78: WPUA = 0x3F;
"78
[e = _WPUA -> -> 63 `i `uc ]
[; ;pin_manager.c: 79: OPTION_REGbits.nWPUEN = 0;
"79
[e = . . _OPTION_REGbits 0 5 -> -> 0 `i `uc ]
[; ;pin_manager.c: 85: APFCON = 0x00;
"85
[e = _APFCON -> -> 0 `i `uc ]
[; ;pin_manager.c: 90: }
"90
[e :UE 444 ]
}
"92
[v _PIN_MANAGER_IOC `(v ~T0 @X0 1 ef ]
"93
{
[; ;pin_manager.c: 92: void PIN_MANAGER_IOC(void)
[; ;pin_manager.c: 93: {
[e :U _PIN_MANAGER_IOC ]
[f ]
[; ;pin_manager.c: 95: }
"95
[e :UE 445 ]
}
