Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dca98b74c1484b9cb7e8cba0964c0f4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot font_test_top_tb_behav xil_defaultlib.font_test_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture exp_fsmd_arch of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.Asciiconve [asciiconve_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockNBtn [clocknbtn_default]
Compiling architecture arch of entity xil_defaultlib.font_test_gen [font_test_gen_default]
Compiling architecture arch of entity xil_defaultlib.font_test_top [font_test_top_default]
Compiling architecture behavioral of entity xil_defaultlib.font_test_top_tb
Built simulation snapshot font_test_top_tb_behav
