Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun May 26 22:41:26 2019
| Host         : DESKTOP-UC8P8VC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      2 |            1 |
|      4 |            4 |
|      7 |            5 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             188 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             191 |           52 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|                  Clock Signal                  | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|  design_1_i/clock_10_1/inst/d_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/clock_10_1/inst/b_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/f_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/clock_10_1/inst/e_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/clock_10_1/inst/a_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/clock_10_1/inst/c_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/clock_5_0/inst/f_reg/G0            |               |                                             |                1 |              1 |
|  design_1_i/clock_5_0/inst/h_reg/G0            |               |                                             |                1 |              1 |
|  design_1_i/clock_5_0/inst/c_reg/G0            |               |                                             |                1 |              1 |
|  design_1_i/clock_10_1/inst/f_reg/G0           |               |                                             |                1 |              1 |
|  design_1_i/clock_5_0/inst/d_reg/G0            |               |                                             |                1 |              1 |
|  design_1_i/clock_5_0/inst/e_reg/G0            |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/b_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/a_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/c_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/d_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/e_reg/G0             |               |                                             |                1 |              1 |
|  design_1_i/amount_0/inst/a_reg_i_2_n_0        |               | design_1_i/amount_0/inst/g_reg_i_2_n_0      |                1 |              1 |
|  design_1_i/clock_10_1/inst/a_reg_i_2_n_0      |               | design_1_i/clock_10_1/inst/g_reg_i_2_n_0    |                1 |              1 |
|  design_1_i/clock_5_0/inst/d_reg_i_2_n_0       |               | design_1_i/clock_5_0/inst/g_reg_i_2_n_0     |                1 |              1 |
|  design_1_i/xishi2_0/inst/outp1                |               |                                             |                1 |              1 |
|  design_1_i/xishi2_0/inst/outp2                |               |                                             |                1 |              1 |
|  enter_IBUF_BUFG                               |               |                                             |                2 |              2 |
|  design_1_i/cnt_0/inst/a_reg_i_2_n_0           |               |                                             |                1 |              4 |
|  design_1_i/cnt_1/inst/a_reg_i_2_n_0           |               |                                             |                1 |              4 |
|  design_1_i/cnt_2/inst/a_reg_i_2_n_0           |               |                                             |                2 |              4 |
|  design_1_i/cnt_3/inst/a_reg_i_2_n_0           |               |                                             |                1 |              4 |
|  design_1_i/cnt_0/inst/a_reg_i_2_n_0           |               | design_1_i/cnt_0/inst/a_reg_i_3_n_0         |                3 |              7 |
|  design_1_i/cnt_3/inst/a_reg_i_2_n_0           |               | design_1_i/cnt_3/inst/a_reg_i_3_n_0         |                2 |              7 |
|  design_1_i/cnt_1/inst/a_reg_i_2_n_0           |               | design_1_i/cnt_1/inst/a_reg_i_3_n_0         |                2 |              7 |
|  design_1_i/jiepai_0/inst/q1_reg_i_2_n_0       |               |                                             |                4 |              7 |
|  design_1_i/cnt_2/inst/a_reg_i_2_n_0           |               | design_1_i/cnt_2/inst/a_reg_i_3_n_0         |                2 |              7 |
|  design_1_i/compar_0/inst/code_reg[15]_i_1_n_0 |               |                                             |                4 |             16 |
|  design_1_i/xishi2_0/inst/outp2                | ent_IBUF      | design_1_i/clock_10_1/inst/Q                |                8 |             32 |
|  design_1_i/xishi_0/inst/outp                  |               | design_1_i/jiepai_0/inst/clear              |                8 |             32 |
|  d1_IBUF_BUFG                                  |               |                                             |               14 |             32 |
|  clk_IBUF_BUFG                                 |               | design_1_i/xishi2_0/inst/clear              |                8 |             32 |
|  clk_IBUF_BUFG                                 |               | design_1_i/xishi2_0/inst/cnt21_carry__2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG                                 |               | design_1_i/xishi_0/inst/clear               |                8 |             32 |
|  d3_IBUF_BUFG                                  |               |                                             |               11 |             32 |
|  d4_IBUF_BUFG                                  |               |                                             |               15 |             32 |
|  d2_IBUF_BUFG                                  |               |                                             |               13 |             32 |
|  design_1_i/xishi2_0/inst/outp1                | ent_IBUF      | design_1_i/clock_5_0/inst/Q                 |                8 |             32 |
|  enter_IBUF_BUFG                               |               | design_1_i/amount_0/inst/Q0__15             |                8 |             32 |
+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+


