<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  lab12
Project Path         :  U:\ECE 270\lab practice\lab12
Project Fitted on    :  Tue Apr 25 19:20:10 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project 'lab12' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.02 secs
Partition Time                  0.08 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                30
Total Logic Functions           111
  Total Output Pins             29
  Total Bidir I/O Pins          11
  Total Buried Nodes            71
Total Flip-Flops                55
  Total D Flip-Flops            51
  Total T Flip-Flops            4
  Total Latches                 0
Total Product Terms             617

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     1
Total Unique Clocks             7
Total Unique Clock Enables      0
Total Unique Resets             3
Total Unique Presets            3

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256      110    146    -->    42
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      256    320    -->    44
Logical Product Terms            1280      515    765    -->    40
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      109    147    -->    42

Control Product Terms:
  GLB Clock/Clock Enables          16       10      6    -->    62
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       14    242    -->     5
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        1    255    -->     0
  Macrocell Presets               256        1    255    -->     0

Global Routing Pool               356       78    278    -->    21
  GRP from IFB                     ..        9     ..    -->    ..
    (from input signals)           ..        9     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       69     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      2    13    15      5/6      0    9      0              7       31        9
  GLB    B      6     9    15      6/6      0    8      0              8       26       10
  GLB    C     14     0    14      0/6      0    2      6              8       47       11
  GLB    D     11     0    11      0/6      0    1      3             12       31        7
-------------------------------------------------------------------------------------------
  GLB    E      3     8    11      4/6      0    3      0             13       34        8
  GLB    F      6     4    10      6/6      0    8      0              8       27        8
  GLB    G     11     4    15      3/6      0    5      0             11       23        6
  GLB    H      6     4    10      6/6      0    6      0             10       22        6
-------------------------------------------------------------------------------------------
  GLB    I     18    10    28      6/6      0   12      0              4       33       12
  GLB    J      3     4     7      0/6      0    6      0             10       21        6
  GLB    K      6    13    19      6/6      0    7      0              9       36       10
  GLB    L     15     8    23      6/6      0    6      0             10       48       11
-------------------------------------------------------------------------------------------
  GLB    M     12    11    23      6/6      0   12      0              4       35       12
  GLB    N      1    18    19      6/6      0    7      0              9       28        8
  GLB    O      4    11    15      3/6      0    4      2             10       36        9
  GLB    P     12     9    21      5/6      0   13      0              3       37       13
-------------------------------------------------------------------------------------------
TOTALS:       130   126   256     68/96     0  109     11            136      515      146

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         3      0      0      0      0
  GLB    B   1      0         1      0      0      1      1
  GLB    C   1      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         1      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         2      0      0      0      0
  GLB    J   1      0         0      0      0      0      0
  GLB    K   1      0         2      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   1      0         1      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   1      0         4      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |<A href=#10>DIP4</A>|
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |<A href=#11>DIP5</A>|
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |<A href=#12>DIP6</A>|
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |<A href=#13>DIP7</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Input |<A href=#25>LED7</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Input |<A href=#24>LED6</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Input |<A href=#23>LED5</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Input |<A href=#22>LED4</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         |Tri-Out|<A href=#21>LED3</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         |Tri-Out|<A href=#20>LED2</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         |Tri-Out|<A href=#19>LED1</A>|
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         |Tri-Out|<A href=#18>LED0</A>|
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|<A href=#55>DIS4a</A>|
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|<A href=#56>DIS4b</A>|
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|<A href=#57>DIS4c</A>|
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|<A href=#58>DIS4d</A>|
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|<A href=#59>DIS4e</A>|
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|<A href=#60>DIS4f</A>|
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|<A href=#61>DIS4g</A>|
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |<A href=#14>S1_NC</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |<A href=#15>S1_NO</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |<A href=#16>S2_NC</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |<A href=#17>S2_NO</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Input |<A href=#75>LED29</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#74>LED28</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#9>DIP3</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#8>DIP2</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#7>DIP1</A>|
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |<A href=#6>DIP0</A>|
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|<A href=#40>DIS1g</A>|
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|<A href=#39>DIS1f</A>|
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|<A href=#38>DIS1e</A>|
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|<A href=#37>DIS1d</A>|
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|<A href=#36>DIS1c</A>|
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|<A href=#35>DIS1b</A>|
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|<A href=#34>DIS1a</A>|
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|<A href=#47>DIS2g</A>|
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|<A href=#46>DIS2f</A>|
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|<A href=#45>DIS2e</A>|
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|<A href=#44>DIS2d</A>|
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|<A href=#43>DIS2c</A>|
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|<A href=#42>DIS2b</A>|
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|<A href=#41>DIS2a</A>|
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |<A href=#66>LED20</A>|
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |<A href=#67>LED21</A>|
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |<A href=#68>LED22</A>|
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |<A href=#69>LED23</A>|
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |<A href=#70>LED24</A>|
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |<A href=#71>LED25</A>|
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |<A href=#72>LED26</A>|
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |<A href=#73>LED27</A>|
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|<A href=#54>DIS3g</A>|
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|<A href=#53>DIS3f</A>|
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|<A href=#52>DIS3e</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|<A href=#51>DIS3d</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|<A href=#50>DIS3c</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|<A href=#49>DIS3b</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|<A href=#48>DIS3a</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Input |<A href=#33>LED15</A>|
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |<A href=#32>LED14</A>|
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |<A href=#31>LED13</A>|
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |<A href=#30>LED12</A>|
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         |Tri-Out|<A href=#29>LED11</A>|
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         |Tri-Out|<A href=#28>LED10</A>|
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         |Tri-Out|<A href=#27>LED9</A>|
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         |Tri-Out|<A href=#26>LED8</A>|
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         |Tri-Out|<A href=#62>LED16</A>|
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         |Tri-Out|<A href=#63>LED17</A>|
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         |Tri-Out|<A href=#64>LED18</A>|
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |<A href=#65>LED19</A>|
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>-------------------------------------------------
  79   K  I/O   5  -B-D--G-------OP    Down <A name=6>DIP0</A>
  78   K  I/O   5  -B-D--G-------OP    Down <A name=7>DIP1</A>
  77   K  I/O   6  -B-D-FG-------OP    Down <A name=8>DIP2</A>
  76   K  I/O   8  -BCDEFG-------OP    Down <A name=9>DIP3</A>
  23   E  I/O      ----------------    Down <A name=10>DIP4</A>
  24   E  I/O      ----------------    Down <A name=11>DIP5</A>
  25   E  I/O      ----------------    Down <A name=12>DIP6</A>
  26   E  I/O   1  ------------M---    Down <A name=13>DIP7</A>
 133   A  I/O      ----------------    Down <A name=30>LED12</A>
 132   A  I/O      ----------------    Down <A name=31>LED13</A>
 131   A  I/O      ----------------    Down <A name=32>LED14</A>
 130   A  I/O      ----------------    Down <A name=33>LED15</A>
 143   B  I/O      ----------------    Down <A name=65>LED19</A>
 100   N  I/O      ----------------    Down <A name=66>LED20</A>
 101   N  I/O      ----------------    Down <A name=67>LED21</A>
 102   N  I/O      ----------------    Down <A name=68>LED22</A>
 103   N  I/O      ----------------    Down <A name=69>LED23</A>
 104   N  I/O      ----------------    Down <A name=70>LED24</A>
 105   N  I/O      ----------------    Down <A name=71>LED25</A>
 111   O  I/O      ----------------    Down <A name=72>LED26</A>
 112   O  I/O      ----------------    Down <A name=73>LED27</A>
  62   I  I/O      ----------------    Down <A name=75>LED29</A>
  31   F  I/O      ----------------    Down <A name=22>LED4</A>
  30   F  I/O      ----------------    Down <A name=23>LED5</A>
  29   F  I/O      ----------------    Down <A name=24>LED6</A>
  28   F  I/O      ----------------    Down <A name=25>LED7</A>
  58   I  I/O   1  -B--------------    Down <A name=14>S1_NC</A>
  59   I  I/O   1  -B--------------    Down <A name=15>S1_NO</A>
  60   I  I/O   1  ----E-----------    Down <A name=16>S2_NC</A>
  61   I  I/O   1  ----E-----------    Down <A name=17>S2_NO</A>
-------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
  87   L 10  -   9  2 COM                   ----------------  Fast   Down <A href=#34>DIS1a</A>
  86   L 10  -   8  2 COM                   ----------------  Fast   Down <A href=#35>DIS1b</A>
  85   L 10  -  10  2 COM                   ----------------  Fast   Down <A href=#36>DIS1c</A>
  84   L 10  -   8  2 COM                   ----------------  Fast   Down <A href=#37>DIS1d</A>
  83   L  9  -   9  2 COM                   ----------------  Fast   Down <A href=#38>DIS1e</A>
  81   K 10  -   9  2 COM                   ----------------  Fast   Down <A href=#39>DIS1f</A>
  80   K 10  -   9  2 COM                   ----------------  Fast   Down <A href=#40>DIS1g</A>
  98   M  6  -   4  1 COM                   ----------------  Fast   Down <A href=#41>DIS2a</A>
  97   M  6  -   4  1 COM                   ----------------  Fast   Down <A href=#42>DIS2b</A>
  96   M  6  -   4  1 COM                   ----------------  Fast   Down <A href=#43>DIS2c</A>
  95   M  6  -   4  1 COM                   ----------------  Fast   Down <A href=#44>DIS2d</A>
  94   M  9  -   9  2 COM                   ----------------  Fast   Down <A href=#45>DIS2e</A>
  93   M  6  -   4  1 COM                   ----------------  Fast   Down <A href=#46>DIS2f</A>
  88   L  6  -   4  1 COM                   ----------------  Fast   Down <A href=#47>DIS2g</A>
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#48>DIS3a</A>
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#49>DIS3b</A>
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#50>DIS3c</A>
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#51>DIS3d</A>
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#52>DIS3e</A>
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#53>DIS3f</A>
 116   O  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#54>DIS3g</A>
  44   G  5  -   4  1 COM                   ----------------  Fast   Down <A href=#55>DIS4a</A>
  48   H  5  -   4  1 COM                   ----------------  Fast   Down <A href=#56>DIS4b</A>
  49   H  5  -   3  1 COM                   ----------------  Fast   Down <A href=#57>DIS4c</A>
  50   H  5  -   4  1 COM                   ----------------  Fast   Down <A href=#58>DIS4d</A>
  51   H  5  -   3  1 COM                   ----------------  Fast   Down <A href=#59>DIS4e</A>
  52   H  5  -   4  1 COM                   ----------------  Fast   Down <A href=#60>DIS4f</A>
  53   H  5  -   4  1 COM                   ----------------  Fast   Down <A href=#61>DIS4g</A>
  40   G  2  1   2  1 COM          *        ----------------  Fast   Down <A href=#18>LED0</A>
  39   G  4  1   4  1 COM          *        ----------------  Fast   Down <A href=#19>LED1</A>
 135   A  3  -   2  1 DFF  *   S   *        ----------------  Fast   Down <A href=#28>LED10</A>
 134   A  3  -   2  1 DFF  *   S   *        ----------------  Fast   Down <A href=#29>LED11</A>
 140   B  5  2   6  2 COM          *        ----------------  Fast   Down <A href=#62>LED16</A>
 141   B  3  2   4  1 COM          *        ----------------  Fast   Down <A href=#63>LED17</A>
 142   B  1  2   1  1 COM          *        ----------------  Fast   Down <A href=#64>LED18</A>
  33   F  3  2   4  1 COM          *        ----------------  Fast   Down <A href=#20>LED2</A>
  63   I  4  3   2  1 COM                   ----------------  Fast   Down <A href=#74>LED28</A>
  32   F  3  2   4  1 COM          *        ----------------  Fast   Down <A href=#21>LED3</A>
 139   B  6  -   4  1 DFF  *   S   *        ----------------  Fast   Down <A href=#26>LED8</A>
 138   B  3  -   1  1 DFF  *   S   *        ----------------  Fast   Down <A href=#27>LED9</A>
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>---------------------------------------------------------------------
 1   N 12  -   8  2 COM              2  --------I--L----  <A href=#124>A2</A>
 0   K  8  -   5  1 DFF    * R       2  -----------L--O-  <A href=#109>B0</A>
 2   I  8  -   5  1 DFF    * R       2  ------------M--P  <A href=#108>B1</A>
 7   I  3  -   1  1 DFF    * R       2  ------------M--P  <A href=#107>B2</A>
 6   I  8  -   4  1 DFF    * R       2  ------------M--P  <A href=#106>B3</A>
 1   K  8  -   6  2 DFF    * R       2  ------------M--P  <A href=#105>B4</A>
 5   I  8  -   4  1 DFF    * R       2  ------------M--P  <A href=#104>B5</A>
 1   I  8  -   5  1 DFF    * R       2  ------------M--P  <A href=#103>B6</A>
11   O  3  -   1  1 DFF    * R       1  --------I-------  <A href=#116>C0</A>
10   M  3  -   1  1 DFF    * R       1  -------------N--  <A href=#115>C1</A>
 9   M  3  -   1  1 DFF    * R       1  ----------K-----  <A href=#114>C2</A>
 7   M  3  -   1  1 DFF    * R       1  --------I-------  <A href=#113>C3</A>
13   P  3  -   1  1 DFF    * R       1  --------I-------  <A href=#112>C4</A>
 5   M  3  -   1  1 DFF    * R       1  --------I-------  <A href=#111>C5</A>
 3   M  3  -   1  1 DFF    * R       1  ------------M---  <A href=#110>C6</A>
 7   G  4  -   3  1 COM              1  -----F----------  <A href=#83>CA1</A>
 3   B  6  -   7  2 COM              4  -BC-EF----------  <A href=#84>CA2</A>
 3   P  8  -  14  3 COM              3  -BC-E-----------  <A href=#85>CA3</A>
 5   D 11  -  31  7 COM              2  A-C-------------  <A href=#86>CAB2</A>
 5   O 12  -  26  6 COM              3  A-C-----I-------  <A href=#87>CAB3</A>
10   P  6  -   4  1 DFF  *   S       8  ------GHI-KLMN-P  <A href=#140>COUNT0</A>
 3   I  6  -   4  1 DFF    * R       8  ------GHI-KLMN-P  <A href=#139>COUNT1</A>
 9   P  6  -   4  1 DFF    * R       8  ------GHI-KLMN-P  <A href=#138>COUNT2</A>
 7   P  6  -   4  1 DFF    * R       8  ------GHI-KLMN-P  <A href=#137>COUNT3</A>
12   I  3  -   1  1 DFF    * R       1  -------H--------  <A href=#123>D0</A>
 9   N  3  -   2  1 DFF    * R       1  -------H--------  <A href=#122>D1</A>
12   K  3  -   1  1 DFF    * R       1  -------H--------  <A href=#121>D2</A>
10   I  3  -   1  1 DFF    * R       1  -------H--------  <A href=#120>D3</A>
 9   I  3  -   1  1 DFF    * R       1  -------H--------  <A href=#119>D4</A>
 8   I  3  -   1  1 DFF    * R       1  -------H--------  <A href=#118>D5</A>
12   M  3  -   1  1 DFF    * R       1  ------G---------  <A href=#117>D6</A>
 5   A  7  -   3  1 DFF    * R       4  A----F------MN--  <A href=#98>L0</A>
12   A  7  -   3  1 TFF    * R       4  A----F------MN--  <A href=#97>L1</A>
 9   A  8  -   3  1 TFF    * R       4  A----F------MN--  <A href=#96>L2</A>
 7   A  9  -   3  1 TFF    * R       3  -----F------MN--  <A href=#95>L3</A>
 5   G 10  -  10  2 COM              3  A-C-----I-------  <A href=#88>SB1</A>
11   E  8  -  18  4 COM              2  A-------I-------  <A href=#89>SB2</A>
 3   E  9  -  15  3 COM              2  A-------I-------  <A href=#90>SB3</A>
12   B  3  -   1  1 DFF    * R       6  AB-D--G-------OP  <A href=#102>SR1</A>
 3   A  3  -   2  1 DFF    * R       7  AB-D-FG-------OP  <A href=#101>SR2</A>
11   P  3  -   2  1 DFF    * R       8  -BCDEFG-------OP  <A href=#100>SR3</A>
 1   B  2  -   2  1 DFF  * * R       4  AB------I------P  <A href=#79>SW1</A>
 1   E  2  -   1  1 DFF  * * R       10 ABC-----IJK-MNOP  <A href=#80>SW2</A>
 7   K  2  -   3  1 DFF      R       6  --------I-K-MNOP  <A href=#81>T1</A>
 9   K  2  -   3  1 DFF      R       1  ----------K-----  <A href=#82>T2</A>
 7   J  4  -   4  1 COM              1  ----------K-----  <A href=#130>TEMPA0</A>
 5   J  4  -   4  1 COM              2  --------I-K-----  <A href=#129>TEMPA1</A>
 1   J  4  -   4  1 COM              2  --------I--L----  <A href=#128>TEMPA3</A>
 9   J  4  -   3  1 COM              2  ----------KL----  <A href=#127>TEMPA4</A>
 3   N  4  -   4  1 COM              2  --------I--L----  <A href=#126>TEMPA5</A>
 3   J  4  -   4  1 COM              2  --------I--L----  <A href=#125>TEMPA6</A>
 7   F  4  -   4  1 COM              2  ----------KL----  <A href=#136>TEMPB0</A>
 5   N  4  -   4  1 COM              3  --------I-K-M---  <A href=#135>TEMPB1</A>
 2   F  4  -   4  1 COM              3  --------I--LM---  <A href=#134>TEMPB3</A>
 9   F  4  -   3  1 COM              3  ----------KLM---  <A href=#133>TEMPB4</A>
 5   F  4  -   4  1 COM              3  --------I--LM---  <A href=#132>TEMPB5</A>
 3   F  4  -   4  1 COM              3  --------I--LM---  <A href=#131>TEMPB6</A>
12   N  9  -   2  1 DFF    * R       4  --------I-KL-N--  <A href=#144>WORD0</A>
 4   I 10  -   4  1 DFF    * R       4  --------I-KL-N--  <A href=#143>WORD1</A>
 0   N 14  -   5  1 DFF    * R       4  --------I-KL-N--  <A href=#142>WORD2</A>
 7   N 14  -   3  1 DFF    * R       4  --------I-KL-N--  <A href=#141>WORD3</A>
12   J  4  -   2  1 DFF    * R       8  --CDE-G--J-L-NO-  <A href=#94>XB0</A>
 8   C 14  -  47 10 DFF    * R       8  --CDE-G--J-L-NO-  <A href=#93>XB1</A>
 4   A  8  -   5  1 DFF    * R       7  --CDE----J-L-NO-  <A href=#92>XB2</A>
 2   A  8  -   8  2 TFF    * R       7  A-C-E----J-L-NO-  <A href=#91>XB3</A>
 4   P  5  -   2  1 COM              3  A-C------J------  <A href=#145>XB3_0</A>
 7   O  8  -   8  2 COM              5  ABC-E----J------  <A href=#99>ZF</A>
15   F  0  -   0  1 COM              1  ----------K-----  <A href=#157>_dup_osc_dis</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#76>osc_dis</A>
15   F  0  -   0  0 COM              1  ----------K-----  <A href=#78>tmr_out</A>
--   M  1   1  0 PTOE              ----------------     <A href=#156>LED18.OE</A>
---------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=124>A2</A> = !<A href=#96>L2.Q</A> & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A> & !<A href=#141>WORD3.Q</A> & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # !<A href=#95>L3.Q</A> & L1.Q & !L0.Q & !WORD3.Q & !WORD1.Q & WORD0.Q
    # !<A href=#92>XB2.Q</A> & !<A href=#93>XB1.Q</A> & !<A href=#94>XB0.Q</A> & !WORD3.Q & WORD1.Q & !WORD0.Q
    # !<A href=#91>XB3.Q</A> & XB1.Q & !XB0.Q & !WORD3.Q & WORD1.Q & !WORD0.Q
    # WORD3.Q & !<A href=#142>WORD2.Q</A> & WORD0.Q
    # WORD3.Q & !WORD1.Q & !WORD0.Q
    # !WORD3.Q & WORD2.Q & WORD1.Q
    # !WORD3.Q & WORD2.Q & WORD0.Q ; (8 pterms, 12 signals)

<A name=109>B0.D.X1</A> = <A href=#141>WORD3.Q</A> & !<A href=#142>WORD2.Q</A>
    # !WORD3.Q & WORD2.Q
    # <A href=#130>TEMPA0</A> & !WORD3.Q & !WORD2.Q & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#136>TEMPB0</A> & !WORD3.Q & !WORD2.Q & !WORD1.Q & WORD0.Q ; (4 pterms, 6 signals)
B0.D.X2 = <A href=#141>WORD3.Q</A> & !<A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A> ; (1 pterm, 3 signals)
B0.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=108>B1.D</A> = <A href=#129>TEMPA1</A> & !<A href=#142>WORD2.Q</A> & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#135>TEMPB1</A> & !<A href=#141>WORD3.Q</A> & !WORD1.Q & WORD0.Q
    # WORD3.Q & !WORD2.Q & WORD1.Q
    # WORD3.Q & !WORD2.Q & !WORD0.Q
    # !WORD3.Q & WORD2.Q ; (5 pterms, 6 signals)
B1.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=107>B2.D</A> = <A href=#124>A2</A> ; (1 pterm, 1 signal)
B2.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=106>B3.D</A> = <A href=#134>TEMPB3</A> & !<A href=#142>WORD2.Q</A> & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # <A href=#128>TEMPA3</A> & !WORD2.Q & WORD1.Q & !WORD0.Q
    # !<A href=#141>WORD3.Q</A> & WORD2.Q & !WORD1.Q
    # WORD3.Q & !WORD2.Q ; (4 pterms, 6 signals)
B3.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=105>B4.D</A> = <A href=#127>TEMPA4</A> & !<A href=#142>WORD2.Q</A> & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#133>TEMPB4</A> & !WORD2.Q & !WORD1.Q & WORD0.Q
    # <A href=#141>WORD3.Q</A> & !WORD2.Q & !WORD1.Q & WORD0.Q
    # WORD3.Q & !WORD2.Q & WORD1.Q & !WORD0.Q
    # !WORD3.Q & WORD2.Q & WORD1.Q
    # !WORD3.Q & WORD2.Q & !WORD0.Q ; (6 pterms, 6 signals)
B4.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B4.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=104>B5.D</A> = <A href=#132>TEMPB5</A> & !<A href=#141>WORD3.Q</A> & !<A href=#142>WORD2.Q</A> & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # <A href=#126>TEMPA5</A> & !WORD3.Q & WORD1.Q & !WORD0.Q
    # !WORD3.Q & WORD2.Q & WORD1.Q
    # !WORD3.Q & WORD2.Q & !WORD0.Q ; (4 pterms, 6 signals)
B5.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B5.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=103>B6.D</A> = <A href=#125>TEMPA6</A> & !<A href=#142>WORD2.Q</A> & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#131>TEMPB6</A> & !<A href=#141>WORD3.Q</A> & !WORD1.Q & WORD0.Q
    # !WORD3.Q & WORD2.Q & !WORD1.Q & WORD0.Q
    # !WORD3.Q & WORD2.Q & WORD1.Q & !WORD0.Q
    # WORD3.Q & !WORD2.Q & WORD1.Q ; (5 pterms, 6 signals)
B6.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
B6.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=116>C0.D</A> = <A href=#109>B0.Q</A> ; (1 pterm, 1 signal)
C0.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=115>C1.D</A> = <A href=#108>B1.Q</A> ; (1 pterm, 1 signal)
C1.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=114>C2.D</A> = <A href=#107>B2.Q</A> ; (1 pterm, 1 signal)
C2.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=113>C3.D</A> = <A href=#106>B3.Q</A> ; (1 pterm, 1 signal)
C3.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=112>C4.D</A> = <A href=#105>B4.Q</A> ; (1 pterm, 1 signal)
C4.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C4.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=111>C5.D</A> = <A href=#104>B5.Q</A> ; (1 pterm, 1 signal)
C5.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C5.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=110>C6.D</A> = <A href=#103>B6.Q</A> ; (1 pterm, 1 signal)
C6.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
C6.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=83>CA1</A> = !( <A href=#7>DIP1</A> & !<A href=#102>SR1.Q</A>
    # <A href=#6>DIP0</A> & <A href=#26>LED8.Q</A> & !SR1.Q
    # DIP0 & DIP1 & LED8.Q ) ; (3 pterms, 4 signals)

<A name=84>CA2</A> = !( <A href=#7>DIP1</A> & !<A href=#101>SR2.Q</A> & !<A href=#102>SR1.Q</A>
    # DIP1 & <A href=#8>DIP2</A> & !SR1.Q
    # <A href=#6>DIP0</A> & <A href=#26>LED8.Q</A> & !SR2.Q & !SR1.Q
    # DIP0 & DIP2 & LED8.Q & !SR1.Q
    # DIP0 & DIP1 & LED8.Q & !SR2.Q
    # DIP0 & DIP1 & DIP2 & LED8.Q
    # DIP2 & !SR2.Q ) ; (7 pterms, 6 signals)

<A name=85>CA3.X1</A> = !<A href=#9>DIP3</A> & <A href=#100>SR3.Q</A>
    # !<A href=#8>DIP2</A> & <A href=#101>SR2.Q</A>
    # !<A href=#6>DIP0</A> & !<A href=#7>DIP1</A> & !DIP2
    # !DIP0 & !DIP1 & SR2.Q
    # !DIP1 & !DIP2 & <A href=#102>SR1.Q</A>
    # !DIP0 & !DIP2 & SR1.Q
    # !DIP1 & SR2.Q & SR1.Q
    # !DIP0 & SR2.Q & SR1.Q
    # !DIP1 & !DIP2 & !<A href=#26>LED8.Q</A>
    # !DIP1 & !LED8.Q & SR2.Q
    # !DIP2 & !LED8.Q & SR1.Q
    # !LED8.Q & SR2.Q & SR1.Q
    # DIP3 & !SR3.Q ; (13 pterms, 8 signals)
CA3.X2 = <A href=#9>DIP3</A> & !<A href=#100>SR3.Q</A> ; (1 pterm, 2 signals)

<A name=86>CAB2</A> = !<A href=#6>DIP0</A> & !<A href=#7>DIP1</A> & !<A href=#8>DIP2</A> & <A href=#92>XB2.Q</A> & <A href=#93>XB1.Q</A> & <A href=#94>XB0.Q</A> & !<A href=#100>SR3.Q</A>
    # !DIP0 & !DIP1 & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & <A href=#101>SR2.Q</A>
    # !DIP0 & !DIP1 & !DIP2 & <A href=#9>DIP3</A> & XB2.Q & XB1.Q & XB0.Q
    # !DIP0 & !DIP1 & DIP3 & XB2.Q & XB1.Q & XB0.Q & SR2.Q
    # !DIP0 & !DIP2 & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & <A href=#102>SR1.Q</A>
    # !DIP0 & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & SR2.Q & SR1.Q
    # !DIP0 & !DIP2 & DIP3 & XB2.Q & XB1.Q & XB0.Q & SR1.Q
    # !DIP0 & DIP3 & XB2.Q & XB1.Q & XB0.Q & SR2.Q & SR1.Q
    # !DIP1 & !DIP2 & !<A href=#26>LED8.Q</A> & XB2.Q & XB1.Q & XB0.Q & !SR3.Q
    # !DIP1 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & SR2.Q
    # !DIP1 & !DIP2 & DIP3 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q
    # !DIP1 & DIP3 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q & SR2.Q
    # !DIP2 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & SR1.Q
    # !LED8.Q & XB2.Q & XB1.Q & XB0.Q & !SR3.Q & SR2.Q & SR1.Q
    # !DIP2 & DIP3 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q & SR1.Q
    # DIP3 & !LED8.Q & XB2.Q & XB1.Q & XB0.Q & SR2.Q & SR1.Q
    # !DIP0 & !DIP1 & !DIP2 & !LED8.Q & XB2.Q & !SR3.Q
    # !DIP0 & !DIP1 & !LED8.Q & XB2.Q & !SR3.Q & SR2.Q
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & !LED8.Q & XB2.Q
    # !DIP0 & !DIP1 & DIP3 & !LED8.Q & XB2.Q & SR2.Q
    # !DIP0 & !DIP2 & !LED8.Q & XB2.Q & !SR3.Q & SR1.Q
    # !DIP0 & !LED8.Q & XB2.Q & !SR3.Q & SR2.Q & SR1.Q
    # !DIP0 & !DIP2 & DIP3 & !LED8.Q & XB2.Q & SR1.Q
    # !DIP0 & DIP3 & !LED8.Q & XB2.Q & SR2.Q & SR1.Q
    # !DIP1 & !DIP2 & XB2.Q & !SR3.Q & SR1.Q
    # !DIP1 & XB2.Q & !SR3.Q & SR2.Q & SR1.Q
    # !DIP1 & !DIP2 & DIP3 & XB2.Q & SR1.Q
    # !DIP1 & DIP3 & XB2.Q & SR2.Q & SR1.Q
    # !DIP2 & XB2.Q & !SR3.Q & SR2.Q
    # !DIP2 & DIP3 & XB2.Q & SR2.Q
    # DIP3 & XB2.Q & !SR3.Q ; (31 pterms, 11 signals)

<A name=87>CAB3</A> = !( <A href=#6>DIP0</A> & <A href=#26>LED8.Q</A> & <A href=#100>SR3.Q</A> & !<A href=#101>SR2.Q</A> & !<A href=#102>SR1.Q</A>
    # DIP0 & <A href=#8>DIP2</A> & LED8.Q & SR3.Q & !SR1.Q
    # DIP0 & !<A href=#9>DIP3</A> & LED8.Q & !SR2.Q & !SR1.Q
    # DIP0 & DIP2 & !DIP3 & LED8.Q & !SR1.Q
    # DIP0 & <A href=#7>DIP1</A> & LED8.Q & SR3.Q & !SR2.Q
    # DIP0 & DIP1 & DIP2 & LED8.Q & SR3.Q
    # DIP0 & DIP1 & !DIP3 & LED8.Q & !SR2.Q
    # DIP0 & DIP1 & DIP2 & !DIP3 & LED8.Q
    # !DIP0 & !LED8.Q & !<A href=#92>XB2.Q</A>
    # !DIP1 & !XB2.Q & SR1.Q
    # DIP3 & !XB2.Q & !SR3.Q
    # !DIP2 & !XB2.Q & SR2.Q
    # DIP1 & SR3.Q & !SR2.Q & !SR1.Q
    # DIP1 & DIP2 & SR3.Q & !SR1.Q
    # DIP1 & !DIP3 & !SR2.Q & !SR1.Q
    # DIP1 & DIP2 & !DIP3 & !SR1.Q
    # !DIP0 & !LED8.Q & !<A href=#91>XB3.Q</A>
    # !DIP1 & !XB3.Q & SR1.Q
    # DIP3 & !XB3.Q & !SR3.Q
    # !DIP2 & !XB3.Q & SR2.Q
    # DIP2 & SR3.Q & !SR2.Q
    # DIP2 & !DIP3 & !SR2.Q
    # !DIP3 & SR3.Q
    # !XB3.Q & !<A href=#93>XB1.Q</A>
    # !XB3.Q & !<A href=#94>XB0.Q</A>
    # !XB3.Q & !XB2.Q ) ; (26 pterms, 12 signals)

<A name=140>COUNT0.D</A> = <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & !<A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !COUNT3.Q & COUNT1.Q & !COUNT0.Q
    # !COUNT3.Q & COUNT2.Q & !COUNT0.Q ; (3 pterms, 4 signals)
COUNT0.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
COUNT0.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=139>COUNT1.D</A> = !( <A href=#137>COUNT3.Q</A> & <A href=#138>COUNT2.Q</A>
    # !<A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # COUNT1.Q & COUNT0.Q ) ; (3 pterms, 4 signals)
COUNT1.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
COUNT1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=138>COUNT2.D</A> = !<A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & <A href=#140>COUNT0.Q</A>
    # !COUNT3.Q & COUNT2.Q & !COUNT1.Q
    # !COUNT3.Q & COUNT2.Q & !COUNT0.Q ; (3 pterms, 4 signals)
COUNT2.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
COUNT2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=137>COUNT3.D</A> = !<A href=#137>COUNT3.Q</A> & <A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & <A href=#140>COUNT0.Q</A>
    # COUNT3.Q & !COUNT2.Q & !COUNT1.Q
    # COUNT3.Q & !COUNT2.Q & !COUNT0.Q ; (3 pterms, 4 signals)
COUNT3.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
COUNT3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=123>D0.D</A> = <A href=#116>C0.Q</A> ; (1 pterm, 1 signal)
D0.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=122>D1.D</A> = <A href=#115>C1.Q</A> ; (1 pterm, 1 signal)
D1.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=121>D2.D</A> = <A href=#114>C2.Q</A> ; (1 pterm, 1 signal)
D2.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=120>D3.D</A> = <A href=#113>C3.Q</A> ; (1 pterm, 1 signal)
D3.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=119>D4.D</A> = <A href=#112>C4.Q</A> ; (1 pterm, 1 signal)
D4.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D4.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=118>D5.D</A> = <A href=#111>C5.Q</A> ; (1 pterm, 1 signal)
D5.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D5.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=117>D6.D</A> = <A href=#110>C6.Q</A> ; (1 pterm, 1 signal)
D6.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
D6.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=34>DIS1a</A> = !( <A href=#125>TEMPA6</A> & !<A href=#141>WORD3.Q</A> & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !WORD3.Q & <A href=#142>WORD2.Q</A>
       & !WORD1.Q & WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q & WORD2.Q
       & WORD1.Q & !WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & !WORD2.Q
       & WORD1.Q
    # <A href=#131>TEMPB6</A> & COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q
       & !WORD1.Q & WORD0.Q
    # TEMPA6 & COUNT0.Q
    # TEMPA6 & !COUNT1.Q
    # TEMPA6 & COUNT2.Q
    # TEMPA6 & !COUNT3.Q ) ; (9 pterms, 10 signals)

<A name=35>DIS1b</A> = !( <A href=#132>TEMPB5</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !<A href=#141>WORD3.Q</A>
       & !<A href=#142>WORD2.Q</A> & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q & WORD2.Q
       & !WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q & WORD2.Q
       & WORD1.Q
    # <A href=#126>TEMPA5</A> & !WORD3.Q & WORD1.Q & !WORD0.Q
    # TEMPA5 & COUNT0.Q
    # TEMPA5 & !COUNT1.Q
    # TEMPA5 & COUNT2.Q
    # TEMPA5 & !COUNT3.Q ) ; (8 pterms, 10 signals)

<A name=36>DIS1c</A> = !<A href=#133>TEMPB4</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !<A href=#141>WORD3.Q</A>
       & !<A href=#142>WORD2.Q</A> & !<A href=#143>WORD1.Q</A>
    # !<A href=#127>TEMPA4</A> & !WORD3.Q & !WORD2.Q & WORD1.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD2.Q & WORD1.Q
       & <A href=#144>WORD0.Q</A>
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD2.Q & !WORD1.Q
       & WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD2.Q & !WORD1.Q
       & !WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & WORD2.Q
    # !TEMPA4 & COUNT0.Q
    # !TEMPA4 & !COUNT1.Q
    # !TEMPA4 & COUNT2.Q
    # !TEMPA4 & !COUNT3.Q ; (10 pterms, 10 signals)

<A name=37>DIS1d</A> = !( <A href=#134>TEMPB3</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !<A href=#141>WORD3.Q</A>
       & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q & <A href=#142>WORD2.Q</A>
       & !WORD1.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & !WORD2.Q
    # <A href=#128>TEMPA3</A> & !WORD2.Q & WORD1.Q & !WORD0.Q
    # TEMPA3 & COUNT0.Q
    # TEMPA3 & !COUNT1.Q
    # TEMPA3 & COUNT2.Q
    # TEMPA3 & !COUNT3.Q ) ; (8 pterms, 10 signals)

<A name=38>DIS1e</A> = !( <A href=#124>A2</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !<A href=#91>XB3.Q</A> & <A href=#93>XB1.Q</A> & !<A href=#94>XB0.Q</A> & COUNT0.Q
    # !XB3.Q & XB1.Q & !XB0.Q & !COUNT1.Q
    # !XB3.Q & XB1.Q & !XB0.Q & COUNT2.Q
    # !XB3.Q & XB1.Q & !XB0.Q & !COUNT3.Q
    # !<A href=#92>XB2.Q</A> & !XB1.Q & !XB0.Q & COUNT0.Q
    # !XB2.Q & !XB1.Q & !XB0.Q & !COUNT1.Q
    # !XB2.Q & !XB1.Q & !XB0.Q & COUNT2.Q
    # !XB2.Q & !XB1.Q & !XB0.Q & !COUNT3.Q ) ; (9 pterms, 9 signals)

<A name=39>DIS1f</A> = !( <A href=#129>TEMPA1</A> & !<A href=#141>WORD3.Q</A> & <A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # <A href=#135>TEMPB1</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !WORD3.Q
       & !WORD1.Q & WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & !<A href=#142>WORD2.Q</A>
       & !WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & !WORD2.Q
       & WORD1.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD3.Q & WORD2.Q
    # TEMPA1 & COUNT0.Q
    # TEMPA1 & !COUNT1.Q
    # TEMPA1 & COUNT2.Q
    # TEMPA1 & !COUNT3.Q ) ; (9 pterms, 10 signals)

<A name=40>DIS1g.X1</A> = !<A href=#130>TEMPA0</A> & !<A href=#137>COUNT3.Q</A>
    # !TEMPA0 & !<A href=#139>COUNT1.Q</A>
    # <A href=#136>TEMPB0</A> & COUNT3.Q & !<A href=#138>COUNT2.Q</A> & COUNT1.Q & !<A href=#140>COUNT0.Q</A> & !<A href=#142>WORD2.Q</A>
       & !<A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # TEMPA0 & COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & !WORD2.Q
       & WORD1.Q & !WORD0.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & <A href=#141>WORD3.Q</A> & WORD1.Q
    # COUNT3.Q & !COUNT2.Q & COUNT1.Q & !COUNT0.Q & WORD3.Q & WORD0.Q
    # !TEMPA0 & COUNT0.Q
    # !TEMPA0 & COUNT2.Q ; (8 pterms, 10 signals)
DIS1g.X2 = <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> & !<A href=#142>WORD2.Q</A> ; (1 pterm, 5 signals)

<A name=41>DIS2a.X1</A> = !<A href=#103>B6.Q</A> & <A href=#131>TEMPB6</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B6.Q & !TEMPB6 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB6 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2a.X2 = !<A href=#131>TEMPB6</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=42>DIS2b.X1</A> = !<A href=#104>B5.Q</A> & <A href=#132>TEMPB5</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B5.Q & !TEMPB5 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB5 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2b.X2 = !<A href=#132>TEMPB5</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=43>DIS2c.X1</A> = !<A href=#105>B4.Q</A> & <A href=#133>TEMPB4</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B4.Q & !TEMPB4 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB4 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2c.X2 = !<A href=#133>TEMPB4</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=44>DIS2d.X1</A> = !<A href=#106>B3.Q</A> & <A href=#134>TEMPB3</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B3.Q & !TEMPB3 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB3 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2d.X2 = !<A href=#134>TEMPB3</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=45>DIS2e</A> = !( <A href=#107>B2.Q</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !<A href=#96>L2.Q</A> & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A> & COUNT0.Q
    # !L2.Q & !L1.Q & !L0.Q & !COUNT1.Q
    # !L2.Q & !L1.Q & !L0.Q & COUNT2.Q
    # !L2.Q & !L1.Q & !L0.Q & !COUNT3.Q
    # !<A href=#95>L3.Q</A> & L1.Q & !L0.Q & COUNT0.Q
    # !L3.Q & L1.Q & !L0.Q & !COUNT1.Q
    # !L3.Q & L1.Q & !L0.Q & COUNT2.Q
    # !L3.Q & L1.Q & !L0.Q & !COUNT3.Q ) ; (9 pterms, 9 signals)

<A name=46>DIS2f.X1</A> = !<A href=#108>B1.Q</A> & <A href=#135>TEMPB1</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B1.Q & !TEMPB1 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB1 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2f.X2 = !<A href=#135>TEMPB1</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=47>DIS2g.X1</A> = !<A href=#109>B0.Q</A> & <A href=#136>TEMPB0</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # B0.Q & !TEMPB0 & COUNT3.Q & !COUNT2.Q & COUNT1.Q
    # !TEMPB0 & COUNT0.Q ; (3 pterms, 6 signals)
DIS2g.X2 = !<A href=#136>TEMPB0</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 2 signals)

<A name=48>DIS3a.D</A> = !<A href=#103>B6.Q</A> ; (1 pterm, 1 signal)
DIS3a.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3a.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=49>DIS3b.D</A> = !<A href=#104>B5.Q</A> ; (1 pterm, 1 signal)
DIS3b.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3b.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=50>DIS3c.D</A> = !<A href=#105>B4.Q</A> ; (1 pterm, 1 signal)
DIS3c.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3c.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=51>DIS3d.D</A> = !<A href=#106>B3.Q</A> ; (1 pterm, 1 signal)
DIS3d.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3d.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=52>DIS3e.D</A> = !<A href=#107>B2.Q</A> ; (1 pterm, 1 signal)
DIS3e.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3e.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=53>DIS3f.D</A> = !<A href=#108>B1.Q</A> ; (1 pterm, 1 signal)
DIS3f.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3f.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=54>DIS3g.D</A> = !<A href=#109>B0.Q</A> ; (1 pterm, 1 signal)
DIS3g.C = <A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
DIS3g.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=55>DIS4a</A> = !<A href=#117>D6.Q</A> & !<A href=#137>COUNT3.Q</A> & !<A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !D6.Q & !COUNT3.Q & !<A href=#138>COUNT2.Q</A> & !COUNT1.Q
    # !D6.Q & COUNT3.Q & COUNT2.Q
    # !D6.Q & COUNT3.Q & COUNT1.Q ; (4 pterms, 5 signals)

<A name=56>DIS4b.X1</A> = !<A href=#118>D5.Q</A> & !<A href=#137>COUNT3.Q</A> & !<A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !D5.Q & COUNT3.Q & !<A href=#138>COUNT2.Q</A> & COUNT1.Q
    # !D5.Q & !COUNT3.Q & COUNT2.Q & COUNT1.Q & COUNT0.Q ; (3 pterms, 5 signals)
DIS4b.X2 = !<A href=#118>D5.Q</A> & <A href=#138>COUNT2.Q</A> ; (1 pterm, 2 signals)

<A name=57>DIS4c</A> = !<A href=#119>D4.Q</A> & !<A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !D4.Q & COUNT3.Q & COUNT2.Q
    # !D4.Q & COUNT3.Q & <A href=#139>COUNT1.Q</A> ; (3 pterms, 5 signals)

<A name=58>DIS4d.X1</A> = !<A href=#120>D3.Q</A> & !<A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A>
    # !D3.Q & !COUNT3.Q & !<A href=#140>COUNT0.Q</A>
    # !D3.Q & COUNT3.Q & COUNT2.Q & !<A href=#139>COUNT1.Q</A> ; (3 pterms, 5 signals)
DIS4d.X2 = !<A href=#120>D3.Q</A> & <A href=#139>COUNT1.Q</A> ; (1 pterm, 2 signals)

<A name=59>DIS4e</A> = !( <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & !<A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A>
    # !COUNT3.Q & COUNT1.Q & !COUNT0.Q
    # <A href=#121>D2.Q</A> ) ; (3 pterms, 5 signals)

<A name=60>DIS4f</A> = !<A href=#122>D1.Q</A> & <A href=#137>COUNT3.Q</A> & <A href=#139>COUNT1.Q</A>
    # !D1.Q & !COUNT3.Q & !<A href=#138>COUNT2.Q</A>
    # !D1.Q & COUNT3.Q & COUNT2.Q
    # !D1.Q & COUNT1.Q & <A href=#140>COUNT0.Q</A> ; (4 pterms, 5 signals)

<A name=61>DIS4g</A> = !<A href=#123>D0.Q</A> & !<A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & !<A href=#139>COUNT1.Q</A>
    # !D0.Q & COUNT2.Q & COUNT1.Q & <A href=#140>COUNT0.Q</A>
    # !D0.Q & COUNT3.Q & COUNT2.Q
    # !D0.Q & COUNT3.Q & COUNT1.Q ; (4 pterms, 5 signals)

<A name=98>L0.D.X1</A> = !<A href=#87>CAB3</A> & !<A href=#90>SB3</A>
    # !CAB3 & !<A href=#88>SB1</A> & !<A href=#89>SB2</A> & SB3 ; (2 pterms, 4 signals)
L0.D.X2 = !<A href=#98>L0.Q</A> ; (1 pterm, 1 signal)
L0.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
L0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=97>L1.T</A> = <A href=#89>SB2</A> & <A href=#90>SB3</A> & <A href=#98>L0.Q</A>
    # <A href=#87>CAB3</A> & L0.Q
    # <A href=#88>SB1</A> & SB3 & L0.Q ; (3 pterms, 5 signals)
L1.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
L1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=96>L2.T</A> = <A href=#89>SB2</A> & <A href=#90>SB3</A> & <A href=#97>L1.Q</A> & <A href=#98>L0.Q</A>
    # <A href=#87>CAB3</A> & L1.Q & L0.Q
    # <A href=#88>SB1</A> & SB3 & L1.Q & L0.Q ; (3 pterms, 6 signals)
L2.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
L2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=95>L3.T</A> = <A href=#89>SB2</A> & <A href=#90>SB3</A> & <A href=#96>L2.Q</A> & <A href=#97>L1.Q</A> & <A href=#98>L0.Q</A>
    # <A href=#87>CAB3</A> & L2.Q & L1.Q & L0.Q
    # <A href=#88>SB1</A> & SB3 & L2.Q & L1.Q & L0.Q ; (3 pterms, 7 signals)
L3.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
L3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=18>LED0</A> = !<A href=#6>DIP0</A> & <A href=#26>LED8.Q</A>
    # DIP0 & !LED8.Q ; (2 pterms, 2 signals)
LED0.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=19>LED1.X1</A> = <A href=#6>DIP0</A> & <A href=#26>LED8.Q</A> & !<A href=#102>SR1.Q</A>
    # !DIP0 & SR1.Q
    # !LED8.Q & SR1.Q ; (3 pterms, 3 signals)
LED1.X2 = !<A href=#7>DIP1</A> ; (1 pterm, 1 signal)
LED1.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=28>LED10.D</A> = !<A href=#102>SR1.Q</A> ; (1 pterm, 1 signal)
LED10.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
LED10.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
LED10.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=29>LED11.D</A> = !<A href=#101>SR2.Q</A> ; (1 pterm, 1 signal)
LED11.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
LED11.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
LED11.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=62>LED16</A> = !<A href=#84>CA2</A> & !<A href=#85>CA3</A> & <A href=#99>ZF</A>
    # CA2 & CA3 & ZF
    # !<A href=#9>DIP3</A> & !CA3 & !<A href=#100>SR3.Q</A>
    # DIP3 & CA3 & !SR3.Q
    # DIP3 & !CA3 & SR3.Q
    # !DIP3 & CA3 & SR3.Q ; (6 pterms, 5 signals)
LED16.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=63>LED17</A> = <A href=#9>DIP3</A> & !<A href=#85>CA3</A> & !<A href=#100>SR3.Q</A>
    # !DIP3 & CA3 & !SR3.Q
    # !DIP3 & !CA3 & SR3.Q
    # DIP3 & CA3 & SR3.Q ; (4 pterms, 3 signals)
LED17.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=64>LED18</A> = !<A href=#99>ZF</A> ; (1 pterm, 1 signal)
LED18.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=20>LED2</A> = <A href=#8>DIP2</A> & !<A href=#83>CA1</A> & !<A href=#101>SR2.Q</A>
    # !DIP2 & CA1 & !SR2.Q
    # !DIP2 & !CA1 & SR2.Q
    # DIP2 & CA1 & SR2.Q ; (4 pterms, 3 signals)
LED2.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=74>LED28</A> = !<A href=#87>CAB3</A> & !<A href=#88>SB1</A> & !<A href=#89>SB2</A>
    # !CAB3 & !<A href=#90>SB3</A> ; (2 pterms, 4 signals)

<A name=21>LED3</A> = <A href=#9>DIP3</A> & !<A href=#84>CA2</A> & !<A href=#100>SR3.Q</A>
    # !DIP3 & CA2 & !SR3.Q
    # !DIP3 & !CA2 & SR3.Q
    # DIP3 & CA2 & SR3.Q ; (4 pterms, 3 signals)
LED3.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=26>LED8.D</A> = !<A href=#100>SR3.Q</A> & !<A href=#101>SR2.Q</A> & <A href=#102>SR1.Q</A>
    # !<A href=#26>LED8.Q</A> & !SR3.Q & !SR2.Q
    # LED8.Q & SR3.Q & !SR1.Q
    # SR3.Q & SR2.Q ; (4 pterms, 4 signals)
LED8.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
LED8.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
LED8.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=27>LED9.D</A> = <A href=#26>LED8.Q</A> ; (1 pterm, 1 signal)
LED9.OE = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
LED9.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
LED9.AP = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=88>SB1.X1</A> = !<A href=#8>DIP2</A> & <A href=#101>SR2.Q</A>
    # !<A href=#9>DIP3</A> & <A href=#100>SR3.Q</A>
    # !<A href=#7>DIP1</A> & <A href=#102>SR1.Q</A>
    # !<A href=#6>DIP0</A> & !<A href=#26>LED8.Q</A>
    # !<A href=#94>XB0.Q</A>
    # DIP0 & LED8.Q
    # DIP1 & !SR1.Q
    # DIP2 & !SR2.Q
    # DIP3 & !SR3.Q ; (9 pterms, 9 signals)
SB1.X2 = !<A href=#93>XB1.Q</A> ; (1 pterm, 1 signal)

<A name=89>SB2.X1</A> = !<A href=#9>DIP3</A> & !<A href=#85>CA3</A> & !<A href=#99>ZF</A> & <A href=#100>SR3.Q</A>
    # !DIP3 & CA3 & !ZF & !SR3.Q
    # !DIP3 & <A href=#84>CA2</A> & !CA3 & !<A href=#94>XB0.Q</A> & SR3.Q
    # !DIP3 & !CA2 & CA3 & !XB0.Q & !SR3.Q
    # CA2 & CA3 & <A href=#93>XB1.Q</A> & XB0.Q & ZF
    # !DIP3 & CA2 & !CA3 & !XB1.Q & SR3.Q
    # !DIP3 & !CA2 & CA3 & !XB1.Q & !SR3.Q
    # !DIP3 & !CA2 & XB1.Q & XB0.Q & ZF & SR3.Q
    # !DIP3 & !CA3 & XB1.Q & XB0.Q & ZF & !SR3.Q
    # DIP3 & CA3 & !ZF & SR3.Q
    # DIP3 & !CA3 & !ZF & !SR3.Q
    # DIP3 & !CA2 & CA3 & !XB0.Q & SR3.Q
    # DIP3 & CA2 & !CA3 & !XB0.Q & !SR3.Q
    # DIP3 & !CA2 & CA3 & !XB1.Q & SR3.Q
    # DIP3 & CA2 & !CA3 & !XB1.Q & !SR3.Q
    # DIP3 & !CA3 & XB1.Q & XB0.Q & ZF & SR3.Q
    # DIP3 & !CA2 & XB1.Q & XB0.Q & ZF & !SR3.Q ; (17 pterms, 7 signals)
SB2.X2 = <A href=#92>XB2.Q</A> ; (1 pterm, 1 signal)

<A name=90>SB3.X1</A> = !<A href=#9>DIP3</A> & !<A href=#85>CA3</A> & !<A href=#99>ZF</A> & !<A href=#100>SR3.Q</A>
    # !<A href=#92>XB2.Q</A> & !ZF
    # !DIP3 & <A href=#84>CA2</A> & !CA3 & <A href=#93>XB1.Q</A> & <A href=#94>XB0.Q</A> & ZF & SR3.Q
    # !DIP3 & CA2 & !CA3 & XB2.Q & ZF & SR3.Q
    # XB2.Q & XB1.Q & XB0.Q & ZF
    # !DIP3 & CA3 & !ZF & SR3.Q
    # !DIP3 & !CA2 & CA3 & XB1.Q & XB0.Q & ZF & !SR3.Q
    # !DIP3 & !CA2 & CA3 & XB2.Q & ZF & !SR3.Q
    # DIP3 & !CA3 & !ZF & SR3.Q
    # DIP3 & CA2 & !CA3 & XB1.Q & XB0.Q & ZF & !SR3.Q
    # DIP3 & CA2 & !CA3 & XB2.Q & ZF & !SR3.Q
    # DIP3 & CA3 & !ZF & !SR3.Q
    # DIP3 & !CA2 & CA3 & XB1.Q & XB0.Q & ZF & SR3.Q
    # DIP3 & !CA2 & CA3 & XB2.Q & ZF & SR3.Q ; (14 pterms, 8 signals)
SB3.X2 = !<A href=#91>XB3.Q</A> ; (1 pterm, 1 signal)

<A name=102>SR1.D</A> = !<A href=#26>LED8.Q</A> ; (1 pterm, 1 signal)
SR1.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
SR1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=101>SR2.D</A> = <A href=#102>SR1.Q</A> ; (1 pterm, 1 signal)
SR2.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
SR2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=100>SR3.D</A> = <A href=#101>SR2.Q</A> ; (1 pterm, 1 signal)
SR3.C = <A href=#79>SW1.Q</A> ; (1 pterm, 1 signal)
SR3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=79>SW1.D</A> = 0 ; (0 pterm, 0 signal)
SW1.C = 0 ; (0 pterm, 0 signal)
SW1.AR = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)
SW1.AP = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)

<A name=80>SW2.D</A> = 0 ; (0 pterm, 0 signal)
SW2.C = 0 ; (0 pterm, 0 signal)
SW2.AR = !<A href=#16>S2_NC</A> ; (1 pterm, 1 signal)
SW2.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=81>T1.D</A> = !<A href=#81>T1.Q</A> ; (1 pterm, 1 signal)
T1.C = <A href=#82>T2.Q</A> ; (1 pterm, 1 signal)

<A name=82>T2.D</A> = !<A href=#82>T2.Q</A> ; (1 pterm, 1 signal)
T2.C = <A href=#78>tmr_out</A> ; (1 pterm, 1 signal)

<A name=130>TEMPA0</A> = !<A href=#91>XB3.Q</A> & <A href=#93>XB1.Q</A> & !<A href=#94>XB0.Q</A>
    # XB3.Q & !<A href=#92>XB2.Q</A> & !XB1.Q
    # !XB3.Q & !XB2.Q & XB1.Q
    # !XB3.Q & XB2.Q & !XB1.Q ; (4 pterms, 4 signals)

<A name=129>TEMPA1</A> = !<A href=#92>XB2.Q</A> & !<A href=#93>XB1.Q</A> & !<A href=#94>XB0.Q</A>
    # !<A href=#91>XB3.Q</A> & XB2.Q & !XB0.Q
    # XB3.Q & !XB2.Q & !XB1.Q
    # !XB3.Q & XB2.Q & !XB1.Q ; (4 pterms, 4 signals)

<A name=128>TEMPA3.X1</A> = !<A href=#91>XB3.Q</A> & !<A href=#93>XB1.Q</A> & <A href=#94>XB0.Q</A>
    # !XB3.Q & XB1.Q & !XB0.Q
    # !XB3.Q & !<A href=#92>XB2.Q</A> & XB1.Q ; (3 pterms, 4 signals)
TEMPA3.X2 = !<A href=#92>XB2.Q</A> & !<A href=#93>XB1.Q</A> ; (1 pterm, 2 signals)

<A name=127>TEMPA4</A> = !<A href=#92>XB2.Q</A> & !<A href=#93>XB1.Q</A>
    # !<A href=#91>XB3.Q</A> & XB2.Q
    # !XB3.Q & <A href=#94>XB0.Q</A> ; (3 pterms, 4 signals)

<A name=126>TEMPA5</A> = !<A href=#91>XB3.Q</A> & <A href=#93>XB1.Q</A> & <A href=#94>XB0.Q</A>
    # !XB3.Q & !XB1.Q & !XB0.Q
    # !<A href=#92>XB2.Q</A> & !XB1.Q
    # !XB3.Q & !XB2.Q ; (4 pterms, 4 signals)

<A name=125>TEMPA6</A> = !<A href=#91>XB3.Q</A> & !<A href=#92>XB2.Q</A> & !<A href=#94>XB0.Q</A>
    # XB3.Q & !XB2.Q & !<A href=#93>XB1.Q</A>
    # !XB3.Q & XB2.Q & XB0.Q
    # !XB3.Q & XB1.Q ; (4 pterms, 4 signals)

<A name=136>TEMPB0</A> = !<A href=#95>L3.Q</A> & <A href=#96>L2.Q</A> & !<A href=#98>L0.Q</A>
    # L3.Q & !L2.Q & !<A href=#97>L1.Q</A>
    # !L3.Q & L2.Q & !L1.Q
    # !L3.Q & !L2.Q & L1.Q ; (4 pterms, 4 signals)

<A name=135>TEMPB1</A> = !<A href=#96>L2.Q</A> & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A>
    # !<A href=#95>L3.Q</A> & L2.Q & !L0.Q
    # L3.Q & !L2.Q & !L1.Q
    # !L3.Q & L2.Q & !L1.Q ; (4 pterms, 4 signals)

<A name=134>TEMPB3.X1</A> = !<A href=#96>L2.Q</A> & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A>
    # <A href=#95>L3.Q</A> & !L2.Q & !L1.Q
    # !L3.Q & L2.Q & L0.Q ; (3 pterms, 4 signals)
TEMPB3.X2 = !<A href=#95>L3.Q</A> & <A href=#97>L1.Q</A> ; (1 pterm, 2 signals)

<A name=133>TEMPB4</A> = !<A href=#96>L2.Q</A> & !<A href=#97>L1.Q</A>
    # !<A href=#95>L3.Q</A> & L2.Q
    # !L3.Q & <A href=#98>L0.Q</A> ; (3 pterms, 4 signals)

<A name=132>TEMPB5</A> = !<A href=#95>L3.Q</A> & <A href=#97>L1.Q</A> & <A href=#98>L0.Q</A>
    # !<A href=#96>L2.Q</A> & !L1.Q
    # !L3.Q & !L1.Q & !L0.Q
    # !L3.Q & !L2.Q ; (4 pterms, 4 signals)

<A name=131>TEMPB6</A> = !<A href=#95>L3.Q</A> & !<A href=#96>L2.Q</A> & !<A href=#98>L0.Q</A>
    # L3.Q & !L2.Q & !<A href=#97>L1.Q</A>
    # !L3.Q & L1.Q
    # !L3.Q & L2.Q & L0.Q ; (4 pterms, 4 signals)

<A name=144>WORD0.D</A> = !<A href=#142>WORD2.Q</A> & !<A href=#144>WORD0.Q</A>
    # !<A href=#141>WORD3.Q</A> & !WORD0.Q ; (2 pterms, 3 signals)
WORD0.C = <A href=#81>T1.Q</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 5 signals)
WORD0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=143>WORD1.D</A> = !( <A href=#141>WORD3.Q</A> & <A href=#142>WORD2.Q</A>
    # !<A href=#143>WORD1.Q</A> & !<A href=#144>WORD0.Q</A>
    # WORD1.Q & WORD0.Q ) ; (3 pterms, 4 signals)
WORD1.C = <A href=#81>T1.Q</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 5 signals)
WORD1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=142>WORD2.D.X1</A> = !<A href=#141>WORD3.Q</A> & <A href=#142>WORD2.Q</A> & !<A href=#144>WORD0.Q</A>
    # !WORD3.Q & WORD2.Q & !<A href=#143>WORD1.Q</A>
    # !<A href=#95>L3.Q</A> & !<A href=#96>L2.Q</A> & !WORD3.Q & !WORD2.Q & WORD1.Q & WORD0.Q
    # !L3.Q & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A> & !WORD3.Q & !WORD2.Q & WORD1.Q & WORD0.Q ; (4 pterms, 8 signals)
WORD2.D.X2 = !<A href=#142>WORD2.Q</A> & <A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A> ; (1 pterm, 3 signals)
WORD2.C = <A href=#81>T1.Q</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 5 signals)
WORD2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=141>WORD3.D</A> = !<A href=#95>L3.Q</A> & !<A href=#97>L1.Q</A> & !<A href=#98>L0.Q</A> & !<A href=#142>WORD2.Q</A> & <A href=#143>WORD1.Q</A> & <A href=#144>WORD0.Q</A>
    # !L3.Q & !<A href=#96>L2.Q</A> & !WORD2.Q & WORD1.Q & WORD0.Q
    # <A href=#141>WORD3.Q</A> & !WORD2.Q ; (3 pterms, 8 signals)
WORD3.C = <A href=#81>T1.Q</A> & <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> ; (1 pterm, 5 signals)
WORD3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=94>XB0.D</A> = !<A href=#94>XB0.Q</A> & <A href=#99>ZF</A>
    # XB0.Q & !ZF ; (2 pterms, 2 signals)
XB0.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
XB0.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=93>XB1.D</A> = !( <A href=#9>DIP3</A> & <A href=#84>CA2</A> & !<A href=#85>CA3</A> & !<A href=#87>CAB3</A> & !<A href=#88>SB1</A> & <A href=#92>XB2.Q</A> & !<A href=#94>XB0.Q</A> & !<A href=#100>SR3.Q</A>
    # !DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & XB2.Q & !XB0.Q & !SR3.Q
    # !DIP3 & CA2 & !CA3 & !CAB3 & !SB1 & XB2.Q & !XB0.Q & SR3.Q
    # DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & XB2.Q & !XB0.Q & SR3.Q
    # !DIP3 & !CA3 & !CAB3 & !SB1 & XB2.Q & <A href=#93>XB1.Q</A> & XB0.Q & <A href=#99>ZF</A> & !SR3.Q
    # DIP3 & CA3 & !CAB3 & !SB1 & XB2.Q & XB1.Q & XB0.Q & ZF & !SR3.Q
    # DIP3 & !CA3 & !CAB3 & !SB1 & XB2.Q & XB1.Q & XB0.Q & ZF & SR3.Q
    # !DIP3 & CA3 & !CAB3 & !SB1 & XB2.Q & XB1.Q & XB0.Q & ZF & SR3.Q
    # !DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & !SR3.Q
    # DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & !SR3.Q
    # DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & SR3.Q
    # !DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & SR3.Q
    # DIP3 & CA2 & !CA3 & !CAB3 & !SB1 & !XB2.Q & XB1.Q & XB0.Q & ZF & !SR3.Q
    # !DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & !XB2.Q & XB1.Q & XB0.Q & ZF & !SR3.Q
    # !DIP3 & CA2 & !CA3 & !CAB3 & !SB1 & !XB2.Q & XB1.Q & XB0.Q & ZF & SR3.Q
    # DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & !XB2.Q & XB1.Q & XB0.Q & ZF & SR3.Q
    # DIP3 & CA2 & !CA3 & !CAB3 & !SB1 & XB2.Q & !XB1.Q & !SR3.Q
    # !DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & XB2.Q & !XB1.Q & !SR3.Q
    # !DIP3 & CA2 & !CA3 & !CAB3 & !SB1 & XB2.Q & !XB1.Q & SR3.Q
    # DIP3 & !CA2 & CA3 & !CAB3 & !SB1 & XB2.Q & !XB1.Q & SR3.Q
    # !DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & !SR3.Q
    # DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & !SR3.Q
    # DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & SR3.Q
    # !DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & SR3.Q
    # !CA2 & !CA3 & !CAB3 & !SB1 & XB2.Q & XB1.Q & XB0.Q & ZF
    # CA2 & CA3 & !CAB3 & !SB1 & XB2.Q & XB1.Q & XB0.Q & ZF
    # !CA2 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & ZF
    # CA2 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB0.Q & ZF
    # DIP3 & !CA3 & !CAB3 & !SB1 & XB2.Q & !ZF & !SR3.Q
    # !DIP3 & CA3 & !CAB3 & !SB1 & XB2.Q & !ZF & !SR3.Q
    # !DIP3 & !CA3 & !CAB3 & !SB1 & XB2.Q & !ZF & SR3.Q
    # DIP3 & CA3 & !CAB3 & !SB1 & XB2.Q & !ZF & SR3.Q
    # !DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !ZF & !SR3.Q
    # DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !ZF & !SR3.Q
    # DIP3 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !ZF & SR3.Q
    # !DIP3 & CA3 & !CAB3 & !SB1 & !XB2.Q & !ZF & SR3.Q
    # !CA2 & !CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & ZF
    # CA2 & CA3 & !CAB3 & !SB1 & !XB2.Q & !XB1.Q & ZF
    # !<A href=#86>CAB2</A> & SB1 & <A href=#91>XB3.Q</A> & !ZF
    # CAB2 & SB1 & !XB3.Q & !ZF
    # !CAB2 & SB1 & !XB3.Q & ZF
    # CAB2 & SB1 & XB3.Q & ZF
    # !CAB2 & !CAB3 & !SB1 & !XB3.Q & !ZF
    # CAB2 & !CAB3 & !SB1 & XB3.Q & !ZF
    # !CAB2 & !CAB3 & !SB1 & XB3.Q & ZF
    # CAB2 & !CAB3 & !SB1 & !XB3.Q & ZF
    # CAB3 & SB1 ) ; (47 pterms, 12 signals)
XB1.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
XB1.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=92>XB2.D.X1</A> = <A href=#88>SB1</A> & <A href=#89>SB2</A>
    # <A href=#87>CAB3</A> & !SB1 & !SB2
    # <A href=#86>CAB2</A> & !CAB3 & SB2 & <A href=#91>XB3.Q</A>
    # !CAB2 & !CAB3 & SB2 & !XB3.Q ; (4 pterms, 5 signals)
XB2.D.X2 = !<A href=#87>CAB3</A> & !<A href=#88>SB1</A> & <A href=#89>SB2</A> & <A href=#99>ZF</A> ; (1 pterm, 4 signals)
XB2.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
XB2.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=91>XB3.T</A> = !<A href=#87>CAB3</A> & <A href=#89>SB2</A> & <A href=#91>XB3.Q</A>
    # !CAB3 & <A href=#88>SB1</A> & XB3.Q
    # !<A href=#86>CAB2</A> & CAB3 & SB2 & !<A href=#99>ZF</A>
    # CAB2 & CAB3 & SB2 & ZF
    # !CAB2 & !SB1 & !SB2 & ZF
    # CAB2 & !SB1 & !SB2 & !ZF
    # !CAB2 & CAB3 & SB1 & !ZF
    # CAB2 & CAB3 & SB1 & ZF ; (8 pterms, 6 signals)
XB3.C = !( <A href=#145>XB3_0</A> ) ; (1 pterm, 1 signal)
XB3.AR = <A href=#80>SW2.Q</A> ; (1 pterm, 1 signal)

<A name=145>XB3_0</A> = !<A href=#79>SW1.Q</A>
    # <A href=#137>COUNT3.Q</A> & !<A href=#138>COUNT2.Q</A> & <A href=#139>COUNT1.Q</A> & !<A href=#140>COUNT0.Q</A> ; (2 pterms, 5 signals)

<A name=99>ZF</A> = !( <A href=#7>DIP1</A> & !<A href=#102>SR1.Q</A>
    # !DIP1 & SR1.Q
    # <A href=#9>DIP3</A> & !<A href=#100>SR3.Q</A>
    # !DIP3 & SR3.Q
    # <A href=#8>DIP2</A> & !<A href=#101>SR2.Q</A>
    # !DIP2 & SR2.Q
    # <A href=#6>DIP0</A> & <A href=#26>LED8.Q</A>
    # !DIP0 & !LED8.Q ) ; (8 pterms, 8 signals)

<A name=157>_dup_osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=76>osc_dis</A> = 0 ; (0 pterm, 0 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


