# Spartan-3E_LCD
LCD controller development on Spartan-3E FPGA board using Verilog code.

## Structure
<i><b> top_lcd1.v: </b></i> Top module
</br>
<i><b> lcd_controller.v: </b></i> LCD controller module
</br>
<i><b> LCD_UCF.ucf: </b></i> Physical constraints

## Tools
<li>Spartan-3E FPGA board </li>
<li>ISE14.7 </li>

## LCD interface timing
![Capture](https://user-images.githubusercontent.com/127403893/226331294-a2f5bfae-1d67-4e17-a69a-6c5918816d58.JPG)

## Simulation
![Capture](https://user-images.githubusercontent.com/127403893/226372829-9a200fd1-5015-4a2f-b9c3-32757e4d4430.JPG)
