$date
	Thu Jul 10 11:29:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_mem_tb $end
$var wire 32 ! INSTRUCTION [31:0] $end
$var reg 32 " ADDR [31:0] $end
$var reg 1 # CLK $end
$var reg 1 $ RESET $end
$scope module instr_mem $end
$var wire 32 % ADDR [31:0] $end
$var wire 1 # CLK $end
$var wire 1 $ RESET $end
$var wire 31 & addr_index [30:0] $end
$var reg 32 ' INSTRUCTION [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
b0 %
1$
0#
b0 "
bx !
$end
#5000
b0 !
b0 '
1#
#10000
0#
#15000
1#
#20000
0#
0$
#25000
b100000000000010010011 !
b100000000000010010011 '
1#
#30000
0#
#35000
1#
#40000
b1 &
0#
b100 "
b100 %
#45000
1#
#50000
b10 &
0#
b1000 "
b1000 %
#55000
b100010011 !
b100010011 '
1#
#60000
b11 &
0#
b1100 "
b1100 %
#65000
b1010010011 !
b1010010011 '
1#
#70000
b100 &
0#
b10000 "
b10000 %
#75000
b11000000000001110010011 !
b11000000000001110010011 '
1#
#80000
b101 &
0#
b10100 "
b10100 %
#85000
b1000001000000110110011 !
b1000001000000110110011 '
1#
#90000
b110 &
0#
b11000 "
b11000 %
#95000
b1000000100010011 !
b1000000100010011 '
1#
#100000
b111 &
0#
b11100 "
b11100 %
#105000
b11000000010010011 !
b11000000010010011 '
1#
#110000
b1000 &
0#
b100000 "
b100000 %
#115000
b1100101010000000100011 !
b1100101010000000100011 '
1#
#120000
b10000 &
0#
b1000000 "
b1000000 %
#125000
b101000000000000010010011 !
b101000000000000010010011 '
1#
#130000
b10001 &
0#
b1000100 "
b1000100 %
#135000
b1010000000000000100010011 !
b1010000000000000100010011 '
1#
#140000
b10010 &
0#
b1001000 "
b1001000 %
#145000
b1111000000000000110010011 !
b1111000000000000110010011 '
1#
#150000
0#
1$
#155000
b0 !
b0 '
1#
#160000
b0 &
0#
b0 "
b0 %
#165000
1#
#170000
0#
0$
#175000
b100000000000010010011 !
b100000000000010010011 '
1#
#180000
0#
