<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4634" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4634{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4634{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4634{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4634{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t5_4634{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t6_4634{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t7_4634{left:69px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_4634{left:175px;bottom:993px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_4634{left:264px;bottom:993px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ta_4634{left:100px;bottom:970px;letter-spacing:-0.12px;}
#tb_4634{left:101px;bottom:953px;letter-spacing:-0.14px;}
#tc_4634{left:226px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.03px;}
#td_4634{left:459px;bottom:953px;letter-spacing:-0.14px;}
#te_4634{left:641px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tf_4634{left:87px;bottom:929px;letter-spacing:-0.18px;}
#tg_4634{left:143px;bottom:929px;letter-spacing:-0.14px;}
#th_4634{left:85px;bottom:904px;letter-spacing:-0.17px;}
#ti_4634{left:146px;bottom:904px;letter-spacing:-0.12px;}
#tj_4634{left:189px;bottom:904px;letter-spacing:-0.15px;}
#tk_4634{left:437px;bottom:904px;letter-spacing:-0.13px;}
#tl_4634{left:530px;bottom:904px;letter-spacing:-0.11px;}
#tm_4634{left:189px;bottom:863px;letter-spacing:-0.14px;}
#tn_4634{left:530px;bottom:863px;letter-spacing:-0.14px;}
#to_4634{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tp_4634{left:530px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_4634{left:189px;bottom:814px;letter-spacing:-0.12px;}
#tr_4634{left:530px;bottom:814px;letter-spacing:-0.14px;}
#ts_4634{left:85px;bottom:790px;letter-spacing:-0.15px;}
#tt_4634{left:146px;bottom:790px;letter-spacing:-0.12px;}
#tu_4634{left:189px;bottom:790px;letter-spacing:-0.15px;}
#tv_4634{left:437px;bottom:790px;letter-spacing:-0.14px;}
#tw_4634{left:530px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_4634{left:530px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ty_4634{left:189px;bottom:744px;}
#tz_4634{left:530px;bottom:744px;letter-spacing:-0.11px;}
#t10_4634{left:189px;bottom:719px;}
#t11_4634{left:530px;bottom:719px;letter-spacing:-0.12px;}
#t12_4634{left:189px;bottom:695px;}
#t13_4634{left:530px;bottom:695px;letter-spacing:-0.12px;}
#t14_4634{left:189px;bottom:671px;letter-spacing:-0.13px;}
#t15_4634{left:530px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4634{left:189px;bottom:646px;letter-spacing:-0.13px;}
#t17_4634{left:530px;bottom:646px;letter-spacing:-0.12px;}
#t18_4634{left:189px;bottom:622px;letter-spacing:-0.13px;}
#t19_4634{left:530px;bottom:622px;letter-spacing:-0.11px;}
#t1a_4634{left:189px;bottom:597px;letter-spacing:-0.12px;}
#t1b_4634{left:530px;bottom:597px;letter-spacing:-0.14px;}
#t1c_4634{left:85px;bottom:573px;letter-spacing:-0.17px;}
#t1d_4634{left:146px;bottom:573px;letter-spacing:-0.12px;}
#t1e_4634{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t1f_4634{left:437px;bottom:573px;letter-spacing:-0.13px;}
#t1g_4634{left:530px;bottom:573px;letter-spacing:-0.13px;}
#t1h_4634{left:530px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4634{left:85px;bottom:527px;letter-spacing:-0.16px;}
#t1j_4634{left:142px;bottom:527px;letter-spacing:-0.16px;}
#t1k_4634{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t1l_4634{left:437px;bottom:527px;letter-spacing:-0.15px;}
#t1m_4634{left:530px;bottom:527px;letter-spacing:-0.12px;}
#t1n_4634{left:530px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_4634{left:85px;bottom:481px;letter-spacing:-0.16px;}
#t1p_4634{left:142px;bottom:481px;letter-spacing:-0.16px;}
#t1q_4634{left:189px;bottom:481px;letter-spacing:-0.14px;}
#t1r_4634{left:437px;bottom:481px;letter-spacing:-0.15px;}
#t1s_4634{left:530px;bottom:481px;letter-spacing:-0.12px;}
#t1t_4634{left:530px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_4634{left:86px;bottom:435px;letter-spacing:-0.17px;}
#t1v_4634{left:142px;bottom:435px;letter-spacing:-0.15px;}
#t1w_4634{left:189px;bottom:435px;letter-spacing:-0.16px;}
#t1x_4634{left:437px;bottom:435px;letter-spacing:-0.12px;}
#t1y_4634{left:530px;bottom:435px;letter-spacing:-0.12px;}
#t1z_4634{left:530px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t20_4634{left:530px;bottom:397px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t21_4634{left:189px;bottom:373px;letter-spacing:-0.09px;}
#t22_4634{left:530px;bottom:373px;letter-spacing:-0.14px;}
#t23_4634{left:189px;bottom:348px;letter-spacing:-0.15px;}
#t24_4634{left:437px;bottom:348px;letter-spacing:-0.14px;}
#t25_4634{left:530px;bottom:348px;letter-spacing:-0.12px;}
#t26_4634{left:530px;bottom:327px;letter-spacing:-0.11px;}
#t27_4634{left:530px;bottom:310px;letter-spacing:-0.11px;}
#t28_4634{left:189px;bottom:286px;letter-spacing:-0.12px;}
#t29_4634{left:530px;bottom:286px;letter-spacing:-0.14px;}
#t2a_4634{left:189px;bottom:261px;letter-spacing:-0.14px;}
#t2b_4634{left:437px;bottom:261px;letter-spacing:-0.13px;}
#t2c_4634{left:530px;bottom:261px;letter-spacing:-0.12px;}
#t2d_4634{left:530px;bottom:240px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2e_4634{left:530px;bottom:223px;letter-spacing:-0.11px;}
#t2f_4634{left:530px;bottom:206px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t2g_4634{left:530px;bottom:189px;letter-spacing:-0.11px;}

.s1_4634{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4634{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4634{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4634{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4634{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4634{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4634" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4634Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4634" style="-webkit-user-select: none;"><object width="935" height="1210" data="4634/4634.svg" type="image/svg+xml" id="pdf4634" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4634" class="t s1_4634">2-112 </span><span id="t2_4634" class="t s1_4634">Vol. 4 </span>
<span id="t3_4634" class="t s2_4634">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4634" class="t s3_4634">is model specific and may differ between different processors. For all processors based on Goldmont microarchitec- </span>
<span id="t5_4634" class="t s3_4634">ture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to </span>
<span id="t6_4634" class="t s3_4634">figure out which processors are in the same module. “Package” means all processor cores in the physical package </span>
<span id="t7_4634" class="t s3_4634">share the same MSR or bit interface. </span>
<span id="t8_4634" class="t s4_4634">Table 2-12. </span><span id="t9_4634" class="t s4_4634">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture </span>
<span id="ta_4634" class="t s5_4634">Register </span>
<span id="tb_4634" class="t s5_4634">Address </span><span id="tc_4634" class="t s5_4634">Register Name / Bit Fields </span><span id="td_4634" class="t s5_4634">Scope </span><span id="te_4634" class="t s5_4634">Bit Description </span>
<span id="tf_4634" class="t s5_4634">Hex </span><span id="tg_4634" class="t s5_4634">Dec </span>
<span id="th_4634" class="t s6_4634">17H </span><span id="ti_4634" class="t s6_4634">23 </span><span id="tj_4634" class="t s6_4634">MSR_PLATFORM_ID </span><span id="tk_4634" class="t s6_4634">Module </span><span id="tl_4634" class="t s6_4634">Model Specific Platform ID (R) </span>
<span id="tm_4634" class="t s6_4634">49:0 </span><span id="tn_4634" class="t s6_4634">Reserved </span>
<span id="to_4634" class="t s6_4634">52:50 </span><span id="tp_4634" class="t s6_4634">See Table 2-2. </span>
<span id="tq_4634" class="t s6_4634">63:33 </span><span id="tr_4634" class="t s6_4634">Reserved </span>
<span id="ts_4634" class="t s6_4634">3AH </span><span id="tt_4634" class="t s6_4634">58 </span><span id="tu_4634" class="t s6_4634">IA32_FEATURE_CONTROL </span><span id="tv_4634" class="t s6_4634">Core </span><span id="tw_4634" class="t s6_4634">Control Features in Intel 64 Processor (R/W) </span>
<span id="tx_4634" class="t s6_4634">See Table 2-2. </span>
<span id="ty_4634" class="t s6_4634">0 </span><span id="tz_4634" class="t s6_4634">Lock (R/WL) </span>
<span id="t10_4634" class="t s6_4634">1 </span><span id="t11_4634" class="t s6_4634">Enable VMX inside SMX operation (R/WL) </span>
<span id="t12_4634" class="t s6_4634">2 </span><span id="t13_4634" class="t s6_4634">Enable VMX outside SMX operation (R/WL) </span>
<span id="t14_4634" class="t s6_4634">14:8 </span><span id="t15_4634" class="t s6_4634">SENTER local functions enables (R/WL) </span>
<span id="t16_4634" class="t s6_4634">15 </span><span id="t17_4634" class="t s6_4634">SENTER global functions enable (R/WL) </span>
<span id="t18_4634" class="t s6_4634">18 </span><span id="t19_4634" class="t s6_4634">SGX global functions enable (R/WL) </span>
<span id="t1a_4634" class="t s6_4634">63:19 </span><span id="t1b_4634" class="t s6_4634">Reserved </span>
<span id="t1c_4634" class="t s6_4634">3BH </span><span id="t1d_4634" class="t s6_4634">59 </span><span id="t1e_4634" class="t s6_4634">IA32_TSC_ADJUST </span><span id="t1f_4634" class="t s6_4634">Core </span><span id="t1g_4634" class="t s6_4634">Per-Core TSC ADJUST (R/W) </span>
<span id="t1h_4634" class="t s6_4634">See Table 2-2. </span>
<span id="t1i_4634" class="t s6_4634">C3H </span><span id="t1j_4634" class="t s6_4634">195 </span><span id="t1k_4634" class="t s6_4634">IA32_PMC2 </span><span id="t1l_4634" class="t s6_4634">Core </span><span id="t1m_4634" class="t s6_4634">Performance Counter Register </span>
<span id="t1n_4634" class="t s6_4634">See Table 2-2. </span>
<span id="t1o_4634" class="t s6_4634">C4H </span><span id="t1p_4634" class="t s6_4634">196 </span><span id="t1q_4634" class="t s6_4634">IA32_PMC3 </span><span id="t1r_4634" class="t s6_4634">Core </span><span id="t1s_4634" class="t s6_4634">Performance Counter Register </span>
<span id="t1t_4634" class="t s6_4634">See Table 2-2. </span>
<span id="t1u_4634" class="t s6_4634">CEH </span><span id="t1v_4634" class="t s6_4634">206 </span><span id="t1w_4634" class="t s6_4634">MSR_PLATFORM_INFO </span><span id="t1x_4634" class="t s6_4634">Package </span><span id="t1y_4634" class="t s6_4634">Platform Information </span>
<span id="t1z_4634" class="t s6_4634">Contains power management and other model specific </span>
<span id="t20_4634" class="t s6_4634">features enumeration. See http://biosbits.org. </span>
<span id="t21_4634" class="t s6_4634">7:0 </span><span id="t22_4634" class="t s6_4634">Reserved </span>
<span id="t23_4634" class="t s6_4634">15:8 </span><span id="t24_4634" class="t s6_4634">Package </span><span id="t25_4634" class="t s6_4634">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t26_4634" class="t s6_4634">This is the ratio of the maximum frequency that does </span>
<span id="t27_4634" class="t s6_4634">not require turbo. Frequency = ratio * 100 MHz. </span>
<span id="t28_4634" class="t s6_4634">27:16 </span><span id="t29_4634" class="t s6_4634">Reserved </span>
<span id="t2a_4634" class="t s6_4634">28 </span><span id="t2b_4634" class="t s6_4634">Package </span><span id="t2c_4634" class="t s6_4634">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2d_4634" class="t s6_4634">When set to 1, indicates that Programmable Ratio </span>
<span id="t2e_4634" class="t s6_4634">Limit for Turbo mode is enabled. When set to 0, </span>
<span id="t2f_4634" class="t s6_4634">indicates Programmable Ratio Limit for Turbo mode is </span>
<span id="t2g_4634" class="t s6_4634">disabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
