Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: VGA_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA_dis.v" into library work
Parsing module <VGA_dis>.
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA.v" into library work
Parsing module <VGA>.
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\divider.v" into library work
Parsing module <divider>.
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\dis_shake.v" into library work
Parsing module <dis_shake>.
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\data.v" into library work
Parsing module <data>.
Analyzing Verilog file "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA_TOP.v" into library work
Parsing module <VGA_TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA_TOP>.

Elaborating module <divider>.
WARNING:HDLCompiler:413 - "D:\Xilinx\WorkSpace\CPU\1.9\VGA\divider.v" Line 31: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <VGA>.
WARNING:HDLCompiler:413 - "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA.v" Line 33: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA.v" Line 39: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <VGA_dis>.
WARNING:HDLCompiler:413 - "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA_dis.v" Line 75: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <dis_shake>.

Elaborating module <data>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_TOP>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA_TOP.v".
    Summary:
	no macro.
Unit <VGA_TOP> synthesized.

Synthesizing Unit <divider>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\divider.v".
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count[5]_GND_2_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <divider> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA.v".
    Found 10-bit register for signal <count_v>.
    Found 10-bit register for signal <count_h>.
    Found 10-bit adder for signal <count_h[9]_GND_3_o_add_1_OUT> created at line 33.
    Found 10-bit adder for signal <count_v[9]_GND_3_o_add_6_OUT> created at line 39.
    Found 10-bit comparator lessequal for signal <n0008> created at line 43
    Found 10-bit comparator lessequal for signal <n0010> created at line 45
    Found 10-bit comparator greater for signal <GND_3_o_count_v[9]_LessThan_13_o> created at line 48
    Found 10-bit comparator lessequal for signal <n0013> created at line 48
    Found 10-bit comparator greater for signal <GND_3_o_count_h[9]_LessThan_15_o> created at line 48
    Found 10-bit comparator lessequal for signal <n0018> created at line 48
    Found 10-bit comparator greater for signal <GND_3_o_count_h[9]_LessThan_17_o> created at line 51
    Found 10-bit comparator greater for signal <n0022> created at line 51
    Found 10-bit comparator greater for signal <n0026> created at line 52
    Found 10-bit comparator lessequal for signal <n0030> created at line 53
    Found 10-bit comparator greater for signal <GND_3_o_count_v[9]_LessThan_26_o> created at line 58
    Found 10-bit comparator greater for signal <n0037> created at line 58
    Found 10-bit comparator greater for signal <n0041> created at line 59
    Found 10-bit comparator lessequal for signal <n0045> created at line 60
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <VGA> synthesized.

Synthesizing Unit <VGA_dis>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\VGA_dis.v".
    Found 4-bit adder for signal <out_data> created at line 75.
    Found 10-bit comparator greater for signal <GND_4_o_count_h[9]_LessThan_18_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0026> created at line 78
    Found 10-bit comparator greater for signal <PWR_4_o_count_h[9]_LessThan_20_o> created at line 79
    Found 10-bit comparator lessequal for signal <n0030> created at line 79
    Found 10-bit comparator greater for signal <GND_4_o_count_v[9]_LessThan_22_o> created at line 80
    Found 10-bit comparator lessequal for signal <n0035> created at line 80
    Found 10-bit comparator greater for signal <GND_4_o_count_v[9]_LessThan_24_o> created at line 81
    Found 10-bit comparator lessequal for signal <n0040> created at line 81
    Found 10-bit comparator greater for signal <GND_4_o_count_h[9]_LessThan_26_o> created at line 82
    Found 10-bit comparator lessequal for signal <n0045> created at line 82
    Found 10-bit comparator greater for signal <GND_4_o_count_h[9]_LessThan_28_o> created at line 83
    Found 10-bit comparator lessequal for signal <n0050> created at line 83
    Found 10-bit comparator greater for signal <PWR_4_o_count_h[9]_LessThan_30_o> created at line 84
    Found 10-bit comparator lessequal for signal <n0055> created at line 84
    Found 10-bit comparator greater for signal <GND_4_o_count_v[9]_LessThan_32_o> created at line 85
    Found 10-bit comparator lessequal for signal <n0060> created at line 85
    Found 10-bit comparator greater for signal <GND_4_o_count_v[9]_LessThan_34_o> created at line 86
    Found 10-bit comparator lessequal for signal <n0065> created at line 86
    Found 10-bit comparator greater for signal <GND_4_o_count_v[9]_LessThan_36_o> created at line 87
    Found 10-bit comparator lessequal for signal <n0070> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <VGA_dis> synthesized.

Synthesizing Unit <dis_shake>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\dis_shake.v".
    Found 1-bit register for signal <temp2>.
    Found 1-bit register for signal <temp3>.
    Found 1-bit register for signal <temp1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dis_shake> synthesized.

Synthesizing Unit <data>.
    Related source file is "D:\Xilinx\WorkSpace\CPU\1.9\VGA\data.v".
        stop = 4'b0000
        change1 = 4'b0001
        change2 = 4'b0010
        change3 = 4'b0100
        change4 = 4'b1000
        nec1 = 4'b1110
        nec2 = 4'b1101
        nec3 = 4'b1011
        nec4 = 4'b0111
        trap = 4'b1111
        birthset = 4'b0101
        birth = 4'b1010
    Found 1-bit register for signal <death>.
    Found 4-bit register for signal <state>.
    Found 64-bit register for signal <n0643[63:0]>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 14                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <num1[3]_GND_6_o_sub_312_OUT> created at line 91.
    Found 4-bit subtractor for signal <num2[3]_GND_6_o_sub_314_OUT> created at line 91.
    Found 4-bit subtractor for signal <num3[3]_GND_6_o_sub_316_OUT> created at line 91.
    Found 4-bit subtractor for signal <num1[3]_GND_6_o_sub_324_OUT> created at line 93.
    Found 4-bit subtractor for signal <num2[3]_GND_6_o_sub_326_OUT> created at line 93.
    Found 4-bit subtractor for signal <num3[3]_GND_6_o_sub_328_OUT> created at line 93.
    Found 4-bit adder for signal <num3[3]_GND_6_o_add_87_OUT> created at line 79.
    Found 4-bit adder for signal <num1[3]_GND_6_o_add_613_OUT> created at line 112.
    Found 4-bit adder for signal <num2[3]_GND_6_o_add_615_OUT> created at line 112.
    Found 4-bit adder for signal <num3[3]_GND_6_o_add_617_OUT> created at line 112.
    Found 4-bit adder for signal <num1[3]_GND_6_o_add_619_OUT> created at line 113.
    Found 4-bit adder for signal <num2[3]_GND_6_o_add_621_OUT> created at line 113.
    Found 4-bit adder for signal <num3[3]_GND_6_o_add_623_OUT> created at line 113.
    Found 4-bit adder for signal <num1[3]_GND_6_o_add_628_OUT> created at line 115.
    Found 4-bit adder for signal <num2[3]_GND_6_o_add_649_OUT> created at line 116.
    Found 4-bit adder for signal <num3[3]_GND_6_o_add_670_OUT> created at line 117.
    Found 4-bit adder for signal <num4[3]_GND_6_o_add_691_OUT> created at line 118.
    Found 4-bit 16-to-1 multiplexer for signal <out_data> created at line 28.
    Found 4-bit 16-to-1 multiplexer for signal <num4[3]_lab[0][3]_wide_mux_82_OUT> created at line 79.
    Found 4-bit 16-to-1 multiplexer for signal <n1225> created at line 79.
    Found 4-bit 16-to-1 multiplexer for signal <num2[3]_lab[0][3]_wide_mux_463_OUT> created at line 101.
    Found 4-bit 16-to-1 multiplexer for signal <num3[3]_lab[0][3]_wide_mux_483_OUT> created at line 102.
    Found 4-bit 16-to-1 multiplexer for signal <num4[3]_lab[0][3]_wide_mux_518_OUT> created at line 103.
    Found 4-bit 16-to-1 multiplexer for signal <num3[3]_lab[0][3]_wide_mux_557_OUT> created at line 105.
    Found 4-bit 16-to-1 multiplexer for signal <num4[3]_lab[0][3]_wide_mux_575_OUT> created at line 106.
    Found 4-bit 16-to-1 multiplexer for signal <_n1262> created at line 115.
    Found 4-bit 16-to-1 multiplexer for signal <_n1284> created at line 116.
    Found 4-bit 16-to-1 multiplexer for signal <_n1287> created at line 117.
    Found 4-bit 16-to-1 multiplexer for signal <_n1259> created at line 118.
WARNING:Xst:737 - Found 1-bit latch for signal <num1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <num3[3]_num4[3]_equal_39_o> created at line 77
    Found 4-bit comparator equal for signal <num1[3]_num2[3]_equal_42_o> created at line 78
    Found 4-bit comparator equal for signal <num3[3]_num4[3]_equal_84_o> created at line 79
    Found 4-bit comparator equal for signal <num2[3]_num3[3]_equal_126_o> created at line 81
    Found 4-bit comparator equal for signal <num1[3]_num3[3]_equal_167_o> created at line 82
    Found 4-bit comparator equal for signal <num2[3]_num4[3]_equal_210_o> created at line 83
    Found 4-bit comparator equal for signal <num1[3]_num4[3]_equal_253_o> created at line 84
    Found 4-bit comparator equal for signal <num2[3]_num1[3]_equal_313_o> created at line 91
    Found 4-bit comparator equal for signal <num3[3]_num2[3]_equal_315_o> created at line 91
    Found 4-bit comparator equal for signal <num4[3]_num3[3]_equal_317_o> created at line 91
    Found 4-bit comparator equal for signal <num2[3]_num1[3]_equal_325_o> created at line 93
    Found 4-bit comparator equal for signal <num3[3]_num2[3]_equal_327_o> created at line 93
    Found 4-bit comparator equal for signal <num4[3]_num3[3]_equal_329_o> created at line 93
    Found 4-bit comparator equal for signal <num2[3]_num1[3]_equal_615_o> created at line 112
    Found 4-bit comparator equal for signal <num3[3]_num2[3]_equal_617_o> created at line 112
    Found 4-bit comparator equal for signal <num4[3]_num3[3]_equal_619_o> created at line 112
    Found 4-bit comparator equal for signal <num2[3]_num1[3]_equal_621_o> created at line 113
    Found 4-bit comparator equal for signal <num3[3]_num2[3]_equal_623_o> created at line 113
    Found 4-bit comparator equal for signal <num4[3]_num3[3]_equal_625_o> created at line 113
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  19 Comparator(s).
	inferred 497 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 2
 4-bit adder                                           : 12
 4-bit subtractor                                      : 6
 6-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 13
 10-bit register                                       : 2
 6-bit register                                        : 1
 64-bit register                                       : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 53
 10-bit comparator greater                             : 18
 10-bit comparator lessequal                           : 16
 4-bit comparator equal                                : 19
# Multiplexers                                         : 509
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 16-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 416
 64-bit 2-to-1 multiplexer                             : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <count_h>: 1 register on signal <count_h>.
The following registers are absorbed into counter <count_v>: 1 register on signal <count_v>.
Unit <VGA> synthesized (advanced).

Synthesizing (advanced) Unit <divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 4-bit adder                                           : 12
 4-bit subtractor                                      : 6
# Counters                                             : 3
 10-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 77
 Flip-Flops                                            : 77
# Comparators                                          : 53
 10-bit comparator greater                             : 18
 10-bit comparator lessequal                           : 16
 4-bit comparator equal                                : 19
# Multiplexers                                         : 507
 1-bit 2-to-1 multiplexer                              : 52
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 16-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 416
 64-bit 2-to-1 multiplexer                             : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DATA/FSM_0> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000000100
 0100  | 000000001000
 1000  | 000000010000
 1010  | 000000100000
 0101  | 000001000000
 1110  | 000010000000
 1111  | 000100000000
 0111  | 001000000000
 1011  | 010000000000
 1101  | 100000000000
-----------------------

Optimizing unit <VGA_TOP> ...

Optimizing unit <VGA> ...

Optimizing unit <data> ...

Optimizing unit <VGA_dis> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_TOP, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2804
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 13
#      LUT3                        : 86
#      LUT4                        : 415
#      LUT5                        : 398
#      LUT6                        : 1669
#      MUXCY                       : 18
#      MUXF7                       : 135
#      MUXF8                       : 47
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 123
#      FDC                         : 39
#      FDCE                        : 59
#      FDP                         : 1
#      FDPE                        : 16
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             123  out of  18224     0%  
 Number of Slice LUTs:                 2582  out of   9112    28%  
    Number used as Logic:              2582  out of   9112    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2594
   Number with an unused Flip Flop:    2471  out of   2594    95%  
   Number with an unused LUT:            12  out of   2594     0%  
   Number of fully used LUT-FF pairs:   111  out of   2594     4%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------------+------------------------+-------+
DIV/count_5                                                              | NONE(RIGHT/temp3)      | 12    |
clk                                                                      | BUFGP                  | 6     |
DIV/count_1                                                              | BUFG                   | 97    |
DATA/state[3]_GND_7_o_Mux_866_o(DATA/Mmux_state[3]_GND_7_o_Mux_866_o11:O)| NONE(*)(DATA/num3_0)   | 8     |
-------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.309ns (Maximum Frequency: 51.790MHz)
   Minimum input arrival time before clock: 3.743ns
   Maximum output required time after clock: 10.910ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV/count_5'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            RIGHT/temp2 (FF)
  Destination:       RIGHT/temp3 (FF)
  Source Clock:      DIV/count_5 rising
  Destination Clock: DIV/count_5 rising

  Data Path: RIGHT/temp2 to RIGHT/temp3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  RIGHT/temp2 (RIGHT/temp2)
     FDC:D                     0.102          RIGHT/temp3
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            DIV/count_0 (FF)
  Destination:       DIV/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DIV/count_0 to DIV/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  DIV/count_0 (DIV/count_0)
     INV:I->O              1   0.206   0.579  DIV/Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          DIV/count_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV/count_1'
  Clock period: 19.309ns (frequency: 51.790MHz)
  Total number of paths / destination ports: 9466301954 / 171
-------------------------------------------------------------------------
Delay:               19.309ns (Levels of Logic = 21)
  Source:            DATA/lab_15_7 (FF)
  Destination:       DATA/lab_15_63 (FF)
  Source Clock:      DIV/count_1 rising
  Destination Clock: DIV/count_1 rising

  Data Path: DATA/lab_15_7 to DATA/lab_15_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.275  DATA/lab_15_7 (DATA/lab_15_7)
     LUT6:I2->O            1   0.203   0.000  DATA/Mmux__n1262_4 (DATA/Mmux__n1262_4)
     MUXF7:I1->O           1   0.140   0.000  DATA/Mmux__n1262_3_f7 (DATA/Mmux__n1262_3_f7)
     MUXF8:I1->O          82   0.152   2.006  DATA/Mmux__n1262_2_f8 (DATA/Madd_num1[3]_GND_6_o_add_628_OUT_lut<3>)
     LUT4:I0->O            7   0.203   0.878  DATA/_n1776<0>1_10 (DATA/_n1776<0>1_2)
     LUT6:I4->O            6   0.203   0.745  DATA/GND_6_o_GND_6_o_not_equal_330_o2531 (DATA/GND_6_o_GND_6_o_not_equal_330_o_mmx_out97)
     LUT6:I5->O            4   0.205   0.931  DATA/GND_6_o_GND_6_o_not_equal_330_o2491 (DATA/GND_6_o_GND_6_o_not_equal_330_o_mmx_out93)
     LUT5:I1->O            1   0.203   0.000  DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT1507_F (N1231)
     MUXF7:I0->O           3   0.131   0.898  DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT1507 (DATA/lab[0][3]_lab[0][3]_mux_460_OUT<54>)
     LUT6:I2->O            1   0.203   0.000  DATA/Mmux_num2[3]_lab[0][3]_wide_mux_463_OUT_62 (DATA/Mmux_num2[3]_lab[0][3]_wide_mux_463_OUT_62)
     MUXF7:I0->O           1   0.131   0.000  DATA/Mmux_num2[3]_lab[0][3]_wide_mux_463_OUT_4_f7_1 (DATA/Mmux_num2[3]_lab[0][3]_wide_mux_463_OUT_4_f72)
     MUXF8:I0->O         162   0.144   2.248  DATA/Mmux_num2[3]_lab[0][3]_wide_mux_463_OUT_2_f8_1 (DATA/num2[3]_lab[0][3]_wide_mux_463_OUT<2>)
     LUT4:I1->O            1   0.205   0.580  DATA/num3[3]_GND_6_o_not_equal_482_o1_SW0 (N758)
     LUT6:I5->O           17   0.205   1.028  DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT102421 (DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT10242)
     LUT6:I5->O            1   0.205   0.580  DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT13543 (DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT13544)
     LUT6:I5->O            2   0.205   0.864  DATA/Mmux_lab[0][3]_lab[0][3]_mux_460_OUT13545 (DATA/lab[0][3]_lab[0][3]_mux_554_OUT<5>)
     LUT6:I2->O            1   0.203   0.000  DATA/Mmux_num3[3]_lab[0][3]_wide_mux_557_OUT_41 (DATA/Mmux_num3[3]_lab[0][3]_wide_mux_557_OUT_41)
     MUXF7:I1->O           1   0.140   0.000  DATA/Mmux_num3[3]_lab[0][3]_wide_mux_557_OUT_3_f7_0 (DATA/Mmux_num3[3]_lab[0][3]_wide_mux_557_OUT_3_f71)
     MUXF8:I1->O           7   0.152   1.021  DATA/Mmux_num3[3]_lab[0][3]_wide_mux_557_OUT_2_f8_0 (DATA/Mmux_lab[0][3]_lab[0][3]_mux_610_OUT1211)
     LUT4:I0->O           10   0.203   0.857  DATA/num3[3]_GND_6_o_not_equal_556_o1_3 (DATA/num3[3]_GND_6_o_not_equal_556_o1_2)
     LUT6:I5->O           16   0.205   1.005  DATA/Mmux_lab[0][3]_lab[0][3]_mux_716_OUT1011 (DATA/Mmux_lab[0][3]_lab[0][3]_mux_716_OUT1011)
     LUT6:I5->O            1   0.205   0.000  DATA/Mmux_lab[0][3]_lab[0][3]_mux_716_OUT14113 (DATA/lab[0][3]_lab[0][3]_mux_716_OUT<50>)
     FDCE:D                    0.102          DATA/lab_15_50
    ----------------------------------------
    Total                     19.309ns (4.395ns logic, 14.914ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV/count_5'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.568ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       RIGHT/temp3 (FF)
  Destination Clock: DIV/count_5 rising

  Data Path: clr to RIGHT/temp3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           115   1.222   1.916  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          RIGHT/temp1
    ----------------------------------------
    Total                      3.568ns (1.652ns logic, 1.916ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.568ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       DIV/count_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to DIV/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           115   1.222   1.916  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          DIV/count_0
    ----------------------------------------
    Total                      3.568ns (1.652ns logic, 1.916ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV/count_1'
  Total number of paths / destination ports: 109 / 100
-------------------------------------------------------------------------
Offset:              3.743ns (Levels of Logic = 3)
  Source:            down_button (PAD)
  Destination:       DATA/state_FSM_FFd12 (FF)
  Destination Clock: DIV/count_1 rising

  Data Path: down_button to DATA/state_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.819  down_button_IBUF (down_button_IBUF)
     LUT2:I0->O            9   0.203   1.194  DOWN/out_button1 (down)
     LUT6:I0->O            1   0.203   0.000  DATA/state_FSM_FFd12-In1 (DATA/state_FSM_FFd12-In)
     FDP:D                     0.102          DATA/state_FSM_FFd12
    ----------------------------------------
    Total                      3.743ns (1.730ns logic, 2.013ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DATA/state[3]_GND_7_o_Mux_866_o'
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Offset:              3.658ns (Levels of Logic = 3)
  Source:            up_button (PAD)
  Destination:       DATA/num3_0 (LATCH)
  Destination Clock: DATA/state[3]_GND_7_o_Mux_866_o falling

  Data Path: up_button to DATA/num3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  up_button_IBUF (up_button_IBUF)
     LUT2:I0->O            5   0.203   1.059  UP/out_button1 (up)
     LUT6:I1->O            1   0.203   0.000  DATA/state_state[3]_num3[3]_wide_mux_864_OUT<0>1 (DATA/state[3]_num3[3]_wide_mux_864_OUT<0>)
     LD:D                      0.037          DATA/num3_0
    ----------------------------------------
    Total                      3.658ns (1.665ns logic, 1.993ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV/count_1'
  Total number of paths / destination ports: 14239 / 11
-------------------------------------------------------------------------
Offset:              10.910ns (Levels of Logic = 8)
  Source:            VGA/count_v_3 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      DIV/count_1 rising

  Data Path: VGA/count_v_3 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.277  VGA/count_v_3 (VGA/count_v_3)
     LUT5:I0->O            1   0.203   0.808  VGA/n00371_SW0 (N2)
     LUT6:I3->O            2   0.205   0.961  VGA/n00371 (VGA/n0037)
     LUT5:I0->O            2   0.203   0.981  VGA/GND_3_o_count_v[9]_AND_7_o1 (VGA/GND_3_o_count_v[9]_AND_7_o)
     LUT6:I0->O            8   0.203   0.802  VGA/Mmux_num_v14 (num_v<0>)
     MUXF7:S->O            1   0.148   0.000  DATA/Mmux_out_data_3_f7_2 (DATA/Mmux_out_data_3_f73)
     MUXF8:I1->O           8   0.152   1.167  DATA/Mmux_out_data_2_f8_2 (data<3>)
     LUT6:I0->O            1   0.203   0.579  DIS/Mmux_red31 (red_2_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     10.910ns (4.335ns logic, 6.575ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DATA/state[3]_GND_7_o_Mux_866_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV/count_1    |         |         |    2.985|         |
DIV/count_5    |         |         |    2.754|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV/count_1
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
DATA/state[3]_GND_7_o_Mux_866_o|         |   20.535|         |         |
DIV/count_1                    |   19.309|         |         |         |
DIV/count_5                    |    2.834|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV/count_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV/count_5    |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.54 secs
 
--> 

Total memory usage is 226204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

