{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540501627072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540501627085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 17:07:06 2018 " "Processing started: Thu Oct 25 17:07:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540501627085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501627085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501627086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540501628763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540501628763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/subtrador/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/subtrador/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-behavior " "Found design unit 1: Sub16-behavior" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "../Subtrador/Sub.vhd" "" { Text "G:/VHDL/Subtrador/Sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift2r/shift2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift2r/shift2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2R-behavior " "Found design unit 1: Shift2R-behavior" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2R " "Found entity 1: Shift2R" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "G:/VHDL/Shift2R/Shift2R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/shift 2l/shifter2l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/shift 2l/shifter2l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter2L-behavior " "Found design unit 1: Shifter2L-behavior" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter2L " "Found entity 1: Shifter2L" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "G:/VHDL/Shift 2L/Shifter2L.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/somador16/somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/somador16/somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador16-behavior " "Found design unit 1: Somador16-behavior" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador16 " "Found entity 1: Somador16" {  } { { "../Somador16/Somador16.vhd" "" { Text "G:/VHDL/Somador16/Somador16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/multplx 12/mux_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/multplx 12/mux_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_12-behavior " "Found design unit 1: Mux_12-behavior" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647826 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_12 " "Found entity 1: Mux_12" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "G:/VHDL/Multplx 12/Mux_12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/xor/portxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/xor/portxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortXor-behavior " "Found design unit 1: PortXor-behavior" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647916 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortXor " "Found entity 1: PortXor" {  } { { "../XOR/PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501647916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501647916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nor/portnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nor/portnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNOR-behavior " "Found design unit 1: PortNOR-behavior" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648004 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNOR " "Found entity 1: PortNOR" {  } { { "../NOR/PortNOR.vhd" "" { Text "G:/VHDL/NOR/PortNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/nand/notand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/nand/notand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotAnd-behavior " "Found design unit 1: NotAnd-behavior" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648093 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotAnd " "Found entity 1: NotAnd" {  } { { "../NAND/NotAnd.vhd" "" { Text "G:/VHDL/NAND/NotAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/not/portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/not/portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-behavior " "Found design unit 1: PortNot-behavior" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648197 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/or/portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/or/portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-behavior " "Found design unit 1: PortOr-behavior" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648293 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/and/qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/and/qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648387 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648486 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "G:/VHDL/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540501648486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501648486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540501648718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAnd QAnd:G1 " "Elaborating entity \"QAnd\" for hierarchy \"QAnd:G1\"" {  } { { "ULA.vhd" "G1" { Text "G:/VHDL/ULA/ULA.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501648893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortOr PortOr:G2 " "Elaborating entity \"PortOr\" for hierarchy \"PortOr:G2\"" {  } { { "ULA.vhd" "G2" { Text "G:/VHDL/ULA/ULA.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortNot PortNot:G3 " "Elaborating entity \"PortNot\" for hierarchy \"PortNot:G3\"" {  } { { "ULA.vhd" "G3" { Text "G:/VHDL/ULA/ULA.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotAnd NotAnd:G4 " "Elaborating entity \"NotAnd\" for hierarchy \"NotAnd:G4\"" {  } { { "ULA.vhd" "G4" { Text "G:/VHDL/ULA/ULA.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortNOR PortNOR:G5 " "Elaborating entity \"PortNOR\" for hierarchy \"PortNOR:G5\"" {  } { { "ULA.vhd" "G5" { Text "G:/VHDL/ULA/ULA.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortXor PortXor:G6 " "Elaborating entity \"PortXor\" for hierarchy \"PortXor:G6\"" {  } { { "ULA.vhd" "G6" { Text "G:/VHDL/ULA/ULA.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2R Shift2R:G7 " "Elaborating entity \"Shift2R\" for hierarchy \"Shift2R:G7\"" {  } { { "ULA.vhd" "G7" { Text "G:/VHDL/ULA/ULA.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter2L Shifter2L:G8 " "Elaborating entity \"Shifter2L\" for hierarchy \"Shifter2L:G8\"" {  } { { "ULA.vhd" "G8" { Text "G:/VHDL/ULA/ULA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501649908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador16 Somador16:G11 " "Elaborating entity \"Somador16\" for hierarchy \"Somador16:G11\"" {  } { { "ULA.vhd" "G11" { Text "G:/VHDL/ULA/ULA.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501650063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16 Sub16:G12 " "Elaborating entity \"Sub16\" for hierarchy \"Sub16:G12\"" {  } { { "ULA.vhd" "G12" { Text "G:/VHDL/ULA/ULA.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501650163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_12 Mux_12:G13 " "Elaborating entity \"Mux_12\" for hierarchy \"Mux_12:G13\"" {  } { { "ULA.vhd" "G13" { Text "G:/VHDL/ULA/ULA.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501650278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540501652218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540501653477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540501653477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540501653913 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540501653913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540501653913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540501653913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540501654110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 17:07:34 2018 " "Processing ended: Thu Oct 25 17:07:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540501654110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540501654110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540501654110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540501654110 ""}
