0.6
2019.1
May 24 2019
15:06:07
D:/B.Tech/RTL_resources/verilog FPGA course Projects/Mini_Projects/Mini_Projects.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/B.Tech/RTL_resources/verilog FPGA course Projects/Mini_Projects/Mini_Projects.srcs/sim_1/new/UART_tb.v,1725742061,verilog,,,,UART_tb,,,,,,,,
D:/B.Tech/RTL_resources/verilog FPGA course Projects/Mini_Projects/Mini_Projects.srcs/sources_1/new/UART.v,1725741862,verilog,,D:/B.Tech/RTL_resources/verilog FPGA course Projects/Mini_Projects/Mini_Projects.srcs/sim_1/new/UART_tb.v,,UART,,,,,,,,
