// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module moments_atan2_range_redux_cordic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_st1_fsm_0 = 42'b1;
parameter    ap_ST_st2_fsm_1 = 42'b10;
parameter    ap_ST_st3_fsm_2 = 42'b100;
parameter    ap_ST_st4_fsm_3 = 42'b1000;
parameter    ap_ST_st5_fsm_4 = 42'b10000;
parameter    ap_ST_st6_fsm_5 = 42'b100000;
parameter    ap_ST_st7_fsm_6 = 42'b1000000;
parameter    ap_ST_st8_fsm_7 = 42'b10000000;
parameter    ap_ST_st9_fsm_8 = 42'b100000000;
parameter    ap_ST_st10_fsm_9 = 42'b1000000000;
parameter    ap_ST_st11_fsm_10 = 42'b10000000000;
parameter    ap_ST_st12_fsm_11 = 42'b100000000000;
parameter    ap_ST_st13_fsm_12 = 42'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 42'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 42'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 42'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 42'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 42'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 42'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 42'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 42'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 42'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 42'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 42'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 42'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 42'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 42'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 42'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 42'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 42'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 42'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 42'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 42'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 42'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 42'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 42'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 42'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 42'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 42'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 42'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 42'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 42'b100000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv87_0 = 87'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv12_1A = 12'b11010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv7_57 = 7'b1010111;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv32_7D = 32'b1111101;
parameter    ap_const_lv86_0 = 86'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_FFFFFFCC = 32'b11111111111111111111111111001100;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv11_401 = 11'b10000000001;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv88_FFFFFFFFFFFFFFFFFFFFFF = 88'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] y_in;
input  [63:0] x_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_59;
wire   [6:0] hls_cordic_ctab_table_128_V_address0;
reg    hls_cordic_ctab_table_128_V_ce0;
wire   [125:0] hls_cordic_ctab_table_128_V_q0;
wire   [51:0] loc_V_1_fu_210_p1;
reg   [51:0] loc_V_1_reg_789;
wire   [51:0] loc_V_3_fu_228_p1;
reg   [51:0] loc_V_3_reg_794;
wire   [0:0] tmp_5_fu_246_p2;
reg   [0:0] tmp_5_reg_799;
wire   [0:0] tmp_s_fu_258_p2;
reg   [0:0] tmp_s_reg_803;
wire   [0:0] isNeg_fu_264_p3;
reg   [0:0] isNeg_reg_809;
wire   [11:0] sh_assign_fu_278_p3;
reg   [11:0] sh_assign_reg_814;
wire   [86:0] p_Val2_2_ph_fu_331_p3;
reg   [86:0] p_Val2_2_ph_reg_819;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_103;
wire   [86:0] p_Result_12_fu_339_p4;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_112;
wire   [6:0] k_fu_354_p2;
reg   [6:0] k_reg_832;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_121;
wire   [86:0] y_s_V_fu_364_p2;
reg   [86:0] y_s_V_reg_837;
wire   [0:0] exitcond_i_fu_348_p2;
wire   [86:0] x_s_V_fu_370_p2;
reg   [86:0] x_s_V_reg_843;
wire   [86:0] tmp_10_fu_387_p2;
reg   [86:0] tmp_10_reg_857;
wire   [0:0] tmp_8_fu_381_p2;
wire   [0:0] tmp_fu_393_p3;
reg   [0:0] tmp_reg_862;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_146;
wire   [86:0] tx_V_fu_413_p2;
reg   [86:0] tx_V_reg_867;
wire   [86:0] ty_V_fu_431_p2;
reg   [86:0] ty_V_reg_872;
wire   [84:0] p_Val2_11_fu_459_p2;
reg   [84:0] p_Val2_11_reg_877;
wire   [86:0] tz_V_fu_485_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_161;
wire   [0:0] isneg_fu_491_p3;
reg   [0:0] isneg_reg_887;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_170;
wire   [86:0] tmp_16_s_fu_499_p3;
reg   [86:0] tmp_16_s_reg_893;
wire   [31:0] tmp_30_fu_528_p1;
reg   [31:0] tmp_30_reg_898;
wire   [0:0] tmp_15_fu_532_p2;
reg   [0:0] tmp_15_reg_904;
wire   [31:0] tmp_31_fu_568_p1;
reg   [31:0] tmp_31_reg_909;
wire   [31:0] j_fu_582_p2;
reg   [31:0] j_reg_914;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_187;
wire   [10:0] tmp_32_fu_588_p1;
reg   [10:0] tmp_32_reg_923;
wire   [0:0] tmp_17_fu_592_p2;
reg   [0:0] tmp_17_reg_928;
wire   [0:0] tmp_33_fu_621_p2;
reg   [0:0] tmp_33_reg_933;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_200;
wire   [6:0] tmp_34_fu_627_p1;
reg   [6:0] tmp_34_reg_940;
wire   [6:0] tmp_35_fu_631_p1;
reg   [6:0] tmp_35_reg_947;
wire   [6:0] tmp_38_fu_635_p2;
reg   [6:0] tmp_38_reg_953;
wire   [63:0] dp_fu_775_p1;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_217;
wire   [63:0] grp_fu_192_p2;
reg   [63:0] tmp_6_reg_963;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_226;
reg   [86:0] p_Val2_3_reg_136;
reg   [86:0] p_Val2_2_reg_148;
reg   [86:0] p_Val2_5_reg_158;
reg   [6:0] sh_assign_1_reg_168;
reg   [63:0] p_s_phi_fu_183_p6;
reg   [63:0] p_s_reg_179;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_245;
wire   [63:0] tmp_13_fu_376_p1;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_262;
wire   [63:0] p_Val2_1_fu_196_p1;
wire   [63:0] p_Val2_4_fu_214_p1;
wire   [10:0] loc_V_2_fu_218_p4;
wire   [11:0] rhs_V_fu_232_p1;
wire   [10:0] loc_V_fu_200_p4;
wire   [11:0] r_V_fu_236_p2;
wire   [11:0] lhs_V_fu_242_p1;
wire   [11:0] r_V_1_fu_252_p2;
wire   [11:0] tmp_1_fu_272_p2;
wire  signed [31:0] sh_assign_1_cast_fu_295_p1;
wire   [86:0] p_Result_s_fu_286_p4;
wire   [86:0] tmp_2_fu_298_p1;
wire   [86:0] tmp_7_fu_308_p2;
wire   [0:0] sel_tmp2_fu_321_p2;
wire   [0:0] sel_tmp3_fu_326_p2;
wire   [86:0] tmp_3_fu_302_p2;
wire   [86:0] sel_tmp_fu_314_p3;
wire   [86:0] tmp_4_fu_360_p1;
wire   [86:0] p_Val2_i_fu_401_p2;
wire   [86:0] p_Val2_6_fu_406_p3;
wire   [86:0] p_Val2_i1_fu_419_p2;
wire   [86:0] p_Val2_7_fu_424_p3;
wire   [0:0] tmp_19_fu_447_p3;
wire   [84:0] tmp_25_cast_fu_455_p1;
wire   [84:0] p_Val2_8_cast_fu_437_p4;
wire   [85:0] p_Val2_12_cast_fu_465_p1;
wire   [85:0] p_Val2_i2_fu_468_p2;
wire   [85:0] p_Val2_s_fu_474_p3;
wire  signed [86:0] p_Val2_cast_fu_481_p1;
wire   [62:0] tmp_11_fu_506_p4;
wire  signed [63:0] p_Result_7_fu_516_p1;
reg   [63:0] tmp_14_fu_520_p3;
reg   [23:0] p_Result_5_fu_538_p4;
reg   [63:0] p_Result_13_fu_548_p5;
reg   [63:0] tmp_16_fu_560_p3;
wire   [31:0] NZeros_fu_572_p2;
wire   [31:0] NZeros_i_1_i_fu_576_p3;
wire   [0:0] tmp_18_fu_598_p2;
wire   [31:0] tmp_20_fu_603_p2;
wire   [31:0] tmp_21_fu_608_p3;
wire   [31:0] tmp_22_fu_616_p2;
wire   [10:0] p_Repl2_9_trunc_fu_644_p2;
wire  signed [87:0] tmp_V_fu_641_p1;
wire   [6:0] tmp_37_fu_668_p2;
wire   [6:0] tmp_39_fu_672_p2;
reg   [87:0] tmp_36_fu_658_p4;
wire   [6:0] tmp_40_fu_676_p3;
wire   [6:0] tmp_42_fu_690_p3;
wire   [6:0] tmp_43_fu_695_p2;
wire   [87:0] tmp_41_fu_683_p3;
wire   [87:0] tmp_44_fu_701_p1;
wire   [87:0] tmp_45_fu_705_p1;
wire   [87:0] tmp_46_fu_709_p2;
wire   [87:0] tmp_47_fu_715_p2;
wire   [87:0] p_Result_10_fu_721_p2;
wire   [0:0] tmp_23_fu_731_p2;
wire   [31:0] tmp_24_fu_736_p2;
wire   [31:0] tmp_25_fu_741_p3;
wire   [51:0] man_V_fu_727_p1;
wire   [51:0] tmp_26_fu_749_p1;
wire   [51:0] man_V_2_fu_753_p2;
wire   [63:0] p_Result_14_fu_649_p4;
wire   [63:0] p_Result_15_fu_759_p4;
wire   [63:0] res_V_fu_768_p3;
reg   [63:0] ap_return_preg;
reg   [41:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'b1;
#0 ap_return_preg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
end

moments_atan2_range_redux_cordic_hls_cordic_ctab_table_128_V #(
    .DataWidth( 126 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_cordic_ctab_table_128_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_cordic_ctab_table_128_V_address0),
    .ce0(hls_cordic_ctab_table_128_V_ce0),
    .q0(hls_cordic_ctab_table_128_V_q0)
);

moments_ddiv_64ns_64ns_64_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
moments_ddiv_64ns_64ns_64_31_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in),
    .din1(x_in),
    .ce(1'b1),
    .dout(grp_fu_192_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv64_0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
            ap_return_preg <= p_s_phi_fu_183_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_Val2_2_reg_148 <= p_Val2_2_ph_reg_819;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_Val2_2_reg_148 <= ty_V_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_Val2_3_reg_136 <= ap_const_lv87_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_Val2_3_reg_136 <= tz_V_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_Val2_5_reg_158 <= p_Result_12_fu_339_p4;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_Val2_5_reg_158 <= tx_V_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond_i_fu_348_p2) & ~(1'b0 == tmp_8_fu_381_p2))) begin
        p_s_reg_179 <= ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        p_s_reg_179 <= dp_fu_775_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(tmp_5_reg_799 == 1'b0))) begin
        p_s_reg_179 <= tmp_6_reg_963;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sh_assign_1_reg_168 <= ap_const_lv7_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        sh_assign_1_reg_168 <= k_reg_832;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & (tmp_5_fu_246_p2 == 1'b0))) begin
        isNeg_reg_809 <= r_V_1_fu_252_p2[ap_const_lv32_B];
        sh_assign_reg_814 <= sh_assign_fu_278_p3;
        tmp_s_reg_803 <= tmp_s_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        isneg_reg_887 <= p_Val2_3_reg_136[ap_const_lv32_56];
        tmp_15_reg_904 <= tmp_15_fu_532_p2;
        tmp_16_s_reg_893 <= tmp_16_s_fu_499_p3;
        tmp_30_reg_898 <= tmp_30_fu_528_p1;
        tmp_31_reg_909 <= tmp_31_fu_568_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        j_reg_914 <= j_fu_582_p2;
        tmp_17_reg_928 <= tmp_17_fu_592_p2;
        tmp_32_reg_923 <= tmp_32_fu_588_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        k_reg_832 <= k_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        loc_V_1_reg_789 <= loc_V_1_fu_210_p1;
        loc_V_3_reg_794 <= loc_V_3_fu_228_p1;
        tmp_5_reg_799 <= tmp_5_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_Val2_11_reg_877 <= p_Val2_11_fu_459_p2;
        tmp_reg_862 <= p_Val2_2_reg_148[ap_const_lv32_56];
        tx_V_reg_867 <= tx_V_fu_413_p2;
        ty_V_reg_872 <= ty_V_fu_431_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_Val2_2_ph_reg_819 <= p_Val2_2_ph_fu_331_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond_i_fu_348_p2) & (1'b0 == tmp_8_fu_381_p2))) begin
        tmp_10_reg_857 <= tmp_10_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & (1'b0 == tmp_17_reg_928))) begin
        tmp_33_reg_933 <= tmp_33_fu_621_p2;
        tmp_34_reg_940 <= tmp_34_fu_627_p1;
        tmp_35_reg_947 <= tmp_35_fu_631_p1;
        tmp_38_reg_953 <= tmp_38_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        tmp_6_reg_963 <= grp_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond_i_fu_348_p2))) begin
        x_s_V_reg_843 <= x_s_V_fu_370_p2;
        y_s_V_reg_837 <= y_s_V_fu_364_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        ap_return = p_s_phi_fu_183_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (ap_sig_217) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_262) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_59) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_103) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_112) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_226) begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_245) begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_121) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_161) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_170) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_187) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_200) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        hls_cordic_ctab_table_128_V_ce0 = 1'b1;
    end else begin
        hls_cordic_ctab_table_128_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(tmp_5_reg_799 == 1'b0))) begin
        p_s_phi_fu_183_p6 = tmp_6_reg_963;
    end else begin
        p_s_phi_fu_183_p6 = p_s_reg_179;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if ((~(ap_start == 1'b0) & ~(tmp_5_fu_246_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else if ((~(ap_start == 1'b0) & (tmp_5_fu_246_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if ((~(1'b0 == exitcond_i_fu_348_p2) & ~(1'b0 == tmp_8_fu_381_p2))) begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end else if ((~(1'b0 == exitcond_i_fu_348_p2) & (1'b0 == tmp_8_fu_381_p2))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NZeros_fu_572_p2 = (tmp_30_reg_898 + tmp_31_reg_909);

assign NZeros_i_1_i_fu_576_p3 = ((tmp_15_reg_904[0:0] === 1'b1) ? NZeros_fu_572_p2 : tmp_30_reg_898);

always @ (*) begin
    ap_sig_103 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_112 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_121 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_161 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_170 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_187 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_200 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_217 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_226 = (1'b1 == ap_CS_fsm[ap_const_lv32_28]);
end

always @ (*) begin
    ap_sig_245 = (1'b1 == ap_CS_fsm[ap_const_lv32_29]);
end

always @ (*) begin
    ap_sig_262 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_59 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

assign dp_fu_775_p1 = res_V_fu_768_p3;

assign exitcond_i_fu_348_p2 = ((sh_assign_1_reg_168 == ap_const_lv7_57) ? 1'b1 : 1'b0);

assign hls_cordic_ctab_table_128_V_address0 = tmp_13_fu_376_p1;

assign isNeg_fu_264_p3 = r_V_1_fu_252_p2[ap_const_lv32_B];

assign isneg_fu_491_p3 = p_Val2_3_reg_136[ap_const_lv32_56];

assign j_fu_582_p2 = (ap_const_lv32_57 - NZeros_i_1_i_fu_576_p3);

assign k_fu_354_p2 = (sh_assign_1_reg_168 + ap_const_lv7_1);

assign lhs_V_fu_242_p1 = loc_V_fu_200_p4;

assign loc_V_1_fu_210_p1 = p_Val2_1_fu_196_p1[51:0];

assign loc_V_2_fu_218_p4 = {{p_Val2_4_fu_214_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign loc_V_3_fu_228_p1 = p_Val2_4_fu_214_p1[51:0];

assign loc_V_fu_200_p4 = {{p_Val2_1_fu_196_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign man_V_2_fu_753_p2 = man_V_fu_727_p1 << tmp_26_fu_749_p1;

assign man_V_fu_727_p1 = p_Result_10_fu_721_p2[51:0];

assign p_Repl2_9_trunc_fu_644_p2 = ($signed(ap_const_lv11_401) - $signed(tmp_32_reg_923));

assign p_Result_10_fu_721_p2 = (tmp_46_fu_709_p2 & tmp_47_fu_715_p2);

assign p_Result_12_fu_339_p4 = {{{{ap_const_lv5_1}, {loc_V_1_reg_789}}}, {ap_const_lv30_0}};

integer ap_tvar_int_0;

always @ (p_Result_5_fu_538_p4) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_3F | ap_tvar_int_0 < ap_const_lv32_28) begin
            p_Result_13_fu_548_p5[ap_tvar_int_0] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_0];
        end else if (ap_const_lv32_3F - ap_tvar_int_0 >= 32'd24) begin
            p_Result_13_fu_548_p5[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_13_fu_548_p5[ap_tvar_int_0] = p_Result_5_fu_538_p4[ap_const_lv32_3F - ap_tvar_int_0];
        end
    end
end

assign p_Result_14_fu_649_p4 = {{{isneg_reg_887}, {p_Repl2_9_trunc_fu_644_p2}}, {ap_const_lv52_0}};

assign p_Result_15_fu_759_p4 = {{{isneg_reg_887}, {p_Repl2_9_trunc_fu_644_p2}}, {man_V_2_fu_753_p2}};

integer ap_tvar_int_1;

always @ (tmp_16_s_fu_499_p3) begin
    for (ap_tvar_int_1 = 24 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_17 - ap_const_lv32_0) begin
            p_Result_5_fu_538_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_5_fu_538_p4[ap_tvar_int_1] = tmp_16_s_fu_499_p3[ap_const_lv32_17 - ap_tvar_int_1];
        end
    end
end

assign p_Result_7_fu_516_p1 = $signed(tmp_11_fu_506_p4);

assign p_Result_s_fu_286_p4 = {{{{ap_const_lv5_1}, {loc_V_3_reg_794}}}, {ap_const_lv30_0}};

assign p_Val2_11_fu_459_p2 = (tmp_25_cast_fu_455_p1 + p_Val2_8_cast_fu_437_p4);

assign p_Val2_12_cast_fu_465_p1 = p_Val2_11_reg_877;

assign p_Val2_1_fu_196_p1 = x_in;

assign p_Val2_2_ph_fu_331_p3 = ((sel_tmp3_fu_326_p2[0:0] === 1'b1) ? tmp_3_fu_302_p2 : sel_tmp_fu_314_p3);

assign p_Val2_4_fu_214_p1 = y_in;

assign p_Val2_6_fu_406_p3 = ((tmp_fu_393_p3[0:0] === 1'b1) ? p_Val2_i_fu_401_p2 : y_s_V_reg_837);

assign p_Val2_7_fu_424_p3 = ((tmp_fu_393_p3[0:0] === 1'b1) ? x_s_V_reg_843 : p_Val2_i1_fu_419_p2);

assign p_Val2_8_cast_fu_437_p4 = {{hls_cordic_ctab_table_128_V_q0[ap_const_lv32_7D : ap_const_lv32_29]}};

assign p_Val2_cast_fu_481_p1 = $signed(p_Val2_s_fu_474_p3);

assign p_Val2_i1_fu_419_p2 = (ap_const_lv87_0 - x_s_V_reg_843);

assign p_Val2_i2_fu_468_p2 = (ap_const_lv86_0 - p_Val2_12_cast_fu_465_p1);

assign p_Val2_i_fu_401_p2 = (ap_const_lv87_0 - y_s_V_reg_837);

assign p_Val2_s_fu_474_p3 = ((tmp_reg_862[0:0] === 1'b1) ? p_Val2_i2_fu_468_p2 : p_Val2_12_cast_fu_465_p1);

assign r_V_1_fu_252_p2 = (lhs_V_fu_242_p1 - rhs_V_fu_232_p1);

assign r_V_fu_236_p2 = (ap_const_lv12_1A + rhs_V_fu_232_p1);

assign res_V_fu_768_p3 = ((tmp_17_reg_928[0:0] === 1'b1) ? p_Result_14_fu_649_p4 : p_Result_15_fu_759_p4);

assign rhs_V_fu_232_p1 = loc_V_2_fu_218_p4;

assign sel_tmp2_fu_321_p2 = (tmp_s_reg_803 ^ 1'b1);

assign sel_tmp3_fu_326_p2 = (isNeg_reg_809 & sel_tmp2_fu_321_p2);

assign sel_tmp_fu_314_p3 = ((tmp_s_reg_803[0:0] === 1'b1) ? p_Result_s_fu_286_p4 : tmp_7_fu_308_p2);

assign sh_assign_1_cast_fu_295_p1 = $signed(sh_assign_reg_814);

assign sh_assign_fu_278_p3 = ((isNeg_fu_264_p3[0:0] === 1'b1) ? tmp_1_fu_272_p2 : r_V_1_fu_252_p2);

assign tmp_10_fu_387_p2 = (ap_const_lv87_0 - p_Val2_3_reg_136);

assign tmp_11_fu_506_p4 = {{tmp_16_s_fu_499_p3[ap_const_lv32_56 : ap_const_lv32_18]}};

assign tmp_13_fu_376_p1 = sh_assign_1_reg_168;

always @ (p_Result_7_fu_516_p1) begin
    if (p_Result_7_fu_516_p1[63] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd0;
    end else if (p_Result_7_fu_516_p1[62] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd1;
    end else if (p_Result_7_fu_516_p1[61] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd2;
    end else if (p_Result_7_fu_516_p1[60] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd3;
    end else if (p_Result_7_fu_516_p1[59] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd4;
    end else if (p_Result_7_fu_516_p1[58] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd5;
    end else if (p_Result_7_fu_516_p1[57] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd6;
    end else if (p_Result_7_fu_516_p1[56] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd7;
    end else if (p_Result_7_fu_516_p1[55] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd8;
    end else if (p_Result_7_fu_516_p1[54] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd9;
    end else if (p_Result_7_fu_516_p1[53] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd10;
    end else if (p_Result_7_fu_516_p1[52] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd11;
    end else if (p_Result_7_fu_516_p1[51] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd12;
    end else if (p_Result_7_fu_516_p1[50] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd13;
    end else if (p_Result_7_fu_516_p1[49] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd14;
    end else if (p_Result_7_fu_516_p1[48] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd15;
    end else if (p_Result_7_fu_516_p1[47] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd16;
    end else if (p_Result_7_fu_516_p1[46] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd17;
    end else if (p_Result_7_fu_516_p1[45] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd18;
    end else if (p_Result_7_fu_516_p1[44] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd19;
    end else if (p_Result_7_fu_516_p1[43] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd20;
    end else if (p_Result_7_fu_516_p1[42] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd21;
    end else if (p_Result_7_fu_516_p1[41] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd22;
    end else if (p_Result_7_fu_516_p1[40] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd23;
    end else if (p_Result_7_fu_516_p1[39] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd24;
    end else if (p_Result_7_fu_516_p1[38] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd25;
    end else if (p_Result_7_fu_516_p1[37] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd26;
    end else if (p_Result_7_fu_516_p1[36] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd27;
    end else if (p_Result_7_fu_516_p1[35] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd28;
    end else if (p_Result_7_fu_516_p1[34] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd29;
    end else if (p_Result_7_fu_516_p1[33] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd30;
    end else if (p_Result_7_fu_516_p1[32] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd31;
    end else if (p_Result_7_fu_516_p1[31] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd32;
    end else if (p_Result_7_fu_516_p1[30] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd33;
    end else if (p_Result_7_fu_516_p1[29] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd34;
    end else if (p_Result_7_fu_516_p1[28] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd35;
    end else if (p_Result_7_fu_516_p1[27] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd36;
    end else if (p_Result_7_fu_516_p1[26] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd37;
    end else if (p_Result_7_fu_516_p1[25] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd38;
    end else if (p_Result_7_fu_516_p1[24] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd39;
    end else if (p_Result_7_fu_516_p1[23] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd40;
    end else if (p_Result_7_fu_516_p1[22] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd41;
    end else if (p_Result_7_fu_516_p1[21] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd42;
    end else if (p_Result_7_fu_516_p1[20] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd43;
    end else if (p_Result_7_fu_516_p1[19] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd44;
    end else if (p_Result_7_fu_516_p1[18] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd45;
    end else if (p_Result_7_fu_516_p1[17] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd46;
    end else if (p_Result_7_fu_516_p1[16] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd47;
    end else if (p_Result_7_fu_516_p1[15] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd48;
    end else if (p_Result_7_fu_516_p1[14] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd49;
    end else if (p_Result_7_fu_516_p1[13] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd50;
    end else if (p_Result_7_fu_516_p1[12] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd51;
    end else if (p_Result_7_fu_516_p1[11] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd52;
    end else if (p_Result_7_fu_516_p1[10] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd53;
    end else if (p_Result_7_fu_516_p1[9] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd54;
    end else if (p_Result_7_fu_516_p1[8] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd55;
    end else if (p_Result_7_fu_516_p1[7] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd56;
    end else if (p_Result_7_fu_516_p1[6] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd57;
    end else if (p_Result_7_fu_516_p1[5] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd58;
    end else if (p_Result_7_fu_516_p1[4] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd59;
    end else if (p_Result_7_fu_516_p1[3] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd60;
    end else if (p_Result_7_fu_516_p1[2] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd61;
    end else if (p_Result_7_fu_516_p1[1] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd62;
    end else if (p_Result_7_fu_516_p1[0] == 1'b1) begin
        tmp_14_fu_520_p3 = 64'd63;
    end else begin
        tmp_14_fu_520_p3 = 64'd64;
    end
end

assign tmp_15_fu_532_p2 = ((tmp_11_fu_506_p4 == ap_const_lv63_0) ? 1'b1 : 1'b0);

always @ (p_Result_13_fu_548_p5) begin
    if (p_Result_13_fu_548_p5[63] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd0;
    end else if (p_Result_13_fu_548_p5[62] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd1;
    end else if (p_Result_13_fu_548_p5[61] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd2;
    end else if (p_Result_13_fu_548_p5[60] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd3;
    end else if (p_Result_13_fu_548_p5[59] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd4;
    end else if (p_Result_13_fu_548_p5[58] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd5;
    end else if (p_Result_13_fu_548_p5[57] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd6;
    end else if (p_Result_13_fu_548_p5[56] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd7;
    end else if (p_Result_13_fu_548_p5[55] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd8;
    end else if (p_Result_13_fu_548_p5[54] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd9;
    end else if (p_Result_13_fu_548_p5[53] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd10;
    end else if (p_Result_13_fu_548_p5[52] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd11;
    end else if (p_Result_13_fu_548_p5[51] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd12;
    end else if (p_Result_13_fu_548_p5[50] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd13;
    end else if (p_Result_13_fu_548_p5[49] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd14;
    end else if (p_Result_13_fu_548_p5[48] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd15;
    end else if (p_Result_13_fu_548_p5[47] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd16;
    end else if (p_Result_13_fu_548_p5[46] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd17;
    end else if (p_Result_13_fu_548_p5[45] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd18;
    end else if (p_Result_13_fu_548_p5[44] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd19;
    end else if (p_Result_13_fu_548_p5[43] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd20;
    end else if (p_Result_13_fu_548_p5[42] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd21;
    end else if (p_Result_13_fu_548_p5[41] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd22;
    end else if (p_Result_13_fu_548_p5[40] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd23;
    end else if (p_Result_13_fu_548_p5[39] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd24;
    end else if (p_Result_13_fu_548_p5[38] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd25;
    end else if (p_Result_13_fu_548_p5[37] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd26;
    end else if (p_Result_13_fu_548_p5[36] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd27;
    end else if (p_Result_13_fu_548_p5[35] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd28;
    end else if (p_Result_13_fu_548_p5[34] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd29;
    end else if (p_Result_13_fu_548_p5[33] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd30;
    end else if (p_Result_13_fu_548_p5[32] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd31;
    end else if (p_Result_13_fu_548_p5[31] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd32;
    end else if (p_Result_13_fu_548_p5[30] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd33;
    end else if (p_Result_13_fu_548_p5[29] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd34;
    end else if (p_Result_13_fu_548_p5[28] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd35;
    end else if (p_Result_13_fu_548_p5[27] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd36;
    end else if (p_Result_13_fu_548_p5[26] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd37;
    end else if (p_Result_13_fu_548_p5[25] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd38;
    end else if (p_Result_13_fu_548_p5[24] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd39;
    end else if (p_Result_13_fu_548_p5[23] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd40;
    end else if (p_Result_13_fu_548_p5[22] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd41;
    end else if (p_Result_13_fu_548_p5[21] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd42;
    end else if (p_Result_13_fu_548_p5[20] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd43;
    end else if (p_Result_13_fu_548_p5[19] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd44;
    end else if (p_Result_13_fu_548_p5[18] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd45;
    end else if (p_Result_13_fu_548_p5[17] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd46;
    end else if (p_Result_13_fu_548_p5[16] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd47;
    end else if (p_Result_13_fu_548_p5[15] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd48;
    end else if (p_Result_13_fu_548_p5[14] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd49;
    end else if (p_Result_13_fu_548_p5[13] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd50;
    end else if (p_Result_13_fu_548_p5[12] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd51;
    end else if (p_Result_13_fu_548_p5[11] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd52;
    end else if (p_Result_13_fu_548_p5[10] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd53;
    end else if (p_Result_13_fu_548_p5[9] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd54;
    end else if (p_Result_13_fu_548_p5[8] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd55;
    end else if (p_Result_13_fu_548_p5[7] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd56;
    end else if (p_Result_13_fu_548_p5[6] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd57;
    end else if (p_Result_13_fu_548_p5[5] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd58;
    end else if (p_Result_13_fu_548_p5[4] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd59;
    end else if (p_Result_13_fu_548_p5[3] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd60;
    end else if (p_Result_13_fu_548_p5[2] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd61;
    end else if (p_Result_13_fu_548_p5[1] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd62;
    end else if (p_Result_13_fu_548_p5[0] == 1'b1) begin
        tmp_16_fu_560_p3 = 64'd63;
    end else begin
        tmp_16_fu_560_p3 = 64'd64;
    end
end

assign tmp_16_s_fu_499_p3 = ((isneg_fu_491_p3[0:0] === 1'b1) ? tmp_10_reg_857 : p_Val2_3_reg_136);

assign tmp_17_fu_592_p2 = ((NZeros_i_1_i_fu_576_p3 == ap_const_lv32_57) ? 1'b1 : 1'b0);

assign tmp_18_fu_598_p2 = (($signed(j_reg_914) > $signed(32'b110100)) ? 1'b1 : 1'b0);

assign tmp_19_fu_447_p3 = hls_cordic_ctab_table_128_V_q0[ap_const_lv32_28];

assign tmp_1_fu_272_p2 = (ap_const_lv12_0 - r_V_1_fu_252_p2);

assign tmp_20_fu_603_p2 = ($signed(ap_const_lv32_FFFFFFCC) + $signed(j_reg_914));

assign tmp_21_fu_608_p3 = ((tmp_18_fu_598_p2[0:0] === 1'b1) ? tmp_20_fu_603_p2 : ap_const_lv32_0);

assign tmp_22_fu_616_p2 = ($signed(ap_const_lv32_FFFFFFFF) + $signed(j_reg_914));

assign tmp_23_fu_731_p2 = (($signed(j_reg_914) < $signed(32'b110100)) ? 1'b1 : 1'b0);

assign tmp_24_fu_736_p2 = (ap_const_lv32_34 - j_reg_914);

assign tmp_25_cast_fu_455_p1 = tmp_19_fu_447_p3;

assign tmp_25_fu_741_p3 = ((tmp_23_fu_731_p2[0:0] === 1'b1) ? tmp_24_fu_736_p2 : ap_const_lv32_0);

assign tmp_26_fu_749_p1 = tmp_25_fu_741_p3;

assign tmp_2_fu_298_p1 = $unsigned(sh_assign_1_cast_fu_295_p1);

assign tmp_30_fu_528_p1 = tmp_14_fu_520_p3[31:0];

assign tmp_31_fu_568_p1 = tmp_16_fu_560_p3[31:0];

assign tmp_32_fu_588_p1 = NZeros_i_1_i_fu_576_p3[10:0];

assign tmp_33_fu_621_p2 = ((tmp_21_fu_608_p3 > tmp_22_fu_616_p2) ? 1'b1 : 1'b0);

assign tmp_34_fu_627_p1 = tmp_21_fu_608_p3[6:0];

assign tmp_35_fu_631_p1 = tmp_22_fu_616_p2[6:0];

integer ap_tvar_int_2;

always @ (tmp_V_fu_641_p1) begin
    for (ap_tvar_int_2 = 88 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > ap_const_lv32_57 - ap_const_lv32_0) begin
            tmp_36_fu_658_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_36_fu_658_p4[ap_tvar_int_2] = tmp_V_fu_641_p1[ap_const_lv32_57 - ap_tvar_int_2];
        end
    end
end

assign tmp_37_fu_668_p2 = (tmp_34_reg_940 - tmp_35_reg_947);

assign tmp_38_fu_635_p2 = ($signed(ap_const_lv7_57) - $signed(tmp_34_fu_627_p1));

assign tmp_39_fu_672_p2 = (tmp_35_reg_947 - tmp_34_reg_940);

assign tmp_3_fu_302_p2 = p_Result_s_fu_286_p4 << tmp_2_fu_298_p1;

assign tmp_40_fu_676_p3 = ((tmp_33_reg_933[0:0] === 1'b1) ? tmp_37_fu_668_p2 : tmp_39_fu_672_p2);

assign tmp_41_fu_683_p3 = ((tmp_33_reg_933[0:0] === 1'b1) ? tmp_36_fu_658_p4 : tmp_V_fu_641_p1);

assign tmp_42_fu_690_p3 = ((tmp_33_reg_933[0:0] === 1'b1) ? tmp_38_reg_953 : tmp_34_reg_940);

assign tmp_43_fu_695_p2 = ($signed(ap_const_lv7_57) - $signed(tmp_40_fu_676_p3));

assign tmp_44_fu_701_p1 = tmp_42_fu_690_p3;

assign tmp_45_fu_705_p1 = tmp_43_fu_695_p2;

assign tmp_46_fu_709_p2 = tmp_41_fu_683_p3 >> tmp_44_fu_701_p1;

assign tmp_47_fu_715_p2 = ap_const_lv88_FFFFFFFFFFFFFFFFFFFFFF >> tmp_45_fu_705_p1;

assign tmp_4_fu_360_p1 = sh_assign_1_reg_168;

assign tmp_5_fu_246_p2 = ((r_V_fu_236_p2 < lhs_V_fu_242_p1) ? 1'b1 : 1'b0);

assign tmp_7_fu_308_p2 = $signed(p_Result_s_fu_286_p4) >>> tmp_2_fu_298_p1;

assign tmp_8_fu_381_p2 = ((p_Val2_3_reg_136 == ap_const_lv87_0) ? 1'b1 : 1'b0);

assign tmp_V_fu_641_p1 = $signed(tmp_16_s_reg_893);

assign tmp_fu_393_p3 = p_Val2_2_reg_148[ap_const_lv32_56];

assign tmp_s_fu_258_p2 = ((loc_V_fu_200_p4 == loc_V_2_fu_218_p4) ? 1'b1 : 1'b0);

assign tx_V_fu_413_p2 = (p_Val2_5_reg_158 + p_Val2_6_fu_406_p3);

assign ty_V_fu_431_p2 = (p_Val2_2_reg_148 + p_Val2_7_fu_424_p3);

assign tz_V_fu_485_p2 = ($signed(p_Val2_3_reg_136) + $signed(p_Val2_cast_fu_481_p1));

assign x_s_V_fu_370_p2 = $signed(p_Val2_5_reg_158) >>> tmp_4_fu_360_p1;

assign y_s_V_fu_364_p2 = $signed(p_Val2_2_reg_148) >>> tmp_4_fu_360_p1;

endmodule //moments_atan2_range_redux_cordic
