(function() {var implementors = {};
implementors["arduino_hal"] = [{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["atmega_hal"] = [{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Temperature","synthetic":true,"types":[]},{"text":"impl Unpin for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Unpin for AdcSettings","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]},{"text":"impl Unpin for DynamicPort","synthetic":true,"types":[]},{"text":"impl Unpin for Dynamic","synthetic":true,"types":[]},{"text":"impl Unpin for PB0","synthetic":true,"types":[]},{"text":"impl Unpin for PB1","synthetic":true,"types":[]},{"text":"impl Unpin for PB2","synthetic":true,"types":[]},{"text":"impl Unpin for PB3","synthetic":true,"types":[]},{"text":"impl Unpin for PB4","synthetic":true,"types":[]},{"text":"impl Unpin for PB5","synthetic":true,"types":[]},{"text":"impl Unpin for PB6","synthetic":true,"types":[]},{"text":"impl Unpin for PB7","synthetic":true,"types":[]},{"text":"impl Unpin for PC0","synthetic":true,"types":[]},{"text":"impl Unpin for PC1","synthetic":true,"types":[]},{"text":"impl Unpin for PC2","synthetic":true,"types":[]},{"text":"impl Unpin for PC3","synthetic":true,"types":[]},{"text":"impl Unpin for PC4","synthetic":true,"types":[]},{"text":"impl Unpin for PC5","synthetic":true,"types":[]},{"text":"impl Unpin for PC6","synthetic":true,"types":[]},{"text":"impl Unpin for PD0","synthetic":true,"types":[]},{"text":"impl Unpin for PD1","synthetic":true,"types":[]},{"text":"impl Unpin for PD2","synthetic":true,"types":[]},{"text":"impl Unpin for PD3","synthetic":true,"types":[]},{"text":"impl Unpin for PD4","synthetic":true,"types":[]},{"text":"impl Unpin for PD5","synthetic":true,"types":[]},{"text":"impl Unpin for PD6","synthetic":true,"types":[]},{"text":"impl Unpin for PD7","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Atmega","synthetic":true,"types":[]}];
implementors["attiny_hal"] = [{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Temperature","synthetic":true,"types":[]},{"text":"impl Unpin for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Unpin for AdcSettings","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]},{"text":"impl Unpin for DynamicPort","synthetic":true,"types":[]},{"text":"impl Unpin for Dynamic","synthetic":true,"types":[]},{"text":"impl Unpin for PB0","synthetic":true,"types":[]},{"text":"impl Unpin for PB1","synthetic":true,"types":[]},{"text":"impl Unpin for PB2","synthetic":true,"types":[]},{"text":"impl Unpin for PB3","synthetic":true,"types":[]},{"text":"impl Unpin for PB4","synthetic":true,"types":[]},{"text":"impl Unpin for PB5","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Attiny","synthetic":true,"types":[]}];
implementors["avr_device"] = [{"text":"impl&lt;REG&gt; Unpin for Reg&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Unpin for R&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Unpin for W&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for FieldReader&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BIN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RFLB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTPB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTPB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSIG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Unpin for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCKE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for INTF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INTF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for INT0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSR0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DT1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DT1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSR1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1A_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for USIBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USICS_A","synthetic":true,"types":[]},{"text":"impl Unpin for USICS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIWM_A","synthetic":true,"types":[]},{"text":"impl Unpin for USIWM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIWM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIOIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USISIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for USIDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for USICNT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIDC_R","synthetic":true,"types":[]},{"text":"impl Unpin for USIPF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIOIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIOIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USISIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for USI","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]}];
implementors["avr_hal_generic"] = [{"text":"impl Unpin for ClockDivider","synthetic":true,"types":[]},{"text":"impl&lt;H, ADC&gt; Unpin for Channel&lt;H, ADC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;ADC as AdcOps&lt;H&gt;&gt;::Channel: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, ADC, CLOCK&gt; Unpin for Adc&lt;H, ADC, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;ADC: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;ADC as AdcOps&lt;H&gt;&gt;::Channel: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for MHz24","synthetic":true,"types":[]},{"text":"impl Unpin for MHz20","synthetic":true,"types":[]},{"text":"impl Unpin for MHz16","synthetic":true,"types":[]},{"text":"impl Unpin for MHz12","synthetic":true,"types":[]},{"text":"impl Unpin for MHz8","synthetic":true,"types":[]},{"text":"impl Unpin for MHz1","synthetic":true,"types":[]},{"text":"impl&lt;SPEED&gt; Unpin for Delay&lt;SPEED&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;SPEED: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Direction","synthetic":true,"types":[]},{"text":"impl&lt;H, I2C, SDA, SCL, CLOCK&gt; Unpin for I2c&lt;H, I2C, SDA, SCL, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;I2C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCL: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SDA: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Output","synthetic":true,"types":[]},{"text":"impl Unpin for OpenDrain","synthetic":true,"types":[]},{"text":"impl&lt;TC&gt; Unpin for PwmOutput&lt;TC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TC: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;IMODE&gt; Unpin for Input&lt;IMODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;IMODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Floating","synthetic":true,"types":[]},{"text":"impl Unpin for PullUp","synthetic":true,"types":[]},{"text":"impl Unpin for AnyInput","synthetic":true,"types":[]},{"text":"impl Unpin for Analog","synthetic":true,"types":[]},{"text":"impl&lt;MODE, PIN&gt; Unpin for Pin&lt;MODE, PIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;PIN: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Prescaler","synthetic":true,"types":[]},{"text":"impl Unpin for SerialClockRate","synthetic":true,"types":[]},{"text":"impl Unpin for DataOrder","synthetic":true,"types":[]},{"text":"impl Unpin for Settings","synthetic":true,"types":[]},{"text":"impl&lt;CSPIN&gt; Unpin for ChipSelectPin&lt;CSPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CSPIN: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, SPI, SCLKPIN, MOSIPIN, MISOPIN, CSPIN&gt; Unpin for Spi&lt;H, SPI, SCLKPIN, MOSIPIN, MISOPIN, CSPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CSPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;MISOPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSIPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCLKPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SPI: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for Baudrate&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Unpin for Usart&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Unpin for UsartWriter&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Unpin for UsartReader&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Timeout","synthetic":true,"types":[]},{"text":"impl&lt;H, WDT&gt; Unpin for Wdt&lt;H, WDT&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;WDT: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Unpin for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;'a&gt; Unpin for Operation&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, W&gt; Unpin for Operation&lt;'a, W&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for StandardId","synthetic":true,"types":[]},{"text":"impl Unpin for ExtendedId","synthetic":true,"types":[]},{"text":"impl Unpin for Id","synthetic":true,"types":[]},{"text":"impl Unpin for ErrorKind","synthetic":true,"types":[]},{"text":"impl Unpin for PinState","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Polarity","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]},{"text":"impl Unpin for Direction","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Unpin for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["proc_macro2"] = [{"text":"impl Unpin for IntoIter","synthetic":true,"types":[]},{"text":"impl Unpin for TokenStream","synthetic":true,"types":[]},{"text":"impl Unpin for LexError","synthetic":true,"types":[]},{"text":"impl Unpin for Span","synthetic":true,"types":[]},{"text":"impl Unpin for TokenTree","synthetic":true,"types":[]},{"text":"impl Unpin for Group","synthetic":true,"types":[]},{"text":"impl Unpin for Delimiter","synthetic":true,"types":[]},{"text":"impl Unpin for Punct","synthetic":true,"types":[]},{"text":"impl Unpin for Spacing","synthetic":true,"types":[]},{"text":"impl Unpin for Ident","synthetic":true,"types":[]},{"text":"impl Unpin for Literal","synthetic":true,"types":[]}];
implementors["syn"] = [{"text":"impl Unpin for Underscore","synthetic":true,"types":[]},{"text":"impl Unpin for Abstract","synthetic":true,"types":[]},{"text":"impl Unpin for As","synthetic":true,"types":[]},{"text":"impl Unpin for Async","synthetic":true,"types":[]},{"text":"impl Unpin for Auto","synthetic":true,"types":[]},{"text":"impl Unpin for Await","synthetic":true,"types":[]},{"text":"impl Unpin for Become","synthetic":true,"types":[]},{"text":"impl Unpin for Box","synthetic":true,"types":[]},{"text":"impl Unpin for Break","synthetic":true,"types":[]},{"text":"impl Unpin for Const","synthetic":true,"types":[]},{"text":"impl Unpin for Continue","synthetic":true,"types":[]},{"text":"impl Unpin for Crate","synthetic":true,"types":[]},{"text":"impl Unpin for Default","synthetic":true,"types":[]},{"text":"impl Unpin for Do","synthetic":true,"types":[]},{"text":"impl Unpin for Dyn","synthetic":true,"types":[]},{"text":"impl Unpin for Else","synthetic":true,"types":[]},{"text":"impl Unpin for Enum","synthetic":true,"types":[]},{"text":"impl Unpin for Extern","synthetic":true,"types":[]},{"text":"impl Unpin for Final","synthetic":true,"types":[]},{"text":"impl Unpin for Fn","synthetic":true,"types":[]},{"text":"impl Unpin for For","synthetic":true,"types":[]},{"text":"impl Unpin for If","synthetic":true,"types":[]},{"text":"impl Unpin for Impl","synthetic":true,"types":[]},{"text":"impl Unpin for In","synthetic":true,"types":[]},{"text":"impl Unpin for Let","synthetic":true,"types":[]},{"text":"impl Unpin for Loop","synthetic":true,"types":[]},{"text":"impl Unpin for Macro","synthetic":true,"types":[]},{"text":"impl Unpin for Match","synthetic":true,"types":[]},{"text":"impl Unpin for Mod","synthetic":true,"types":[]},{"text":"impl Unpin for Move","synthetic":true,"types":[]},{"text":"impl Unpin for Mut","synthetic":true,"types":[]},{"text":"impl Unpin for Override","synthetic":true,"types":[]},{"text":"impl Unpin for Priv","synthetic":true,"types":[]},{"text":"impl Unpin for Pub","synthetic":true,"types":[]},{"text":"impl Unpin for Ref","synthetic":true,"types":[]},{"text":"impl Unpin for Return","synthetic":true,"types":[]},{"text":"impl Unpin for SelfType","synthetic":true,"types":[]},{"text":"impl Unpin for SelfValue","synthetic":true,"types":[]},{"text":"impl Unpin for Static","synthetic":true,"types":[]},{"text":"impl Unpin for Struct","synthetic":true,"types":[]},{"text":"impl Unpin for Super","synthetic":true,"types":[]},{"text":"impl Unpin for Trait","synthetic":true,"types":[]},{"text":"impl Unpin for Try","synthetic":true,"types":[]},{"text":"impl Unpin for Type","synthetic":true,"types":[]},{"text":"impl Unpin for Typeof","synthetic":true,"types":[]},{"text":"impl Unpin for Union","synthetic":true,"types":[]},{"text":"impl Unpin for Unsafe","synthetic":true,"types":[]},{"text":"impl Unpin for Unsized","synthetic":true,"types":[]},{"text":"impl Unpin for Use","synthetic":true,"types":[]},{"text":"impl Unpin for Virtual","synthetic":true,"types":[]},{"text":"impl Unpin for Where","synthetic":true,"types":[]},{"text":"impl Unpin for While","synthetic":true,"types":[]},{"text":"impl Unpin for Yield","synthetic":true,"types":[]},{"text":"impl Unpin for Add","synthetic":true,"types":[]},{"text":"impl Unpin for AddEq","synthetic":true,"types":[]},{"text":"impl Unpin for And","synthetic":true,"types":[]},{"text":"impl Unpin for AndAnd","synthetic":true,"types":[]},{"text":"impl Unpin for AndEq","synthetic":true,"types":[]},{"text":"impl Unpin for At","synthetic":true,"types":[]},{"text":"impl Unpin for Bang","synthetic":true,"types":[]},{"text":"impl Unpin for Caret","synthetic":true,"types":[]},{"text":"impl Unpin for CaretEq","synthetic":true,"types":[]},{"text":"impl Unpin for Colon","synthetic":true,"types":[]},{"text":"impl Unpin for Colon2","synthetic":true,"types":[]},{"text":"impl Unpin for Comma","synthetic":true,"types":[]},{"text":"impl Unpin for Div","synthetic":true,"types":[]},{"text":"impl Unpin for DivEq","synthetic":true,"types":[]},{"text":"impl Unpin for Dollar","synthetic":true,"types":[]},{"text":"impl Unpin for Dot","synthetic":true,"types":[]},{"text":"impl Unpin for Dot2","synthetic":true,"types":[]},{"text":"impl Unpin for Dot3","synthetic":true,"types":[]},{"text":"impl Unpin for DotDotEq","synthetic":true,"types":[]},{"text":"impl Unpin for Eq","synthetic":true,"types":[]},{"text":"impl Unpin for EqEq","synthetic":true,"types":[]},{"text":"impl Unpin for Ge","synthetic":true,"types":[]},{"text":"impl Unpin for Gt","synthetic":true,"types":[]},{"text":"impl Unpin for Le","synthetic":true,"types":[]},{"text":"impl Unpin for Lt","synthetic":true,"types":[]},{"text":"impl Unpin for MulEq","synthetic":true,"types":[]},{"text":"impl Unpin for Ne","synthetic":true,"types":[]},{"text":"impl Unpin for Or","synthetic":true,"types":[]},{"text":"impl Unpin for OrEq","synthetic":true,"types":[]},{"text":"impl Unpin for OrOr","synthetic":true,"types":[]},{"text":"impl Unpin for Pound","synthetic":true,"types":[]},{"text":"impl Unpin for Question","synthetic":true,"types":[]},{"text":"impl Unpin for RArrow","synthetic":true,"types":[]},{"text":"impl Unpin for LArrow","synthetic":true,"types":[]},{"text":"impl Unpin for Rem","synthetic":true,"types":[]},{"text":"impl Unpin for RemEq","synthetic":true,"types":[]},{"text":"impl Unpin for FatArrow","synthetic":true,"types":[]},{"text":"impl Unpin for Semi","synthetic":true,"types":[]},{"text":"impl Unpin for Shl","synthetic":true,"types":[]},{"text":"impl Unpin for ShlEq","synthetic":true,"types":[]},{"text":"impl Unpin for Shr","synthetic":true,"types":[]},{"text":"impl Unpin for ShrEq","synthetic":true,"types":[]},{"text":"impl Unpin for Star","synthetic":true,"types":[]},{"text":"impl Unpin for Sub","synthetic":true,"types":[]},{"text":"impl Unpin for SubEq","synthetic":true,"types":[]},{"text":"impl Unpin for Tilde","synthetic":true,"types":[]},{"text":"impl Unpin for Brace","synthetic":true,"types":[]},{"text":"impl Unpin for Bracket","synthetic":true,"types":[]},{"text":"impl Unpin for Paren","synthetic":true,"types":[]},{"text":"impl Unpin for Group","synthetic":true,"types":[]},{"text":"impl Unpin for Attribute","synthetic":true,"types":[]},{"text":"impl Unpin for AttrStyle","synthetic":true,"types":[]},{"text":"impl Unpin for Meta","synthetic":true,"types":[]},{"text":"impl Unpin for MetaList","synthetic":true,"types":[]},{"text":"impl Unpin for MetaNameValue","synthetic":true,"types":[]},{"text":"impl Unpin for NestedMeta","synthetic":true,"types":[]},{"text":"impl Unpin for Variant","synthetic":true,"types":[]},{"text":"impl Unpin for Fields","synthetic":true,"types":[]},{"text":"impl Unpin for FieldsNamed","synthetic":true,"types":[]},{"text":"impl Unpin for FieldsUnnamed","synthetic":true,"types":[]},{"text":"impl Unpin for Field","synthetic":true,"types":[]},{"text":"impl Unpin for Visibility","synthetic":true,"types":[]},{"text":"impl Unpin for VisPublic","synthetic":true,"types":[]},{"text":"impl Unpin for VisCrate","synthetic":true,"types":[]},{"text":"impl Unpin for VisRestricted","synthetic":true,"types":[]},{"text":"impl Unpin for Expr","synthetic":true,"types":[]},{"text":"impl Unpin for ExprArray","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAssign","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAssignOp","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAsync","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAwait","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBinary","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBlock","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBox","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBreak","synthetic":true,"types":[]},{"text":"impl Unpin for ExprCall","synthetic":true,"types":[]},{"text":"impl Unpin for ExprCast","synthetic":true,"types":[]},{"text":"impl Unpin for ExprClosure","synthetic":true,"types":[]},{"text":"impl Unpin for ExprContinue","synthetic":true,"types":[]},{"text":"impl Unpin for ExprField","synthetic":true,"types":[]},{"text":"impl Unpin for ExprForLoop","synthetic":true,"types":[]},{"text":"impl Unpin for ExprGroup","synthetic":true,"types":[]},{"text":"impl Unpin for ExprIf","synthetic":true,"types":[]},{"text":"impl Unpin for ExprIndex","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLet","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLit","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLoop","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMatch","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMethodCall","synthetic":true,"types":[]},{"text":"impl Unpin for ExprParen","synthetic":true,"types":[]},{"text":"impl Unpin for ExprPath","synthetic":true,"types":[]},{"text":"impl Unpin for ExprRange","synthetic":true,"types":[]},{"text":"impl Unpin for ExprReference","synthetic":true,"types":[]},{"text":"impl Unpin for ExprRepeat","synthetic":true,"types":[]},{"text":"impl Unpin for ExprReturn","synthetic":true,"types":[]},{"text":"impl Unpin for ExprStruct","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTry","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTryBlock","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTuple","synthetic":true,"types":[]},{"text":"impl Unpin for ExprType","synthetic":true,"types":[]},{"text":"impl Unpin for ExprUnary","synthetic":true,"types":[]},{"text":"impl Unpin for ExprUnsafe","synthetic":true,"types":[]},{"text":"impl Unpin for ExprWhile","synthetic":true,"types":[]},{"text":"impl Unpin for ExprYield","synthetic":true,"types":[]},{"text":"impl Unpin for Member","synthetic":true,"types":[]},{"text":"impl Unpin for Index","synthetic":true,"types":[]},{"text":"impl Unpin for MethodTurbofish","synthetic":true,"types":[]},{"text":"impl Unpin for GenericMethodArgument","synthetic":true,"types":[]},{"text":"impl Unpin for FieldValue","synthetic":true,"types":[]},{"text":"impl Unpin for Label","synthetic":true,"types":[]},{"text":"impl Unpin for Arm","synthetic":true,"types":[]},{"text":"impl Unpin for RangeLimits","synthetic":true,"types":[]},{"text":"impl Unpin for Generics","synthetic":true,"types":[]},{"text":"impl Unpin for GenericParam","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParam","synthetic":true,"types":[]},{"text":"impl Unpin for LifetimeDef","synthetic":true,"types":[]},{"text":"impl Unpin for ConstParam","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ImplGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TypeGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Turbofish&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BoundLifetimes","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParamBound","synthetic":true,"types":[]},{"text":"impl Unpin for TraitBound","synthetic":true,"types":[]},{"text":"impl Unpin for TraitBoundModifier","synthetic":true,"types":[]},{"text":"impl Unpin for WhereClause","synthetic":true,"types":[]},{"text":"impl Unpin for WherePredicate","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateType","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateLifetime","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateEq","synthetic":true,"types":[]},{"text":"impl Unpin for Item","synthetic":true,"types":[]},{"text":"impl Unpin for ItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for ItemEnum","synthetic":true,"types":[]},{"text":"impl Unpin for ItemExternCrate","synthetic":true,"types":[]},{"text":"impl Unpin for ItemFn","synthetic":true,"types":[]},{"text":"impl Unpin for ItemForeignMod","synthetic":true,"types":[]},{"text":"impl Unpin for ItemImpl","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMacro2","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMod","synthetic":true,"types":[]},{"text":"impl Unpin for ItemStatic","synthetic":true,"types":[]},{"text":"impl Unpin for ItemStruct","synthetic":true,"types":[]},{"text":"impl Unpin for ItemTrait","synthetic":true,"types":[]},{"text":"impl Unpin for ItemTraitAlias","synthetic":true,"types":[]},{"text":"impl Unpin for ItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ItemUnion","synthetic":true,"types":[]},{"text":"impl Unpin for ItemUse","synthetic":true,"types":[]},{"text":"impl Unpin for UseTree","synthetic":true,"types":[]},{"text":"impl Unpin for UsePath","synthetic":true,"types":[]},{"text":"impl Unpin for UseName","synthetic":true,"types":[]},{"text":"impl Unpin for UseRename","synthetic":true,"types":[]},{"text":"impl Unpin for UseGlob","synthetic":true,"types":[]},{"text":"impl Unpin for UseGroup","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItem","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemFn","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemStatic","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItem","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemMethod","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemType","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItem","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemMethod","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for Signature","synthetic":true,"types":[]},{"text":"impl Unpin for FnArg","synthetic":true,"types":[]},{"text":"impl Unpin for Receiver","synthetic":true,"types":[]},{"text":"impl Unpin for File","synthetic":true,"types":[]},{"text":"impl Unpin for Lifetime","synthetic":true,"types":[]},{"text":"impl Unpin for Lit","synthetic":true,"types":[]},{"text":"impl Unpin for LitStr","synthetic":true,"types":[]},{"text":"impl Unpin for LitByteStr","synthetic":true,"types":[]},{"text":"impl Unpin for LitByte","synthetic":true,"types":[]},{"text":"impl Unpin for LitChar","synthetic":true,"types":[]},{"text":"impl Unpin for LitInt","synthetic":true,"types":[]},{"text":"impl Unpin for LitFloat","synthetic":true,"types":[]},{"text":"impl Unpin for LitBool","synthetic":true,"types":[]},{"text":"impl Unpin for StrStyle","synthetic":true,"types":[]},{"text":"impl Unpin for Macro","synthetic":true,"types":[]},{"text":"impl Unpin for MacroDelimiter","synthetic":true,"types":[]},{"text":"impl Unpin for DeriveInput","synthetic":true,"types":[]},{"text":"impl Unpin for Data","synthetic":true,"types":[]},{"text":"impl Unpin for DataStruct","synthetic":true,"types":[]},{"text":"impl Unpin for DataEnum","synthetic":true,"types":[]},{"text":"impl Unpin for DataUnion","synthetic":true,"types":[]},{"text":"impl Unpin for BinOp","synthetic":true,"types":[]},{"text":"impl Unpin for UnOp","synthetic":true,"types":[]},{"text":"impl Unpin for Block","synthetic":true,"types":[]},{"text":"impl Unpin for Stmt","synthetic":true,"types":[]},{"text":"impl Unpin for Local","synthetic":true,"types":[]},{"text":"impl Unpin for Type","synthetic":true,"types":[]},{"text":"impl Unpin for TypeArray","synthetic":true,"types":[]},{"text":"impl Unpin for TypeBareFn","synthetic":true,"types":[]},{"text":"impl Unpin for TypeGroup","synthetic":true,"types":[]},{"text":"impl Unpin for TypeImplTrait","synthetic":true,"types":[]},{"text":"impl Unpin for TypeInfer","synthetic":true,"types":[]},{"text":"impl Unpin for TypeMacro","synthetic":true,"types":[]},{"text":"impl Unpin for TypeNever","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParen","synthetic":true,"types":[]},{"text":"impl Unpin for TypePath","synthetic":true,"types":[]},{"text":"impl Unpin for TypePtr","synthetic":true,"types":[]},{"text":"impl Unpin for TypeReference","synthetic":true,"types":[]},{"text":"impl Unpin for TypeSlice","synthetic":true,"types":[]},{"text":"impl Unpin for TypeTraitObject","synthetic":true,"types":[]},{"text":"impl Unpin for TypeTuple","synthetic":true,"types":[]},{"text":"impl Unpin for Abi","synthetic":true,"types":[]},{"text":"impl Unpin for BareFnArg","synthetic":true,"types":[]},{"text":"impl Unpin for Variadic","synthetic":true,"types":[]},{"text":"impl Unpin for ReturnType","synthetic":true,"types":[]},{"text":"impl Unpin for Pat","synthetic":true,"types":[]},{"text":"impl Unpin for PatBox","synthetic":true,"types":[]},{"text":"impl Unpin for PatIdent","synthetic":true,"types":[]},{"text":"impl Unpin for PatLit","synthetic":true,"types":[]},{"text":"impl Unpin for PatMacro","synthetic":true,"types":[]},{"text":"impl Unpin for PatOr","synthetic":true,"types":[]},{"text":"impl Unpin for PatPath","synthetic":true,"types":[]},{"text":"impl Unpin for PatRange","synthetic":true,"types":[]},{"text":"impl Unpin for PatReference","synthetic":true,"types":[]},{"text":"impl Unpin for PatRest","synthetic":true,"types":[]},{"text":"impl Unpin for PatSlice","synthetic":true,"types":[]},{"text":"impl Unpin for PatStruct","synthetic":true,"types":[]},{"text":"impl Unpin for PatTuple","synthetic":true,"types":[]},{"text":"impl Unpin for PatTupleStruct","synthetic":true,"types":[]},{"text":"impl Unpin for PatType","synthetic":true,"types":[]},{"text":"impl Unpin for PatWild","synthetic":true,"types":[]},{"text":"impl Unpin for FieldPat","synthetic":true,"types":[]},{"text":"impl Unpin for Path","synthetic":true,"types":[]},{"text":"impl Unpin for PathSegment","synthetic":true,"types":[]},{"text":"impl Unpin for PathArguments","synthetic":true,"types":[]},{"text":"impl Unpin for GenericArgument","synthetic":true,"types":[]},{"text":"impl Unpin for AngleBracketedGenericArguments","synthetic":true,"types":[]},{"text":"impl Unpin for Binding","synthetic":true,"types":[]},{"text":"impl Unpin for Constraint","synthetic":true,"types":[]},{"text":"impl Unpin for ParenthesizedGenericArguments","synthetic":true,"types":[]},{"text":"impl Unpin for QSelf","synthetic":true,"types":[]},{"text":"impl Unpin for TokenBuffer","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Cursor&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for Punctuated&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Unpin for Pairs&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Unpin for PairsMut&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for IntoPairs&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for IntoIter&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Unpin for Iter&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Unpin for IterMut&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for Pair&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Lookahead1&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ParseBuffer&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'c, 'a&gt; Unpin for StepCursor&lt;'c, 'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Nothing","synthetic":true,"types":[]}];
implementors["ufmt"] = [{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugList&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugMap&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugStruct&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugTuple&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'w, W:&nbsp;?Sized&gt; Unpin for Formatter&lt;'w, W&gt;","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Unpin for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Unpin for Void","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()