// Seed: 734635297
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5
);
  uwire [-1 : -1] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_13 = id_5 == id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd2,
    parameter id_6 = 32'd74
) (
    input wor id_0,
    input tri _id_1,
    output tri0 id_2,
    input tri id_3
    , id_9,
    output supply1 id_4,
    input tri id_5,
    output supply0 _id_6,
    input supply1 id_7
);
  logic [(  ^  id_1  ) : id_6] id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_0,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
