INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/clk_div/clk_div.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/clk_div/clk_div.srcs/sources_1/new/clk_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_tb
