// Seed: 1022549091
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = ~id_3;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  wire id_3, id_4, id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_11 = 1 - id_5 / 1;
  module_0(
      id_8, id_5, id_6
  );
  wire id_14 = 1, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  id_21(
      id_4
  );
endmodule
