diff --git a/sys/arm/xilinx/zy7_qspi.c b/sys/arm/xilinx/zy7_qspi.c
index d639c0bb02cf..3debd176cf17 100644
--- a/sys/arm/xilinx/zy7_qspi.c
+++ b/sys/arm/xilinx/zy7_qspi.c
@@ -57,11 +57,16 @@
 
 #include <dev/flash/mx25lreg.h>
 
+#ifdef EXT_RESOURCES
+#include <dev/extres/clk/clk.h>
+#endif
+
 #include "spibus_if.h"
 
 static struct ofw_compat_data compat_data[] = {
 	{"xlnx,zy7_qspi",		1},
 	{"xlnx,zynq-qspi-1.0",		1},
+	{"xlnx,zynqmp-qspi-1.0",	1},
 	{NULL,				0}
 };
 
@@ -75,8 +80,11 @@ struct zy7_qspi_softc {
 
 	uint32_t		cfg_reg_shadow;
 	uint32_t		lqspi_cfg_shadow;
-	uint32_t		spi_clock;
-	uint32_t		ref_clock;
+	uint32_t		spi_clk_freq;
+#ifdef EXT_RESOURCES
+	clk_t			ref_clk;
+#endif
+	uint32_t		ref_clk_freq;
 	unsigned int		spi_clk_real_freq;
 	unsigned int		rx_overflows;
 	unsigned int		tx_underflows;
@@ -93,7 +101,7 @@ struct zy7_qspi_softc {
 	int			is_dio;
 };
 
-#define ZY7_QSPI_DEFAULT_SPI_CLOCK	50000000
+#define ZY7_QSPI_DEFAULT_SPI_CLK_FREQ	50000000
 
 #define QSPI_SC_LOCK(sc)		mtx_lock(&(sc)->sc_mtx)
 #define	QSPI_SC_UNLOCK(sc)		mtx_unlock(&(sc)->sc_mtx)
@@ -433,15 +441,16 @@ zy7_qspi_init_hw(struct zy7_qspi_softc *sc)
 
 	/* Find best clock divider. */
 	baud_div = 0;
-	while ((sc->ref_clock >> (baud_div + 1)) > sc->spi_clock &&
+	while ((sc->ref_clk_freq >> (baud_div + 1)) > sc->spi_clk_freq &&
 	       baud_div < 8)
 		baud_div++;
 	if (baud_div >= 8) {
-		device_printf(sc->dev, "cannot configure clock divider: ref=%d"
-		    " spi=%d.\n", sc->ref_clock, sc->spi_clock);
+		device_printf(sc->dev,
+		    "cannot configure clock divider: ref=%d spi=%d.\n",
+		    sc->ref_clk_freq, sc->spi_clk_freq);
 		return (EINVAL);
 	}
-	sc->spi_clk_real_freq = sc->ref_clock >> (baud_div + 1);
+	sc->spi_clk_real_freq = sc->ref_clk_freq >> (baud_div + 1);
 
 	/*
 	 * If divider is 2 (the max speed), use internal loopback master
@@ -533,6 +542,9 @@ zy7_qspi_attach(device_t dev)
 	int rid, err;
 	phandle_t node;
 	pcell_t cell;
+#ifdef EXT_RESOURCES
+	uint64_t freq;
+#endif
 
 	sc = device_get_softc(dev);
 	sc->dev = dev;
@@ -542,15 +554,27 @@ zy7_qspi_attach(device_t dev)
 	/* Get ref-clock, spi-clock, and other properties. */
 	node = ofw_bus_get_node(dev);
 	if (OF_getprop(node, "ref-clock", &cell, sizeof(cell)) > 0)
-		sc->ref_clock = fdt32_to_cpu(cell);
+		sc->ref_clk_freq = fdt32_to_cpu(cell);
+#ifdef EXT_RESOURCES
+	else if (clk_get_by_ofw_name(dev, 0, "ref_clk", &sc->ref_clk) == 0) {
+		if ((err = clk_enable(sc->ref_clk)) != 0)
+			device_printf(dev, "Cannot enable clock. err=%d.\n",
+			    err);
+		else if ((err = clk_get_freq(sc->ref_clk, &freq)) != 0)
+			device_printf(dev,
+			    "Cannot get clock frequency. err=%d.\n", err);
+		else
+			sc->ref_clk_freq = (uint32_t)freq;
+	}
+#endif
 	else {
-		device_printf(dev, "must have ref-clock property\n");
+		device_printf(dev, "must have reference clock property.\n");
 		return (ENXIO);
 	}
 	if (OF_getprop(node, "spi-clock", &cell, sizeof(cell)) > 0)
-		sc->spi_clock = fdt32_to_cpu(cell);
+		sc->spi_clk_freq = fdt32_to_cpu(cell);
 	else
-		sc->spi_clock = ZY7_QSPI_DEFAULT_SPI_CLOCK;
+		sc->spi_clk_freq = ZY7_QSPI_DEFAULT_SPI_CLK_FREQ;
 	if (OF_getprop(node, "is-stacked", &cell, sizeof(cell)) > 0 &&
 	    fdt32_to_cpu(cell) != 0) {
 		sc->is_dual = 1;
@@ -643,6 +667,13 @@ zy7_qspi_detach(device_t dev)
 		bus_release_resource(dev, SYS_RES_MEMORY,
 		    rman_get_rid(sc->mem_res), sc->mem_res);
 
+#ifdef EXT_RESOURCES
+	if (sc->ref_clk != NULL) {
+		clk_release(sc->ref_clk);
+		sc->ref_clk = NULL;
+	}
+#endif
+
 	QSPI_SC_LOCK_DESTROY(sc);
 
 	return (0);
diff --git a/sys/arm/xilinx/zy7_spi.c b/sys/arm/xilinx/zy7_spi.c
index 0010cd6e00a0..3d3ca99cf571 100644
--- a/sys/arm/xilinx/zy7_spi.c
+++ b/sys/arm/xilinx/zy7_spi.c
@@ -48,11 +48,16 @@
 #include <dev/spibus/spi.h>
 #include <dev/spibus/spibusvar.h>
 
+#ifdef EXT_RESOURCES
+#include <dev/extres/clk/clk.h>
+#endif
+
 #include "spibus_if.h"
 
 static struct ofw_compat_data compat_data[] = {
 	{"xlnx,zy7_spi",		1},
 	{"xlnx,zynq-spi-1.0",		1},
+	{"xlnx,zynq-spi-r1p6",		1},
 	{"cdns,spi-r1p6",		1},
 	{NULL,				0}
 };
@@ -66,8 +71,11 @@ struct zy7_spi_softc {
 	void			*intrhandle;
 
 	uint32_t		cfg_reg_shadow;
-	uint32_t		spi_clock;
-	uint32_t		ref_clock;
+	uint32_t		spi_clk_freq;
+#ifdef EXT_RESOURCES
+	clk_t			ref_clk;
+#endif
+	uint32_t		ref_clk_freq;
 	unsigned int		spi_clk_real_freq;
 	unsigned int		rx_overflows;
 	unsigned int		tx_underflows;
@@ -81,7 +89,7 @@ struct zy7_spi_softc {
 	int			busy;
 };
 
-#define ZY7_SPI_DEFAULT_SPI_CLOCK	50000000
+#define ZY7_SPI_DEFAULT_SPI_CLK_FREQ	50000000
 
 #define SPI_SC_LOCK(sc)		mtx_lock(&(sc)->sc_mtx)
 #define	SPI_SC_UNLOCK(sc)		mtx_unlock(&(sc)->sc_mtx)
@@ -298,15 +306,16 @@ zy7_spi_init_hw(struct zy7_spi_softc *sc)
 
 	/* Find best clock divider. Divide by 2 not supported. */
 	baud_div = 1;
-	while ((sc->ref_clock >> (baud_div + 1)) > sc->spi_clock &&
+	while ((sc->ref_clk_freq >> (baud_div + 1)) > sc->spi_clk_freq &&
 	    baud_div < 8)
 		baud_div++;
 	if (baud_div >= 8) {
-		device_printf(sc->dev, "cannot configure clock divider: ref=%d"
-		    " spi=%d.\n", sc->ref_clock, sc->spi_clock);
+		device_printf(sc->dev,
+		    "cannot configure clock divider: ref=%d spi=%d.\n",
+		    sc->ref_clk_freq, sc->spi_clk_freq);
 		return (EINVAL);
 	}
-	sc->spi_clk_real_freq = sc->ref_clock >> (baud_div + 1);
+	sc->spi_clk_real_freq = sc->ref_clk_freq >> (baud_div + 1);
 
 	/* Set up configuration register. */
 	sc->cfg_reg_shadow =
@@ -380,6 +389,9 @@ zy7_spi_attach(device_t dev)
 	int rid, err;
 	phandle_t node;
 	pcell_t cell;
+#ifdef EXT_RESOURCES
+	uint64_t freq;
+#endif
 
 	sc = device_get_softc(dev);
 	sc->dev = dev;
@@ -389,15 +401,27 @@ zy7_spi_attach(device_t dev)
 	/* Get ref-clock and spi-clock properties. */
 	node = ofw_bus_get_node(dev);
 	if (OF_getprop(node, "ref-clock", &cell, sizeof(cell)) > 0)
-		sc->ref_clock = fdt32_to_cpu(cell);
+		sc->ref_clk_freq = fdt32_to_cpu(cell);
+#ifdef EXT_RESOURCES
+	else if (clk_get_by_ofw_name(dev, 0, "ref_clk", &sc->ref_clk) == 0) {
+		if ((err = clk_enable(sc->ref_clk)) != 0)
+			device_printf(dev, "Cannot enable clock. err=%d.\n",
+			    err);
+		else if ((err = clk_get_freq(sc->ref_clk, &freq)) != 0)
+			device_printf(dev,
+			    "Cannot get clock frequency. err=%d.\n", err);
+		else
+			sc->ref_clk_freq = (uint32_t)freq;
+	}
+#endif
 	else {
-		device_printf(dev, "must have ref-clock property\n");
+		device_printf(dev, "must have reference clock property.\n");
 		return (ENXIO);
 	}
 	if (OF_getprop(node, "spi-clock", &cell, sizeof(cell)) > 0)
-		sc->spi_clock = fdt32_to_cpu(cell);
+		sc->spi_clk_freq = fdt32_to_cpu(cell);
 	else
-		sc->spi_clock = ZY7_SPI_DEFAULT_SPI_CLOCK;
+		sc->spi_clk_freq = ZY7_SPI_DEFAULT_SPI_CLK_FREQ;
 
 	/* Get memory resource. */
 	rid = 0;
@@ -480,6 +504,13 @@ zy7_spi_detach(device_t dev)
 		bus_release_resource(dev, SYS_RES_MEMORY,
 		    rman_get_rid(sc->mem_res), sc->mem_res);
 
+#ifdef EXT_RESOURCES
+	if (sc->ref_clk != NULL) {
+		clk_release(sc->ref_clk);
+		sc->ref_clk = NULL;
+	}
+#endif
+
 	SPI_SC_LOCK_DESTROY(sc);
 
 	return (0);
@@ -509,7 +540,7 @@ zy7_spi_transfer(device_t dev, device_t child, struct spi_command *cmd)
 	spibus_get_cs(child, &cs);
 	cs &= ~SPIBUS_CS_HIGH;
 	if (cs > 2) {
-		device_printf(dev, "Invalid chip select %d requested by %s",
+		device_printf(dev, "Invalid chip select %d requested by %s.\n",
 		    cs, device_get_nameunit(child));
 		return (EINVAL);
 	}
diff --git a/sys/dev/sdhci/sdhci_fdt.c b/sys/dev/sdhci/sdhci_fdt.c
index 4a355d6514ad..7b71ccd51356 100644
--- a/sys/dev/sdhci/sdhci_fdt.c
+++ b/sys/dev/sdhci/sdhci_fdt.c
@@ -587,6 +587,20 @@ sdhci_fdt_attach(device_t dev)
 			device_printf(dev, "Cannot init RK3399 SDHCI\n");
 			return (err);
 		}
+	} else if (ofw_bus_search_compatible(dev, compat_data)->ocd_data ==
+	    SDHCI_FDT_XLNX_ZMP) {
+		int64_t freq;
+
+		if (clk_get_by_ofw_name(dev, 0, "clk_xin", &sc->clk_xin) != 0)
+			device_printf(dev, "Cannot get clk_xin.\n");
+		else if ((err = clk_enable(sc->clk_xin)) != 0)
+			device_printf(dev, "Cannot enable clk_xin. err=%d.\n",
+			    err);
+		else if ((err = clk_get_freq(sc->clk_xin, &freq)) != 0)
+			device_printf(dev,
+			    "Cannot get clk_xin frequency. err=%d.\n", err);
+		else
+			sc->max_clk = (uint32_t)freq;
 	}
 
 	if (ofw_bus_search_compatible(dev, compat_data)->ocd_data ==
@@ -659,6 +673,11 @@ sdhci_fdt_detach(device_t dev)
 		    rman_get_rid(sc->mem_res[i]), sc->mem_res[i]);
 	}
 
+	if (sc->clk_xin != NULL) {
+		clk_release(sc->clk_xin);
+		sc->clk_xin = NULL;
+	}
+
 	return (0);
 }
 
