// Seed: 1318318500
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire module_0
);
  logic id_5;
  assign module_1.id_1 = 0;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_4 = 32'd84
) (
    output wor id_0,
    input wor _id_1,
    input wor id_2,
    output wire id_3,
    input supply0 _id_4
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  wire [(  id_4  ==  -1 'd0 )  -  1 : !  id_4  ==  id_1] id_6;
endmodule
