Version 4
SHEET 1 880 680
WIRE 144 -32 -240 -32
WIRE -80 32 -112 32
WIRE 64 32 0 32
WIRE 144 32 144 -32
WIRE 144 32 64 32
WIRE 16 96 0 96
WIRE 192 96 128 96
WIRE 256 96 192 96
WIRE 384 96 336 96
WIRE 416 96 384 96
WIRE 528 96 496 96
WIRE 192 112 192 96
WIRE 528 128 528 96
WIRE 560 128 528 128
WIRE -112 176 -112 32
WIRE -112 176 -144 176
WIRE 64 176 64 160
WIRE 64 176 -112 176
WIRE 192 256 192 112
WIRE 288 256 192 256
WIRE 528 256 528 128
WIRE 528 256 400 256
WIRE -240 320 -240 -32
WIRE 336 320 -240 320
FLAG 0 96 D[3:0]
IOPIN 0 96 In
FLAG -144 176 phi
IOPIN -144 176 In
FLAG 336 192 phi
IOPIN 336 192 In
FLAG 560 128 out[3:0]
IOPIN 560 128 Out
FLAG 192 112 [3:0]
FLAG 384 96 [3:0]
SYMBOL tgate 112 96 R0
SYMATTR InstName X1
SYMBOL tgate 384 256 R0
SYMATTR InstName X2
SYMBOL inverter 288 96 R0
SYMATTR InstName X3
SYMBOL inverter 448 96 R0
SYMATTR InstName X4
SYMBOL inverter -48 32 R0
SYMATTR InstName X5
TEXT 488 328 Left 2 !.global VDD\n.lib ON_C5.lib
