verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1_gt.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_tx_ll_datapath.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_tx_ll_control.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_sym_gen.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_sym_dec.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_rx_ll_pdu_datapath.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_lane_init_sm.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_idle_and_ver_gen.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_hotplug.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_err_detect.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_chbond_count_dec.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_channel_init_sm.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_channel_err_detect.v"
verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1_multi_gt.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_tx_ll.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_rx_ll.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_ll_to_axi.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_global_logic.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_axi_to_ll.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/src/aurora_8b10b_gtx1_aurora_lane.v"
verilog work "../../src/xilinx_ipcore/asynram_w16d2048.v"
verilog work "../../src/xilinx_ipcore/asynfifo_w24d64.v"
verilog work "../../src/xilinx_ipcore/asynfifo_w18d4096.v"
verilog work "../../src/txrx/round_robin_arbiter.v"
verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1_transceiver_wrapper.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/example_design/clock_module/aurora_8b10b_gtx1_clock_module.v"
verilog work "../../src/xilinx_ipcore/aurora_8b10b_gtx1/example_design/cc_manager/aurora_8b10b_gtx1_standard_cc_module.v"
verilog work "../../src/txrx/pkt_tx_tm.v"
verilog work "../../src/txrx/pkt_rx_tm.v"
verilog work "../../src/spi/spi_slave.v"
verilog work "../../src/spi/spi_cmd.v"
verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1_reset_logic.v"
verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1.v"
verilog work "../../src/xilinx_ipcore/pll_27m.v"
verilog work "../../src/txrx/pkt_tm.v"
verilog work "../../src/test/test_ts_syn.v"
verilog work "../../src/spi/spi_if.v"
verilog work "../../src/serdes/gtx1/aurora_8b10b_gtx1_exdes.v"
verilog work "../../src/serdes/common_block.v"
verilog work "../../src/clk_rst/gen_rst.v"
verilog work "../../src/top/mainboard_top.v"
