Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sun Aug  8 09:43:20 2021
| Host             : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.553        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.308        |
| Device Static (W)        | 0.244        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        7 |       --- |             --- |
| Slice Logic              |     0.027 |    22595 |       --- |             --- |
|   LUT as Logic           |     0.025 |    15436 |    303600 |            5.08 |
|   CARRY4                 |     0.002 |     2849 |     75900 |            3.75 |
|   Register               |    <0.001 |     1373 |    607200 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |      201 |    303600 |            0.07 |
|   LUT as Distributed RAM |    <0.001 |        8 |    130800 |           <0.01 |
|   Others                 |     0.000 |       46 |       --- |             --- |
| Signals                  |     0.025 |    19272 |       --- |             --- |
| MMCM                     |     0.228 |        2 |        14 |           14.29 |
| DSPs                     |     0.007 |       46 |      2800 |            1.64 |
| I/O                      |     0.011 |       17 |       700 |            2.43 |
| Static Power             |     0.244 |          |           |                 |
| Total                    |     0.553 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.207 |       0.071 |      0.136 |
| Vccaux    |       1.800 |     0.166 |       0.129 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                           | Constraint (ns) |
+-------------------------------+------------------------------------------------------------------+-----------------+
| CLK_IN1_D_0_clk_p             | CLK_IN1_D_0_clk_p                                                |             5.0 |
| clk0_bufgin                   | feedback/clk0_bufgin                                             |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            50.0 |
| clkfb_bufgin                  | feedback/clkfb_bufgin                                            |            50.0 |
| clkfbout_design_1_clk_wiz_0_0 | top_sub0/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             5.0 |
+-------------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| top                 |     0.308 |
|   feedback          |     0.174 |
|     mmcme2_drp_inst |     0.057 |
|       reg_bank      |     0.052 |
|   top_sub0          |     0.118 |
|     design_1_i      |     0.118 |
|       clk_wiz_0     |     0.118 |
|   top_sub1          |     0.008 |
|     dbuff           |     0.002 |
|     uart            |     0.002 |
|       tx            |     0.002 |
+---------------------+-----------+


