
PWR_Control_F103ZET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f260  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  0800f448  0800f448  00010448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8c4  0800f8c4  00011388  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f8c4  0800f8c4  000108c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8cc  0800f8cc  00011388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8cc  0800f8cc  000108cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8d0  0800f8d0  000108d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000388  20000000  0800f8d4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005f54  20000388  0800fc5c  00011388  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200062dc  0800fc5c  000122dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011388  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018974  00000000  00000000  000113b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047eb  00000000  00000000  00029d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  0002e510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104c  00000000  00000000  0002fa60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ea6c  00000000  00000000  00030aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d706  00000000  00000000  0004f518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ec52  00000000  00000000  0006cc1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b870  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000699c  00000000  00000000  0010b8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00112250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000388 	.word	0x20000388
 8000204:	00000000 	.word	0x00000000
 8000208:	0800f430 	.word	0x0800f430

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000038c 	.word	0x2000038c
 8000224:	0800f430 	.word	0x0800f430

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_f2uiz>:
 8001108:	0042      	lsls	r2, r0, #1
 800110a:	d20e      	bcs.n	800112a <__aeabi_f2uiz+0x22>
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001110:	d30b      	bcc.n	800112a <__aeabi_f2uiz+0x22>
 8001112:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d409      	bmi.n	8001130 <__aeabi_f2uiz+0x28>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001124:	fa23 f002 	lsr.w	r0, r3, r2
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2uiz+0x32>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d102      	bne.n	8001140 <__aeabi_f2uiz+0x38>
 800113a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800113e:	4770      	bx	lr
 8001140:	f04f 0000 	mov.w	r0, #0
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <__aeabi_uldivmod>:
 8001148:	b953      	cbnz	r3, 8001160 <__aeabi_uldivmod+0x18>
 800114a:	b94a      	cbnz	r2, 8001160 <__aeabi_uldivmod+0x18>
 800114c:	2900      	cmp	r1, #0
 800114e:	bf08      	it	eq
 8001150:	2800      	cmpeq	r0, #0
 8001152:	bf1c      	itt	ne
 8001154:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8001158:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800115c:	f000 b98c 	b.w	8001478 <__aeabi_idiv0>
 8001160:	f1ad 0c08 	sub.w	ip, sp, #8
 8001164:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001168:	f000 f806 	bl	8001178 <__udivmoddi4>
 800116c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001174:	b004      	add	sp, #16
 8001176:	4770      	bx	lr

08001178 <__udivmoddi4>:
 8001178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800117c:	9d08      	ldr	r5, [sp, #32]
 800117e:	468e      	mov	lr, r1
 8001180:	4604      	mov	r4, r0
 8001182:	4688      	mov	r8, r1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d14a      	bne.n	800121e <__udivmoddi4+0xa6>
 8001188:	428a      	cmp	r2, r1
 800118a:	4617      	mov	r7, r2
 800118c:	d962      	bls.n	8001254 <__udivmoddi4+0xdc>
 800118e:	fab2 f682 	clz	r6, r2
 8001192:	b14e      	cbz	r6, 80011a8 <__udivmoddi4+0x30>
 8001194:	f1c6 0320 	rsb	r3, r6, #32
 8001198:	fa01 f806 	lsl.w	r8, r1, r6
 800119c:	fa20 f303 	lsr.w	r3, r0, r3
 80011a0:	40b7      	lsls	r7, r6
 80011a2:	ea43 0808 	orr.w	r8, r3, r8
 80011a6:	40b4      	lsls	r4, r6
 80011a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011ac:	fbb8 f1fe 	udiv	r1, r8, lr
 80011b0:	fa1f fc87 	uxth.w	ip, r7
 80011b4:	fb0e 8811 	mls	r8, lr, r1, r8
 80011b8:	fb01 f20c 	mul.w	r2, r1, ip
 80011bc:	0c23      	lsrs	r3, r4, #16
 80011be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d909      	bls.n	80011da <__udivmoddi4+0x62>
 80011c6:	18fb      	adds	r3, r7, r3
 80011c8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80011cc:	f080 80eb 	bcs.w	80013a6 <__udivmoddi4+0x22e>
 80011d0:	429a      	cmp	r2, r3
 80011d2:	f240 80e8 	bls.w	80013a6 <__udivmoddi4+0x22e>
 80011d6:	3902      	subs	r1, #2
 80011d8:	443b      	add	r3, r7
 80011da:	1a9a      	subs	r2, r3, r2
 80011dc:	fbb2 f0fe 	udiv	r0, r2, lr
 80011e0:	fb0e 2210 	mls	r2, lr, r0, r2
 80011e4:	fb00 fc0c 	mul.w	ip, r0, ip
 80011e8:	b2a3      	uxth	r3, r4
 80011ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011ee:	459c      	cmp	ip, r3
 80011f0:	d909      	bls.n	8001206 <__udivmoddi4+0x8e>
 80011f2:	18fb      	adds	r3, r7, r3
 80011f4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80011f8:	f080 80d7 	bcs.w	80013aa <__udivmoddi4+0x232>
 80011fc:	459c      	cmp	ip, r3
 80011fe:	f240 80d4 	bls.w	80013aa <__udivmoddi4+0x232>
 8001202:	443b      	add	r3, r7
 8001204:	3802      	subs	r0, #2
 8001206:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800120a:	2100      	movs	r1, #0
 800120c:	eba3 030c 	sub.w	r3, r3, ip
 8001210:	b11d      	cbz	r5, 800121a <__udivmoddi4+0xa2>
 8001212:	2200      	movs	r2, #0
 8001214:	40f3      	lsrs	r3, r6
 8001216:	e9c5 3200 	strd	r3, r2, [r5]
 800121a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800121e:	428b      	cmp	r3, r1
 8001220:	d905      	bls.n	800122e <__udivmoddi4+0xb6>
 8001222:	b10d      	cbz	r5, 8001228 <__udivmoddi4+0xb0>
 8001224:	e9c5 0100 	strd	r0, r1, [r5]
 8001228:	2100      	movs	r1, #0
 800122a:	4608      	mov	r0, r1
 800122c:	e7f5      	b.n	800121a <__udivmoddi4+0xa2>
 800122e:	fab3 f183 	clz	r1, r3
 8001232:	2900      	cmp	r1, #0
 8001234:	d146      	bne.n	80012c4 <__udivmoddi4+0x14c>
 8001236:	4573      	cmp	r3, lr
 8001238:	d302      	bcc.n	8001240 <__udivmoddi4+0xc8>
 800123a:	4282      	cmp	r2, r0
 800123c:	f200 8108 	bhi.w	8001450 <__udivmoddi4+0x2d8>
 8001240:	1a84      	subs	r4, r0, r2
 8001242:	eb6e 0203 	sbc.w	r2, lr, r3
 8001246:	2001      	movs	r0, #1
 8001248:	4690      	mov	r8, r2
 800124a:	2d00      	cmp	r5, #0
 800124c:	d0e5      	beq.n	800121a <__udivmoddi4+0xa2>
 800124e:	e9c5 4800 	strd	r4, r8, [r5]
 8001252:	e7e2      	b.n	800121a <__udivmoddi4+0xa2>
 8001254:	2a00      	cmp	r2, #0
 8001256:	f000 8091 	beq.w	800137c <__udivmoddi4+0x204>
 800125a:	fab2 f682 	clz	r6, r2
 800125e:	2e00      	cmp	r6, #0
 8001260:	f040 80a5 	bne.w	80013ae <__udivmoddi4+0x236>
 8001264:	1a8a      	subs	r2, r1, r2
 8001266:	2101      	movs	r1, #1
 8001268:	0c03      	lsrs	r3, r0, #16
 800126a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800126e:	b280      	uxth	r0, r0
 8001270:	b2bc      	uxth	r4, r7
 8001272:	fbb2 fcfe 	udiv	ip, r2, lr
 8001276:	fb0e 221c 	mls	r2, lr, ip, r2
 800127a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800127e:	fb04 f20c 	mul.w	r2, r4, ip
 8001282:	429a      	cmp	r2, r3
 8001284:	d907      	bls.n	8001296 <__udivmoddi4+0x11e>
 8001286:	18fb      	adds	r3, r7, r3
 8001288:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800128c:	d202      	bcs.n	8001294 <__udivmoddi4+0x11c>
 800128e:	429a      	cmp	r2, r3
 8001290:	f200 80e3 	bhi.w	800145a <__udivmoddi4+0x2e2>
 8001294:	46c4      	mov	ip, r8
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	fbb3 f2fe 	udiv	r2, r3, lr
 800129c:	fb0e 3312 	mls	r3, lr, r2, r3
 80012a0:	fb02 f404 	mul.w	r4, r2, r4
 80012a4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80012a8:	429c      	cmp	r4, r3
 80012aa:	d907      	bls.n	80012bc <__udivmoddi4+0x144>
 80012ac:	18fb      	adds	r3, r7, r3
 80012ae:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80012b2:	d202      	bcs.n	80012ba <__udivmoddi4+0x142>
 80012b4:	429c      	cmp	r4, r3
 80012b6:	f200 80cd 	bhi.w	8001454 <__udivmoddi4+0x2dc>
 80012ba:	4602      	mov	r2, r0
 80012bc:	1b1b      	subs	r3, r3, r4
 80012be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80012c2:	e7a5      	b.n	8001210 <__udivmoddi4+0x98>
 80012c4:	f1c1 0620 	rsb	r6, r1, #32
 80012c8:	408b      	lsls	r3, r1
 80012ca:	fa22 f706 	lsr.w	r7, r2, r6
 80012ce:	431f      	orrs	r7, r3
 80012d0:	fa2e fa06 	lsr.w	sl, lr, r6
 80012d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80012d8:	fbba f8f9 	udiv	r8, sl, r9
 80012dc:	fa0e fe01 	lsl.w	lr, lr, r1
 80012e0:	fa20 f306 	lsr.w	r3, r0, r6
 80012e4:	fb09 aa18 	mls	sl, r9, r8, sl
 80012e8:	fa1f fc87 	uxth.w	ip, r7
 80012ec:	ea43 030e 	orr.w	r3, r3, lr
 80012f0:	fa00 fe01 	lsl.w	lr, r0, r1
 80012f4:	fb08 f00c 	mul.w	r0, r8, ip
 80012f8:	0c1c      	lsrs	r4, r3, #16
 80012fa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80012fe:	42a0      	cmp	r0, r4
 8001300:	fa02 f201 	lsl.w	r2, r2, r1
 8001304:	d90a      	bls.n	800131c <__udivmoddi4+0x1a4>
 8001306:	193c      	adds	r4, r7, r4
 8001308:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 800130c:	f080 809e 	bcs.w	800144c <__udivmoddi4+0x2d4>
 8001310:	42a0      	cmp	r0, r4
 8001312:	f240 809b 	bls.w	800144c <__udivmoddi4+0x2d4>
 8001316:	f1a8 0802 	sub.w	r8, r8, #2
 800131a:	443c      	add	r4, r7
 800131c:	1a24      	subs	r4, r4, r0
 800131e:	b298      	uxth	r0, r3
 8001320:	fbb4 f3f9 	udiv	r3, r4, r9
 8001324:	fb09 4413 	mls	r4, r9, r3, r4
 8001328:	fb03 fc0c 	mul.w	ip, r3, ip
 800132c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001330:	45a4      	cmp	ip, r4
 8001332:	d909      	bls.n	8001348 <__udivmoddi4+0x1d0>
 8001334:	193c      	adds	r4, r7, r4
 8001336:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 800133a:	f080 8085 	bcs.w	8001448 <__udivmoddi4+0x2d0>
 800133e:	45a4      	cmp	ip, r4
 8001340:	f240 8082 	bls.w	8001448 <__udivmoddi4+0x2d0>
 8001344:	3b02      	subs	r3, #2
 8001346:	443c      	add	r4, r7
 8001348:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800134c:	eba4 040c 	sub.w	r4, r4, ip
 8001350:	fba0 8c02 	umull	r8, ip, r0, r2
 8001354:	4564      	cmp	r4, ip
 8001356:	4643      	mov	r3, r8
 8001358:	46e1      	mov	r9, ip
 800135a:	d364      	bcc.n	8001426 <__udivmoddi4+0x2ae>
 800135c:	d061      	beq.n	8001422 <__udivmoddi4+0x2aa>
 800135e:	b15d      	cbz	r5, 8001378 <__udivmoddi4+0x200>
 8001360:	ebbe 0203 	subs.w	r2, lr, r3
 8001364:	eb64 0409 	sbc.w	r4, r4, r9
 8001368:	fa04 f606 	lsl.w	r6, r4, r6
 800136c:	fa22 f301 	lsr.w	r3, r2, r1
 8001370:	431e      	orrs	r6, r3
 8001372:	40cc      	lsrs	r4, r1
 8001374:	e9c5 6400 	strd	r6, r4, [r5]
 8001378:	2100      	movs	r1, #0
 800137a:	e74e      	b.n	800121a <__udivmoddi4+0xa2>
 800137c:	fbb1 fcf2 	udiv	ip, r1, r2
 8001380:	0c01      	lsrs	r1, r0, #16
 8001382:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001386:	b280      	uxth	r0, r0
 8001388:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800138c:	463b      	mov	r3, r7
 800138e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001392:	4638      	mov	r0, r7
 8001394:	463c      	mov	r4, r7
 8001396:	46b8      	mov	r8, r7
 8001398:	46be      	mov	lr, r7
 800139a:	2620      	movs	r6, #32
 800139c:	eba2 0208 	sub.w	r2, r2, r8
 80013a0:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80013a4:	e765      	b.n	8001272 <__udivmoddi4+0xfa>
 80013a6:	4601      	mov	r1, r0
 80013a8:	e717      	b.n	80011da <__udivmoddi4+0x62>
 80013aa:	4610      	mov	r0, r2
 80013ac:	e72b      	b.n	8001206 <__udivmoddi4+0x8e>
 80013ae:	f1c6 0120 	rsb	r1, r6, #32
 80013b2:	fa2e fc01 	lsr.w	ip, lr, r1
 80013b6:	40b7      	lsls	r7, r6
 80013b8:	fa0e fe06 	lsl.w	lr, lr, r6
 80013bc:	fa20 f101 	lsr.w	r1, r0, r1
 80013c0:	ea41 010e 	orr.w	r1, r1, lr
 80013c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013c8:	fbbc f8fe 	udiv	r8, ip, lr
 80013cc:	b2bc      	uxth	r4, r7
 80013ce:	fb0e cc18 	mls	ip, lr, r8, ip
 80013d2:	fb08 f904 	mul.w	r9, r8, r4
 80013d6:	0c0a      	lsrs	r2, r1, #16
 80013d8:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80013dc:	40b0      	lsls	r0, r6
 80013de:	4591      	cmp	r9, r2
 80013e0:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80013e4:	b280      	uxth	r0, r0
 80013e6:	d93e      	bls.n	8001466 <__udivmoddi4+0x2ee>
 80013e8:	18ba      	adds	r2, r7, r2
 80013ea:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80013ee:	d201      	bcs.n	80013f4 <__udivmoddi4+0x27c>
 80013f0:	4591      	cmp	r9, r2
 80013f2:	d81f      	bhi.n	8001434 <__udivmoddi4+0x2bc>
 80013f4:	eba2 0209 	sub.w	r2, r2, r9
 80013f8:	fbb2 f9fe 	udiv	r9, r2, lr
 80013fc:	fb09 f804 	mul.w	r8, r9, r4
 8001400:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001404:	b28a      	uxth	r2, r1
 8001406:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800140a:	4542      	cmp	r2, r8
 800140c:	d229      	bcs.n	8001462 <__udivmoddi4+0x2ea>
 800140e:	18ba      	adds	r2, r7, r2
 8001410:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8001414:	d2c2      	bcs.n	800139c <__udivmoddi4+0x224>
 8001416:	4542      	cmp	r2, r8
 8001418:	d2c0      	bcs.n	800139c <__udivmoddi4+0x224>
 800141a:	f1a9 0102 	sub.w	r1, r9, #2
 800141e:	443a      	add	r2, r7
 8001420:	e7bc      	b.n	800139c <__udivmoddi4+0x224>
 8001422:	45c6      	cmp	lr, r8
 8001424:	d29b      	bcs.n	800135e <__udivmoddi4+0x1e6>
 8001426:	ebb8 0302 	subs.w	r3, r8, r2
 800142a:	eb6c 0c07 	sbc.w	ip, ip, r7
 800142e:	3801      	subs	r0, #1
 8001430:	46e1      	mov	r9, ip
 8001432:	e794      	b.n	800135e <__udivmoddi4+0x1e6>
 8001434:	eba7 0909 	sub.w	r9, r7, r9
 8001438:	444a      	add	r2, r9
 800143a:	fbb2 f9fe 	udiv	r9, r2, lr
 800143e:	f1a8 0c02 	sub.w	ip, r8, #2
 8001442:	fb09 f804 	mul.w	r8, r9, r4
 8001446:	e7db      	b.n	8001400 <__udivmoddi4+0x288>
 8001448:	4603      	mov	r3, r0
 800144a:	e77d      	b.n	8001348 <__udivmoddi4+0x1d0>
 800144c:	46d0      	mov	r8, sl
 800144e:	e765      	b.n	800131c <__udivmoddi4+0x1a4>
 8001450:	4608      	mov	r0, r1
 8001452:	e6fa      	b.n	800124a <__udivmoddi4+0xd2>
 8001454:	443b      	add	r3, r7
 8001456:	3a02      	subs	r2, #2
 8001458:	e730      	b.n	80012bc <__udivmoddi4+0x144>
 800145a:	f1ac 0c02 	sub.w	ip, ip, #2
 800145e:	443b      	add	r3, r7
 8001460:	e719      	b.n	8001296 <__udivmoddi4+0x11e>
 8001462:	4649      	mov	r1, r9
 8001464:	e79a      	b.n	800139c <__udivmoddi4+0x224>
 8001466:	eba2 0209 	sub.w	r2, r2, r9
 800146a:	fbb2 f9fe 	udiv	r9, r2, lr
 800146e:	46c4      	mov	ip, r8
 8001470:	fb09 f804 	mul.w	r8, r9, r4
 8001474:	e7c4      	b.n	8001400 <__udivmoddi4+0x288>
 8001476:	bf00      	nop

08001478 <__aeabi_idiv0>:
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <COM_BUS>:
bool run_state = 1;

static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

static inline USART_TypeDef* COM_BUS(void) { return USART2; }
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
 8001480:	4b02      	ldr	r3, [pc, #8]	@ (800148c <COM_BUS+0x10>)
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	40004400 	.word	0x40004400

08001490 <check_start>:

void check_start(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
    if (check_start_flag)
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <check_start+0x28>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00b      	beq.n	80014b4 <check_start+0x24>
    {
        run_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 800149c:	2102      	movs	r1, #2
 800149e:	4807      	ldr	r0, [pc, #28]	@ (80014bc <check_start+0x2c>)
 80014a0:	f002 faa4 	bl	80039ec <HAL_GPIO_ReadPin>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	bf14      	ite	ne
 80014aa:	2301      	movne	r3, #1
 80014ac:	2300      	moveq	r3, #0
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <check_start+0x30>)
 80014b2:	701a      	strb	r2, [r3, #0]
    }
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200035d1 	.word	0x200035d1
 80014bc:	40010c00 	.word	0x40010c00
 80014c0:	20000000 	.word	0x20000000

080014c4 <transmit_data>:

void transmit_data(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
    if (transmit_data_flag && run_state)
 80014c8:	4b27      	ldr	r3, [pc, #156]	@ (8001568 <transmit_data+0xa4>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d048      	beq.n	8001562 <transmit_data+0x9e>
 80014d0:	4b26      	ldr	r3, [pc, #152]	@ (800156c <transmit_data+0xa8>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d044      	beq.n	8001562 <transmit_data+0x9e>
    {
        transmit_data_flag = false;
 80014d8:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <transmit_data+0xa4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
        UartHAL_FlushRx(COM_BUS());
 80014de:	f7ff ffcd 	bl	800147c <COM_BUS>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4618      	mov	r0, r3
 80014e6:	f001 fad6 	bl	8002a96 <UartHAL_FlushRx>
        
        txBuffer[0] = 0xFF;
 80014ea:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <transmit_data+0xac>)
 80014ec:	22ff      	movs	r2, #255	@ 0xff
 80014ee:	701a      	strb	r2, [r3, #0]
        txBuffer[1] = 0x00;
 80014f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <transmit_data+0xac>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	705a      	strb	r2, [r3, #1]
        txBuffer[2] = (uint8_t)((timer_sync_count) & 0xFF);
 80014f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <transmit_data+0xb0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001570 <transmit_data+0xac>)
 80014fe:	709a      	strb	r2, [r3, #2]
        txBuffer[3] = (uint8_t)((timer_sync_count >> 8) & 0xFF);
 8001500:	4b1c      	ldr	r3, [pc, #112]	@ (8001574 <transmit_data+0xb0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	0a1b      	lsrs	r3, r3, #8
 8001506:	b2da      	uxtb	r2, r3
 8001508:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <transmit_data+0xac>)
 800150a:	70da      	strb	r2, [r3, #3]
        txBuffer[4] = (uint8_t)((timer_sync_count >> 16) & 0xFF);
 800150c:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <transmit_data+0xb0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	0c1b      	lsrs	r3, r3, #16
 8001512:	b2da      	uxtb	r2, r3
 8001514:	4b16      	ldr	r3, [pc, #88]	@ (8001570 <transmit_data+0xac>)
 8001516:	711a      	strb	r2, [r3, #4]
        txBuffer[5] = (uint8_t)((timer_sync_count >> 24) & 0xFF);
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <transmit_data+0xb0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	0e1b      	lsrs	r3, r3, #24
 800151e:	b2da      	uxtb	r2, r3
 8001520:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <transmit_data+0xac>)
 8001522:	715a      	strb	r2, [r3, #5]
        txBuffer[6] = (uint8_t)((stepper_pos) & 0xFF);
 8001524:	4b14      	ldr	r3, [pc, #80]	@ (8001578 <transmit_data+0xb4>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	b2da      	uxtb	r2, r3
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <transmit_data+0xac>)
 800152c:	719a      	strb	r2, [r3, #6]
        txBuffer[7] = (uint8_t)((stepper_pos >> 8) & 0xFF);
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <transmit_data+0xb4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	121b      	asrs	r3, r3, #8
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <transmit_data+0xac>)
 8001538:	71da      	strb	r2, [r3, #7]
        txBuffer[8] = (uint8_t)((stepper_pos >> 16) & 0xFF);
 800153a:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <transmit_data+0xb4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	141b      	asrs	r3, r3, #16
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <transmit_data+0xac>)
 8001544:	721a      	strb	r2, [r3, #8]
        txBuffer[9] = (uint8_t)((stepper_pos >> 24) & 0xFF);
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <transmit_data+0xb4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	161b      	asrs	r3, r3, #24
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <transmit_data+0xac>)
 8001550:	725a      	strb	r2, [r3, #9]
        
        UartHAL_Send(COM_BUS(), txBuffer, 10);
 8001552:	f7ff ff93 	bl	800147c <COM_BUS>
 8001556:	4603      	mov	r3, r0
 8001558:	220a      	movs	r2, #10
 800155a:	4905      	ldr	r1, [pc, #20]	@ (8001570 <transmit_data+0xac>)
 800155c:	4618      	mov	r0, r3
 800155e:	f001 fafd 	bl	8002b5c <UartHAL_Send>
    }
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200035d2 	.word	0x200035d2
 800156c:	20000000 	.word	0x20000000
 8001570:	200003a4 	.word	0x200003a4
 8001574:	200035dc 	.word	0x200035dc
 8001578:	20003628 	.word	0x20003628

0800157c <flags_init>:

uint32_t flowmeter_window_ticks = MS_TO_TICKS(FLOW_WINDOW_MS);
uint32_t serial_send_ticks_threshold      = MS_TO_TICKS(SERIAL_SEND_MS);
uint32_t pump_ticks_threshold = MS_TO_TICKS(PUMP_SAMPLE_TIME_MS);

void flags_init(void) {
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
	usb_serial_flag = 0;
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <flags_init+0x20>)
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
	volatile uint8_t request_dump_long_term = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t stream_enabled = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	71bb      	strb	r3, [r7, #6]
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20004fc4 	.word	0x20004fc4

080015a0 <FlowLUT_GetDutyForFlow>:
#include "tim.h"
#include "usbd_cdc_if.h"

/* --- General interpolation --- */
uint16_t FlowLUT_GetDutyForFlow(uint32_t desired_flow_mlmin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b08d      	sub	sp, #52	@ 0x34
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
    if (FlowLUT.n_points == 0)
 80015a8:	4b3d      	ldr	r3, [pc, #244]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <FlowLUT_GetDutyForFlow+0x14>
        return PUMP_DUTY_MIN;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e06f      	b.n	8001694 <FlowLUT_GetDutyForFlow+0xf4>

    /* Clamp */
    if (desired_flow_mlmin <= FlowLUT.points[0].flow_mlmin)
 80015b4:	4b3a      	ldr	r3, [pc, #232]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d803      	bhi.n	80015c8 <FlowLUT_GetDutyForFlow+0x28>
        return FlowLUT.points[0].duty;
 80015c0:	4b37      	ldr	r3, [pc, #220]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	889b      	ldrh	r3, [r3, #4]
 80015c6:	e065      	b.n	8001694 <FlowLUT_GetDutyForFlow+0xf4>
    if (desired_flow_mlmin >= FlowLUT.points[FlowLUT.n_points - 1].flow_mlmin)
 80015c8:	4b35      	ldr	r3, [pc, #212]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	4b34      	ldr	r3, [pc, #208]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80015d4:	3b01      	subs	r3, #1
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4413      	add	r3, r2
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d30a      	bcc.n	80015f8 <FlowLUT_GetDutyForFlow+0x58>
        return FlowLUT.points[FlowLUT.n_points - 1].duty;
 80015e2:	4b2f      	ldr	r3, [pc, #188]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80015ee:	3b01      	subs	r3, #1
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4413      	add	r3, r2
 80015f4:	889b      	ldrh	r3, [r3, #4]
 80015f6:	e04d      	b.n	8001694 <FlowLUT_GetDutyForFlow+0xf4>

    /* Linear interpolation */
    for (size_t i = 0; i < FlowLUT.n_points - 1; i++) {
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015fc:	e043      	b.n	8001686 <FlowLUT_GetDutyForFlow+0xe6>
        FlowLUT_Point_t *p0 = &FlowLUT.points[i];
 80015fe:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4413      	add	r3, r2
 8001608:	62bb      	str	r3, [r7, #40]	@ 0x28
        FlowLUT_Point_t *p1 = &FlowLUT.points[i + 1];
 800160a:	4b25      	ldr	r3, [pc, #148]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001610:	3301      	adds	r3, #1
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4413      	add	r3, r2
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24

        if (desired_flow_mlmin >= p0->flow_mlmin && desired_flow_mlmin <= p1->flow_mlmin) {
 8001618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	429a      	cmp	r2, r3
 8001620:	d32e      	bcc.n	8001680 <FlowLUT_GetDutyForFlow+0xe0>
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	d829      	bhi.n	8001680 <FlowLUT_GetDutyForFlow+0xe0>

            uint32_t x0 = p0->flow_mlmin;
 800162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	623b      	str	r3, [r7, #32]
            uint32_t x1 = p1->flow_mlmin;
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	61fb      	str	r3, [r7, #28]
            uint16_t y0 = p0->duty;
 8001638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800163a:	889b      	ldrh	r3, [r3, #4]
 800163c:	837b      	strh	r3, [r7, #26]
            uint16_t y1 = p1->duty;
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	889b      	ldrh	r3, [r3, #4]
 8001642:	833b      	strh	r3, [r7, #24]

            if (x1 == x0)
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	6a3b      	ldr	r3, [r7, #32]
 8001648:	429a      	cmp	r2, r3
 800164a:	d101      	bne.n	8001650 <FlowLUT_GetDutyForFlow+0xb0>
                return y0;
 800164c:	8b7b      	ldrh	r3, [r7, #26]
 800164e:	e021      	b.n	8001694 <FlowLUT_GetDutyForFlow+0xf4>

            uint32_t num = (desired_flow_mlmin - x0);
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	6a3b      	ldr	r3, [r7, #32]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	617b      	str	r3, [r7, #20]
            uint32_t den = (x1 - x0);
 8001658:	69fa      	ldr	r2, [r7, #28]
 800165a:	6a3b      	ldr	r3, [r7, #32]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	613b      	str	r3, [r7, #16]

            uint32_t duty_interp =
                (uint32_t)y0 + ((uint32_t)(y1 - y0) * num) / den;
 8001660:	8b7a      	ldrh	r2, [r7, #26]
 8001662:	8b39      	ldrh	r1, [r7, #24]
 8001664:	8b7b      	ldrh	r3, [r7, #26]
 8001666:	1acb      	subs	r3, r1, r3
 8001668:	4619      	mov	r1, r3
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	fb03 f101 	mul.w	r1, r3, r1
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	fbb1 f3f3 	udiv	r3, r1, r3
            uint32_t duty_interp =
 8001676:	4413      	add	r3, r2
 8001678:	60fb      	str	r3, [r7, #12]

            return (uint16_t)duty_interp;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	b29b      	uxth	r3, r3
 800167e:	e009      	b.n	8001694 <FlowLUT_GetDutyForFlow+0xf4>
    for (size_t i = 0; i < FlowLUT.n_points - 1; i++) {
 8001680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001682:	3301      	adds	r3, #1
 8001684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <FlowLUT_GetDutyForFlow+0x100>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	3b01      	subs	r3, #1
 800168c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800168e:	429a      	cmp	r2, r3
 8001690:	d3b5      	bcc.n	80015fe <FlowLUT_GetDutyForFlow+0x5e>
        }
    }

    return PUMP_DUTY_MAX; // fallback
 8001692:	2331      	movs	r3, #49	@ 0x31
}
 8001694:	4618      	mov	r0, r3
 8001696:	3734      	adds	r7, #52	@ 0x34
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	2000003c 	.word	0x2000003c

080016a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a2c      	ldr	r2, [pc, #176]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	4b27      	ldr	r3, [pc, #156]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a26      	ldr	r2, [pc, #152]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016d6:	f043 0308 	orr.w	r3, r3, #8
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b24      	ldr	r3, [pc, #144]	@ (8001770 <MX_GPIO_Init+0xcc>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	603b      	str	r3, [r7, #0]
 80016e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 80016e8:	2200      	movs	r2, #0
 80016ea:	21a1      	movs	r1, #161	@ 0xa1
 80016ec:	4821      	ldr	r0, [pc, #132]	@ (8001774 <MX_GPIO_Init+0xd0>)
 80016ee:	f002 f994 	bl	8003a1a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80016f8:	481f      	ldr	r0, [pc, #124]	@ (8001778 <MX_GPIO_Init+0xd4>)
 80016fa:	f002 f98e 	bl	8003a1a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7;
 80016fe:	23a1      	movs	r3, #161	@ 0xa1
 8001700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001702:	2301      	movs	r3, #1
 8001704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2302      	movs	r3, #2
 800170c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	4619      	mov	r1, r3
 8001714:	4817      	ldr	r0, [pc, #92]	@ (8001774 <MX_GPIO_Init+0xd0>)
 8001716:	f001 ffd5 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800171a:	2301      	movs	r3, #1
 800171c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001722:	2301      	movs	r3, #1
 8001724:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001726:	f107 0308 	add.w	r3, r7, #8
 800172a:	4619      	mov	r1, r3
 800172c:	4812      	ldr	r0, [pc, #72]	@ (8001778 <MX_GPIO_Init+0xd4>)
 800172e:	f001 ffc9 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001732:	2306      	movs	r3, #6
 8001734:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800173a:	2302      	movs	r3, #2
 800173c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	@ (8001778 <MX_GPIO_Init+0xd4>)
 8001746:	f001 ffbd 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800174a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800174e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001750:	2301      	movs	r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001758:	2302      	movs	r3, #2
 800175a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 0308 	add.w	r3, r7, #8
 8001760:	4619      	mov	r1, r3
 8001762:	4805      	ldr	r0, [pc, #20]	@ (8001778 <MX_GPIO_Init+0xd4>)
 8001764:	f001 ffae 	bl	80036c4 <HAL_GPIO_Init>

}
 8001768:	bf00      	nop
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40021000 	.word	0x40021000
 8001774:	40010800 	.word	0x40010800
 8001778:	40010c00 	.word	0x40010c00

0800177c <InjectionAndFlow_Init>:
/* --- External HAL tick function --- */
extern uint32_t HAL_GetTick(void);

/* Initialization */
void InjectionAndFlow_Init(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001782:	b672      	cpsid	i
}
 8001784:	bf00      	nop
    __disable_irq();

    Flow_State.pulse_count_window = 0;
 8001786:	4b37      	ldr	r3, [pc, #220]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
    Flow_State.pulse_count_total = 0;
 800178c:	4b35      	ldr	r3, [pc, #212]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 800178e:	2200      	movs	r2, #0
 8001790:	605a      	str	r2, [r3, #4]

    Flow_State.short_term_index = 0;
 8001792:	4b34      	ldr	r3, [pc, #208]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 8001794:	2200      	movs	r2, #0
 8001796:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
    Flow_State.short_term_count = 0;
 800179a:	4b32      	ldr	r3, [pc, #200]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 800179c:	2200      	movs	r2, #0
 800179e:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    Flow_State.last_flow_mlmin = 0;
 80017a2:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Flow_State.total_ml = 0;
 80017aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    Pump_Control.duty_pump = 0;
 80017b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);  // Ensure PWM = 0
 80017b8:	4b2c      	ldr	r3, [pc, #176]	@ (800186c <InjectionAndFlow_Init+0xf0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2200      	movs	r2, #0
 80017be:	635a      	str	r2, [r3, #52]	@ 0x34
    Pump_Control.pump_flag = 0;
 80017c0:	4b29      	ldr	r3, [pc, #164]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	605a      	str	r2, [r3, #4]
    Pump_Control.pump_counter = 0;
 80017c6:	4b28      	ldr	r3, [pc, #160]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	811a      	strh	r2, [r3, #8]

    #if RECORD_PULSE_TIMESTAMPS
        Flow_State.pulse_delta_index = 0;
 80017cc:	4b25      	ldr	r3, [pc, #148]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 80017ce:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80017d2:	461a      	mov	r2, r3
 80017d4:	2300      	movs	r3, #0
 80017d6:	f8c2 3fbc 	str.w	r3, [r2, #4028]	@ 0xfbc
        Flow_State.delta_accumulator = 0;
 80017da:	4b22      	ldr	r3, [pc, #136]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 80017dc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80017e0:	461a      	mov	r2, r3
 80017e2:	2300      	movs	r3, #0
 80017e4:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
    #endif

    #if ENABLE_PI_CONTROL
        Pump_Control.kp = PI_Kp;    // initial proportional gain
 80017e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017ea:	4a21      	ldr	r2, [pc, #132]	@ (8001870 <InjectionAndFlow_Init+0xf4>)
 80017ec:	615a      	str	r2, [r3, #20]
        Pump_Control.ki = PI_Ki;    // initial integral gain
 80017ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017f0:	4a20      	ldr	r2, [pc, #128]	@ (8001874 <InjectionAndFlow_Init+0xf8>)
 80017f2:	619a      	str	r2, [r3, #24]
        Pump_Control.pi_integral = 0.0f;
 80017f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 80017fc:	b662      	cpsie	i
}
 80017fe:	bf00      	nop
    #endif

    __enable_irq();

    //clear the buffer and flags for incoming desired flow requests...
    for (uint16_t i = 0; i < FLOW_SCHEDULE_LEN; i++) {
 8001800:	2300      	movs	r3, #0
 8001802:	80fb      	strh	r3, [r7, #6]
 8001804:	e009      	b.n	800181a <InjectionAndFlow_Init+0x9e>
        Pump_Control.flow_schedule[i] = 0;
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	4a17      	ldr	r2, [pc, #92]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 800180a:	3306      	adds	r3, #6
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	2200      	movs	r2, #0
 8001812:	605a      	str	r2, [r3, #4]
    for (uint16_t i = 0; i < FLOW_SCHEDULE_LEN; i++) {
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	3301      	adds	r3, #1
 8001818:	80fb      	strh	r3, [r7, #6]
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	2b7f      	cmp	r3, #127	@ 0x7f
 800181e:	d9f2      	bls.n	8001806 <InjectionAndFlow_Init+0x8a>
    }
    Pump_Control.schedule_head = 0;
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 8001822:	2200      	movs	r2, #0
 8001824:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
    Pump_Control.schedule_tail = 0;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 800182a:	2200      	movs	r2, #0
 800182c:	f8a3 221e 	strh.w	r2, [r3, #542]	@ 0x21e
    Pump_Control.instantaneous_desired_flow = 0;
 8001830:	4b0d      	ldr	r3, [pc, #52]	@ (8001868 <InjectionAndFlow_Init+0xec>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]

    // --- Clear short-term pulse buffer ---
    for (uint16_t i = 0; i < SHORT_TERM_PULSE_BUFFER_SIZE; i++) {
 8001836:	2300      	movs	r3, #0
 8001838:	80bb      	strh	r3, [r7, #4]
 800183a:	e009      	b.n	8001850 <InjectionAndFlow_Init+0xd4>
        Flow_State.short_term_pulses[i] = UNPOPULATED_ELEMENT_MARKER;
 800183c:	88bb      	ldrh	r3, [r7, #4]
 800183e:	4a09      	ldr	r2, [pc, #36]	@ (8001864 <InjectionAndFlow_Init+0xe8>)
 8001840:	3302      	adds	r3, #2
 8001842:	f64f 71fc 	movw	r1, #65532	@ 0xfffc
 8001846:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint16_t i = 0; i < SHORT_TERM_PULSE_BUFFER_SIZE; i++) {
 800184a:	88bb      	ldrh	r3, [r7, #4]
 800184c:	3301      	adds	r3, #1
 800184e:	80bb      	strh	r3, [r7, #4]
 8001850:	88bb      	ldrh	r3, [r7, #4]
 8001852:	2b31      	cmp	r3, #49	@ 0x31
 8001854:	d9f2      	bls.n	800183c <InjectionAndFlow_Init+0xc0>
    }
}
 8001856:	bf00      	nop
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	200003e8 	.word	0x200003e8
 8001868:	200033ac 	.word	0x200033ac
 800186c:	2000362c 	.word	0x2000362c
 8001870:	3b03126f 	.word	0x3b03126f
 8001874:	3a83126f 	.word	0x3a83126f

08001878 <FlowMeter_GetPulseDeltaCount>:

#if RECORD_PULSE_TIMESTAMPS
uint32_t FlowMeter_GetPulseDeltaCount(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
    return Flow_State.pulse_delta_index;
 800187c:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <FlowMeter_GetPulseDeltaCount+0x18>)
 800187e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001882:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	200003e8 	.word	0x200003e8

08001894 <FlowMeter_GetPulseDeltas>:

const volatile uint16_t* FlowMeter_GetPulseDeltas(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
    return Flow_State.pulse_deltas;
 8001898:	4b02      	ldr	r3, [pc, #8]	@ (80018a4 <FlowMeter_GetPulseDeltas+0x10>)
}
 800189a:	4618      	mov	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	200004c4 	.word	0x200004c4

080018a8 <FlowMeter_TickHook>:
    Flow_State.delta_accumulator = 0;
    __enable_irq();
}

void FlowMeter_TickHook(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
    Flow_State.delta_accumulator++;
 80018ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018ae:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80018b2:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a19      	ldr	r2, [pc, #100]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018ba:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80018be:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0

    if (Flow_State.delta_accumulator >= (PULSE_DELTA_SOFT_MAX + 1)) {
 80018c2:	4b17      	ldr	r3, [pc, #92]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018c4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80018c8:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80018cc:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d921      	bls.n	8001918 <FlowMeter_TickHook+0x70>
        if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80018da:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80018de:	f241 726f 	movw	r2, #5999	@ 0x176f
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d811      	bhi.n	800190a <FlowMeter_TickHook+0x62>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018e8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80018ec:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80018f0:	1c5a      	adds	r2, r3, #1
 80018f2:	490b      	ldr	r1, [pc, #44]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018f4:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80018f8:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 80018fc:	4a08      	ldr	r2, [pc, #32]	@ (8001920 <FlowMeter_TickHook+0x78>)
 80018fe:	336c      	adds	r3, #108	@ 0x6c
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8001908:	809a      	strh	r2, [r3, #4]
        }
        Flow_State.delta_accumulator = 0;
 800190a:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <FlowMeter_TickHook+0x78>)
 800190c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001910:	461a      	mov	r2, r3
 8001912:	2300      	movs	r3, #0
 8001914:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
    }
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	200003e8 	.word	0x200003e8

08001924 <FlowMeter_PulseCallback>:

/**
 * Call on every pulse (TIM3 IC interrupt)
 */
void FlowMeter_PulseCallback(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800192a:	f001 fc4d 	bl	80031c8 <HAL_GetTick>
 800192e:	6078      	str	r0, [r7, #4]

    /* --- Short-term buffer --- */
    Flow_State.short_term_pulses[Flow_State.short_term_index] = now;
 8001930:	4b3c      	ldr	r3, [pc, #240]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001932:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001936:	b29b      	uxth	r3, r3
 8001938:	493a      	ldr	r1, [pc, #232]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 800193a:	3302      	adds	r3, #2
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    Flow_State.short_term_index =
        (Flow_State.short_term_index + 1) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001942:	4b38      	ldr	r3, [pc, #224]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001944:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001948:	b29b      	uxth	r3, r3
 800194a:	3301      	adds	r3, #1
 800194c:	4a36      	ldr	r2, [pc, #216]	@ (8001a28 <FlowMeter_PulseCallback+0x104>)
 800194e:	fb82 1203 	smull	r1, r2, r2, r3
 8001952:	1111      	asrs	r1, r2, #4
 8001954:	17da      	asrs	r2, r3, #31
 8001956:	1a8a      	subs	r2, r1, r2
 8001958:	2132      	movs	r1, #50	@ 0x32
 800195a:	fb01 f202 	mul.w	r2, r1, r2
 800195e:	1a9a      	subs	r2, r3, r2
    Flow_State.short_term_index =
 8001960:	b292      	uxth	r2, r2
 8001962:	4b30      	ldr	r3, [pc, #192]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001964:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    if (Flow_State.short_term_count < SHORT_TERM_PULSE_BUFFER_SIZE)
 8001968:	4b2e      	ldr	r3, [pc, #184]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 800196a:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 800196e:	b29b      	uxth	r3, r3
 8001970:	2b31      	cmp	r3, #49	@ 0x31
 8001972:	d808      	bhi.n	8001986 <FlowMeter_PulseCallback+0x62>
        Flow_State.short_term_count++;
 8001974:	4b2b      	ldr	r3, [pc, #172]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001976:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 800197a:	b29b      	uxth	r3, r3
 800197c:	3301      	adds	r3, #1
 800197e:	b29a      	uxth	r2, r3
 8001980:	4b28      	ldr	r3, [pc, #160]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001982:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    /* --- Long-term counting --- */
    Flow_State.pulse_count_window++;
 8001986:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	3301      	adds	r3, #1
 800198c:	4a25      	ldr	r2, [pc, #148]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 800198e:	6013      	str	r3, [r2, #0]
    Flow_State.pulse_count_total++;
 8001990:	4b24      	ldr	r3, [pc, #144]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	3301      	adds	r3, #1
 8001996:	4a23      	ldr	r2, [pc, #140]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001998:	6053      	str	r3, [r2, #4]

#if RECORD_PULSE_TIMESTAMPS
    if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 800199a:	4b22      	ldr	r3, [pc, #136]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 800199c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019a0:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80019a4:	f241 726f 	movw	r2, #5999	@ 0x176f
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d830      	bhi.n	8001a0e <FlowMeter_PulseCallback+0xea>
        uint32_t d = Flow_State.delta_accumulator;
 80019ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019ae:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019b2:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80019b6:	603b      	str	r3, [r7, #0]

        if (d > PULSE_DELTA_SOFT_MAX)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80019be:	4293      	cmp	r3, r2
 80019c0:	d912      	bls.n	80019e8 <FlowMeter_PulseCallback+0xc4>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019c4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019c8:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80019cc:	1c5a      	adds	r2, r3, #1
 80019ce:	4915      	ldr	r1, [pc, #84]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019d0:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80019d4:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 80019d8:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019da:	336c      	adds	r3, #108	@ 0x6c
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 80019e4:	809a      	strh	r2, [r3, #4]
 80019e6:	e012      	b.n	8001a0e <FlowMeter_PulseCallback+0xea>
        else
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = (uint16_t)d;
 80019e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019ea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019ee:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	490b      	ldr	r1, [pc, #44]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 80019f6:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80019fa:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	b291      	uxth	r1, r2
 8001a02:	4a08      	ldr	r2, [pc, #32]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001a04:	336c      	adds	r3, #108	@ 0x6c
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	460a      	mov	r2, r1
 8001a0c:	809a      	strh	r2, [r3, #4]
    }
    Flow_State.delta_accumulator = 0;
 8001a0e:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <FlowMeter_PulseCallback+0x100>)
 8001a10:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001a14:	461a      	mov	r2, r3
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
#endif
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200003e8 	.word	0x200003e8
 8001a28:	51eb851f 	.word	0x51eb851f

08001a2c <FlowMeter_UpdateInstantaneous>:

/**
 * Update instantaneous flow (mL/min)
 */
void FlowMeter_UpdateInstantaneous(void)
{
 8001a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a30:	b092      	sub	sp, #72	@ 0x48
 8001a32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a34:	b672      	cpsid	i
}
 8001a36:	bf00      	nop
    __disable_irq();
    uint16_t count = Flow_State.short_term_count;
 8001a38:	4b7e      	ldr	r3, [pc, #504]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001a3a:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001a3e:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t index = Flow_State.short_term_index;
 8001a40:	4b7c      	ldr	r3, [pc, #496]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001a42:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001a46:	863b      	strh	r3, [r7, #48]	@ 0x30
  __ASM volatile ("cpsie i" : : : "memory");
 8001a48:	b662      	cpsie	i
}
 8001a4a:	bf00      	nop
    __enable_irq();

    if (count == 0) {
 8001a4c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d104      	bne.n	8001a5c <FlowMeter_UpdateInstantaneous+0x30>
        Flow_State.last_flow_mlmin = 0;
 8001a52:	4b78      	ldr	r3, [pc, #480]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        return;
 8001a5a:	e0e7      	b.n	8001c2c <FlowMeter_UpdateInstantaneous+0x200>
    }

    uint32_t now = HAL_GetTick();
 8001a5c:	f001 fbb4 	bl	80031c8 <HAL_GetTick>
 8001a60:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint32_t window_start = now - FLOW_WINDOW_MS;
 8001a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a64:	3b64      	subs	r3, #100	@ 0x64
 8001a66:	62bb      	str	r3, [r7, #40]	@ 0x28

    uint16_t pulses_in_window = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t oldest_index =
        (index + SHORT_TERM_PULSE_BUFFER_SIZE - count) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001a6e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001a70:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001a74:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	4a6f      	ldr	r2, [pc, #444]	@ (8001c38 <FlowMeter_UpdateInstantaneous+0x20c>)
 8001a7a:	fb82 1203 	smull	r1, r2, r2, r3
 8001a7e:	1111      	asrs	r1, r2, #4
 8001a80:	17da      	asrs	r2, r3, #31
 8001a82:	1a8a      	subs	r2, r1, r2
 8001a84:	2132      	movs	r1, #50	@ 0x32
 8001a86:	fb01 f202 	mul.w	r2, r1, r2
 8001a8a:	1a9a      	subs	r2, r3, r2
    uint16_t oldest_index =
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    for (uint16_t i = 0; i < count; i++) {
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001a96:	e021      	b.n	8001adc <FlowMeter_UpdateInstantaneous+0xb0>
        uint16_t buf_index =
            (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001a98:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001a9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001a9e:	4413      	add	r3, r2
 8001aa0:	4a65      	ldr	r2, [pc, #404]	@ (8001c38 <FlowMeter_UpdateInstantaneous+0x20c>)
 8001aa2:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa6:	1111      	asrs	r1, r2, #4
 8001aa8:	17da      	asrs	r2, r3, #31
 8001aaa:	1a8a      	subs	r2, r1, r2
 8001aac:	2132      	movs	r1, #50	@ 0x32
 8001aae:	fb01 f202 	mul.w	r2, r1, r2
 8001ab2:	1a9a      	subs	r2, r3, r2
        uint16_t buf_index =
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	82fb      	strh	r3, [r7, #22]
        if (Flow_State.short_term_pulses[buf_index] >= window_start)
 8001ab8:	8afb      	ldrh	r3, [r7, #22]
 8001aba:	4a5e      	ldr	r2, [pc, #376]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001abc:	3302      	adds	r3, #2
 8001abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d804      	bhi.n	8001ad2 <FlowMeter_UpdateInstantaneous+0xa6>
            pulses_in_window++;
 8001ac8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001acc:	3301      	adds	r3, #1
 8001ace:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    for (uint16_t i = 0; i < count; i++) {
 8001ad2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001adc:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001ae0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d3d8      	bcc.n	8001a98 <FlowMeter_UpdateInstantaneous+0x6c>
    }

    if (pulses_in_window < 2) {
 8001ae6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d804      	bhi.n	8001af8 <FlowMeter_UpdateInstantaneous+0xcc>
        Flow_State.last_flow_mlmin = 0;
 8001aee:	4b51      	ldr	r3, [pc, #324]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        return;
 8001af6:	e099      	b.n	8001c2c <FlowMeter_UpdateInstantaneous+0x200>
    }

    uint32_t t_first = 0xFFFFFFFF;
 8001af8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001afc:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t t_last = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint16_t i = 0; i < count; i++) {
 8001b02:	2300      	movs	r3, #0
 8001b04:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001b06:	e027      	b.n	8001b58 <FlowMeter_UpdateInstantaneous+0x12c>
        uint16_t buf_index =
            (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001b08:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b0a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4a4a      	ldr	r2, [pc, #296]	@ (8001c38 <FlowMeter_UpdateInstantaneous+0x20c>)
 8001b10:	fb82 1203 	smull	r1, r2, r2, r3
 8001b14:	1111      	asrs	r1, r2, #4
 8001b16:	17da      	asrs	r2, r3, #31
 8001b18:	1a8a      	subs	r2, r1, r2
 8001b1a:	2132      	movs	r1, #50	@ 0x32
 8001b1c:	fb01 f202 	mul.w	r2, r1, r2
 8001b20:	1a9a      	subs	r2, r3, r2
        uint16_t buf_index =
 8001b22:	4613      	mov	r3, r2
 8001b24:	83fb      	strh	r3, [r7, #30]
        uint32_t t = Flow_State.short_term_pulses[buf_index];
 8001b26:	8bfb      	ldrh	r3, [r7, #30]
 8001b28:	4a42      	ldr	r2, [pc, #264]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	61bb      	str	r3, [r7, #24]
        if (t >= window_start) {
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d30b      	bcc.n	8001b52 <FlowMeter_UpdateInstantaneous+0x126>
            if (t < t_first) t_first = t;
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d201      	bcs.n	8001b46 <FlowMeter_UpdateInstantaneous+0x11a>
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	643b      	str	r3, [r7, #64]	@ 0x40
            if (t > t_last) t_last = t;
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d901      	bls.n	8001b52 <FlowMeter_UpdateInstantaneous+0x126>
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint16_t i = 0; i < count; i++) {
 8001b52:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001b54:	3301      	adds	r3, #1
 8001b56:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8001b58:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001b5a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d3d3      	bcc.n	8001b08 <FlowMeter_UpdateInstantaneous+0xdc>
        }
    }

    uint32_t delta_ms = t_last - t_first;
 8001b60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	637b      	str	r3, [r7, #52]	@ 0x34
    if (delta_ms == 0) delta_ms = 1;
 8001b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <FlowMeter_UpdateInstantaneous+0x146>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	637b      	str	r3, [r7, #52]	@ 0x34
            flow_mlmin = ml / (delta_ms / 60000)
                       = ml * 60000 / delta_ms
    */

    uint32_t ml =
        ((uint32_t)(pulses_in_window - 1) * 1000U) / (uint32_t)FLOW_PULSES_PER_LITRE;
 8001b72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b76:	3b01      	subs	r3, #1
 8001b78:	461a      	mov	r2, r3
 8001b7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b7e:	fb02 f303 	mul.w	r3, r2, r3
    uint32_t ml =
 8001b82:	4a2e      	ldr	r2, [pc, #184]	@ (8001c3c <FlowMeter_UpdateInstantaneous+0x210>)
 8001b84:	fba2 2303 	umull	r2, r3, r2, r3
 8001b88:	0b1b      	lsrs	r3, r3, #12
 8001b8a:	623b      	str	r3, [r7, #32]

    Flow_State.last_flow_mlmin =
        (uint32_t)(((uint64_t)ml * 60000ULL) / (uint64_t)delta_ms);
 8001b8c:	6a3b      	ldr	r3, [r7, #32]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	469a      	mov	sl, r3
 8001b92:	4693      	mov	fp, r2
 8001b94:	4652      	mov	r2, sl
 8001b96:	465b      	mov	r3, fp
 8001b98:	f04f 0000 	mov.w	r0, #0
 8001b9c:	f04f 0100 	mov.w	r1, #0
 8001ba0:	0159      	lsls	r1, r3, #5
 8001ba2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ba6:	0150      	lsls	r0, r2, #5
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	ebb2 040a 	subs.w	r4, r2, sl
 8001bb0:	eb63 050b 	sbc.w	r5, r3, fp
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	f04f 0300 	mov.w	r3, #0
 8001bbc:	00ab      	lsls	r3, r5, #2
 8001bbe:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001bc2:	00a2      	lsls	r2, r4, #2
 8001bc4:	4614      	mov	r4, r2
 8001bc6:	461d      	mov	r5, r3
 8001bc8:	eb14 080a 	adds.w	r8, r4, sl
 8001bcc:	eb45 090b 	adc.w	r9, r5, fp
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001bdc:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001be0:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001be4:	ebb2 0108 	subs.w	r1, r2, r8
 8001be8:	6039      	str	r1, [r7, #0]
 8001bea:	eb63 0309 	sbc.w	r3, r3, r9
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	014b      	lsls	r3, r1, #5
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	4604      	mov	r4, r0
 8001c06:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001c0a:	4601      	mov	r1, r0
 8001c0c:	014a      	lsls	r2, r1, #5
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c14:	2200      	movs	r2, #0
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	60fa      	str	r2, [r7, #12]
 8001c1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c1e:	f7ff fa93 	bl	8001148 <__aeabi_uldivmod>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
    Flow_State.last_flow_mlmin =
 8001c26:	4b03      	ldr	r3, [pc, #12]	@ (8001c34 <FlowMeter_UpdateInstantaneous+0x208>)
 8001c28:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
}
 8001c2c:	3748      	adds	r7, #72	@ 0x48
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c34:	200003e8 	.word	0x200003e8
 8001c38:	51eb851f 	.word	0x51eb851f
 8001c3c:	b25449d7 	.word	0xb25449d7

08001c40 <FlowMeter_UpdateTotal>:

/**
 * Update cumulative total volume (mL)
 */
void FlowMeter_UpdateTotal(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
    Flow_State.total_ml =
        ((uint32_t)Flow_State.pulse_count_total * 1000U) / (uint32_t)FLOW_PULSES_PER_LITRE;
 8001c44:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <FlowMeter_UpdateTotal+0x28>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c4c:	fb02 f303 	mul.w	r3, r2, r3
 8001c50:	4a06      	ldr	r2, [pc, #24]	@ (8001c6c <FlowMeter_UpdateTotal+0x2c>)
 8001c52:	fba2 2303 	umull	r2, r3, r2, r3
 8001c56:	0b1b      	lsrs	r3, r3, #12
    Flow_State.total_ml =
 8001c58:	4a03      	ldr	r2, [pc, #12]	@ (8001c68 <FlowMeter_UpdateTotal+0x28>)
 8001c5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	200003e8 	.word	0x200003e8
 8001c6c:	b25449d7 	.word	0xb25449d7

08001c70 <FlowMeter_GetFlow_mLmin>:

uint32_t FlowMeter_GetFlow_mLmin(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
    return Flow_State.last_flow_mlmin;
 8001c74:	4b03      	ldr	r3, [pc, #12]	@ (8001c84 <FlowMeter_GetFlow_mLmin+0x14>)
 8001c76:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	200003e8 	.word	0x200003e8

08001c88 <FlowMeter_GetTotal_mL>:

uint32_t FlowMeter_GetTotal_mL(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
    return Flow_State.total_ml;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <FlowMeter_GetTotal_mL+0x14>)
 8001c8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	200003e8 	.word	0x200003e8

08001ca0 <PumpControl_UpdatePI>:

#if ENABLE_PI_CONTROL
void PumpControl_UpdatePI(void)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
    /*
        PI loop still operates in float internally, but all flow values are now in mL/min integers.
        Convert to float only for controller math.
    */
    float error = (float)Pump_Control.instantaneous_desired_flow - (float)Flow_State.last_flow_mlmin;
 8001ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f80e 	bl	8000ccc <__aeabi_ui2f>
 8001cb0:	4604      	mov	r4, r0
 8001cb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <PumpControl_UpdatePI+0xbc>)
 8001cb4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff f807 	bl	8000ccc <__aeabi_ui2f>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4620      	mov	r0, r4
 8001cc4:	f7fe ff50 	bl	8000b68 <__aeabi_fsub>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	60bb      	str	r3, [r7, #8]

    // Convert sample time to seconds
    float dt = (float)PUMP_SAMPLE_TIME_MS / 1000.0f;
 8001ccc:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <PumpControl_UpdatePI+0xc0>)
 8001cce:	607b      	str	r3, [r7, #4]

    // Update integral term
    Pump_Control.pi_integral += error * dt;
 8001cd0:	4b21      	ldr	r3, [pc, #132]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001cd2:	691c      	ldr	r4, [r3, #16]
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	68b8      	ldr	r0, [r7, #8]
 8001cd8:	f7ff f850 	bl	8000d7c <__aeabi_fmul>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4620      	mov	r0, r4
 8001ce2:	f7fe ff43 	bl	8000b6c <__addsf3>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001cec:	611a      	str	r2, [r3, #16]

    // Compute PI output
    float duty = Pump_Control.kp * error + Pump_Control.ki * Pump_Control.pi_integral;
 8001cee:	4b1a      	ldr	r3, [pc, #104]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	68b9      	ldr	r1, [r7, #8]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff f841 	bl	8000d7c <__aeabi_fmul>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	461c      	mov	r4, r3
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	4a15      	ldr	r2, [pc, #84]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001d04:	6912      	ldr	r2, [r2, #16]
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff f837 	bl	8000d7c <__aeabi_fmul>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4619      	mov	r1, r3
 8001d12:	4620      	mov	r0, r4
 8001d14:	f7fe ff2a 	bl	8000b6c <__addsf3>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	60fb      	str	r3, [r7, #12]

    // Clamp to limits
    if (duty < PUMP_DUTY_MIN) duty = PUMP_DUTY_MIN;
 8001d1c:	f04f 0100 	mov.w	r1, #0
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff f9c9 	bl	80010b8 <__aeabi_fcmplt>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <PumpControl_UpdatePI+0x92>
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
    if (duty > PUMP_DUTY_MAX) duty = PUMP_DUTY_MAX;
 8001d32:	490c      	ldr	r1, [pc, #48]	@ (8001d64 <PumpControl_UpdatePI+0xc4>)
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f7ff f9dd 	bl	80010f4 <__aeabi_fcmpgt>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <PumpControl_UpdatePI+0xa4>
 8001d40:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <PumpControl_UpdatePI+0xc4>)
 8001d42:	60fb      	str	r3, [r7, #12]

    Pump_Control.duty_pump = (uint32_t)duty;
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff f9df 	bl	8001108 <__aeabi_f2uiz>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4a02      	ldr	r2, [pc, #8]	@ (8001d58 <PumpControl_UpdatePI+0xb8>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd90      	pop	{r4, r7, pc}
 8001d58:	200033ac 	.word	0x200033ac
 8001d5c:	200003e8 	.word	0x200003e8
 8001d60:	3c23d70a 	.word	0x3c23d70a
 8001d64:	42440000 	.word	0x42440000

08001d68 <update_pump_state>:
#endif

void update_pump_state(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
    if (Pump_Control.pump_flag) {
 8001d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e24 <update_pump_state+0xbc>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d051      	beq.n	8001e1a <update_pump_state+0xb2>
        Pump_Control.pump_flag = 0;
 8001d76:	4b2b      	ldr	r3, [pc, #172]	@ (8001e24 <update_pump_state+0xbc>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]

        // --- Update desired flow from schedule safely with MIN_LOOKAHEAD ---
        uint16_t head = Pump_Control.schedule_head;
 8001d7c:	4b29      	ldr	r3, [pc, #164]	@ (8001e24 <update_pump_state+0xbc>)
 8001d7e:	f8b3 321c 	ldrh.w	r3, [r3, #540]	@ 0x21c
 8001d82:	81bb      	strh	r3, [r7, #12]
        uint16_t tail = Pump_Control.schedule_tail;
 8001d84:	4b27      	ldr	r3, [pc, #156]	@ (8001e24 <update_pump_state+0xbc>)
 8001d86:	f8b3 321e 	ldrh.w	r3, [r3, #542]	@ 0x21e
 8001d8a:	817b      	strh	r3, [r7, #10]

        // Compute next head index
        uint16_t next_head = (head + 1) % FLOW_SCHEDULE_LEN;
 8001d8c:	89bb      	ldrh	r3, [r7, #12]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	425a      	negs	r2, r3
 8001d92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d96:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d9a:	bf58      	it	pl
 8001d9c:	4253      	negpl	r3, r2
 8001d9e:	813b      	strh	r3, [r7, #8]

        // Compute safe tail position (distance must be > MIN_LOOKAHEAD)
        uint16_t distance;
        if (tail >= head)
 8001da0:	897a      	ldrh	r2, [r7, #10]
 8001da2:	89bb      	ldrh	r3, [r7, #12]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d304      	bcc.n	8001db2 <update_pump_state+0x4a>
            distance = tail - head;
 8001da8:	897a      	ldrh	r2, [r7, #10]
 8001daa:	89bb      	ldrh	r3, [r7, #12]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	81fb      	strh	r3, [r7, #14]
 8001db0:	e005      	b.n	8001dbe <update_pump_state+0x56>
        else
            distance = FLOW_SCHEDULE_LEN - (head - tail);
 8001db2:	897a      	ldrh	r2, [r7, #10]
 8001db4:	89bb      	ldrh	r3, [r7, #12]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3380      	adds	r3, #128	@ 0x80
 8001dbc:	81fb      	strh	r3, [r7, #14]

        if (distance > FLOW_SCHEDULE_MIN_LOOKAHEAD) {
 8001dbe:	89fb      	ldrh	r3, [r7, #14]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00b      	beq.n	8001ddc <update_pump_state+0x74>
            // Safe to advance head and consume next value
            Pump_Control.instantaneous_desired_flow = Pump_Control.flow_schedule[head];
 8001dc4:	89bb      	ldrh	r3, [r7, #12]
 8001dc6:	4a17      	ldr	r2, [pc, #92]	@ (8001e24 <update_pump_state+0xbc>)
 8001dc8:	3306      	adds	r3, #6
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	4a14      	ldr	r2, [pc, #80]	@ (8001e24 <update_pump_state+0xbc>)
 8001dd2:	60d3      	str	r3, [r2, #12]
            Pump_Control.schedule_head = next_head;
 8001dd4:	4a13      	ldr	r2, [pc, #76]	@ (8001e24 <update_pump_state+0xbc>)
 8001dd6:	893b      	ldrh	r3, [r7, #8]
 8001dd8:	f8a2 321c 	strh.w	r3, [r2, #540]	@ 0x21c
        } else {
            // Buffer too low: hold last value
            // instantaneous_desired_flow unchanged
        }

        int32_t flow_diff = (int32_t)Pump_Control.instantaneous_desired_flow - (int32_t)Flow_State.last_flow_mlmin;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <update_pump_state+0xbc>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <update_pump_state+0xc0>)
 8001de4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	607b      	str	r3, [r7, #4]

        #if ENABLE_LOOKUP_TABLE
        if (abs(flow_diff) >= FLOW_DIFF_LUT_THRESHOLD_MLMIN) {
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	bfb8      	it	lt
 8001df2:	425b      	neglt	r3, r3
 8001df4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001df8:	db08      	blt.n	8001e0c <update_pump_state+0xa4>
            // Only use LUT if difference is large
            Pump_Control.duty_pump = FlowLUT_GetDutyForFlow(Pump_Control.instantaneous_desired_flow);
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001e24 <update_pump_state+0xbc>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fbce 	bl	80015a0 <FlowLUT_GetDutyForFlow>
 8001e04:	4603      	mov	r3, r0
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <update_pump_state+0xbc>)
 8001e0a:	601a      	str	r2, [r3, #0]
        }
        #endif

        #if ENABLE_PI_CONTROL
            // Use PI controller only when LUT not triggered
            PumpControl_UpdatePI();
 8001e0c:	f7ff ff48 	bl	8001ca0 <PumpControl_UpdatePI>
        #endif

        // Apply new pump duty
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, Pump_Control.duty_pump);
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <update_pump_state+0xc4>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a03      	ldr	r2, [pc, #12]	@ (8001e24 <update_pump_state+0xbc>)
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	635a      	str	r2, [r3, #52]	@ 0x34
    }
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	200033ac 	.word	0x200033ac
 8001e28:	200003e8 	.word	0x200003e8
 8001e2c:	2000362c 	.word	0x2000362c

08001e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e34:	f001 f970 	bl	8003118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e38:	f000 f832 	bl	8001ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e3c:	f7ff fc32 	bl	80016a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001e40:	f000 fbe8 	bl	8002614 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001e44:	f000 fc5a 	bl	80026fc <MX_TIM3_Init>
  MX_TIM6_Init();
 8001e48:	f000 fcc8 	bl	80027dc <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8001e4c:	f000 ffa4 	bl	8002d98 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001e50:	f000 ffd0 	bl	8002df4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001e54:	f009 ff3c 	bl	800bcd0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	
  HAL_TIM_Base_Start_IT(&htim6); // start TIM6 system clock
 8001e58:	480e      	ldr	r0, [pc, #56]	@ (8001e94 <main+0x64>)
 8001e5a:	f004 f86d 	bl	8005f38 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // start TIM2 for PWM for injection pump
 8001e5e:	2100      	movs	r1, #0
 8001e60:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <main+0x68>)
 8001e62:	f004 f921 	bl	80060a8 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // start TIM3 for flowmeter input capture.
 8001e66:	2100      	movs	r1, #0
 8001e68:	480c      	ldr	r0, [pc, #48]	@ (8001e9c <main+0x6c>)
 8001e6a:	f004 fa2f 	bl	80062cc <HAL_TIM_IC_Start_IT>
	
	// Custom Init functions:
	InjectionAndFlow_Init();
 8001e6e:	f7ff fc85 	bl	800177c <InjectionAndFlow_Init>
	flags_init();
 8001e72:	f7ff fb83 	bl	800157c <flags_init>

    /* USER CODE BEGIN 3 */
//    hall_status_check();
//    lasers_shutdown();
		
      check_start();
 8001e76:	f7ff fb0b 	bl	8001490 <check_start>
      motor_test();
 8001e7a:	f000 fac9 	bl	8002410 <motor_test>
      motor_read();
 8001e7e:	f000 faf7 	bl	8002470 <motor_read>
      transmit_data();
 8001e82:	f7ff fb1f 	bl	80014c4 <transmit_data>
		
			#if ENABLE_USB_SERIAL_DEBUG
					USB_serial_send_debug();
 8001e86:	f001 f877 	bl	8002f78 <USB_serial_send_debug>
			#endif
		
			update_pump_state();
 8001e8a:	f7ff ff6d 	bl	8001d68 <update_pump_state>
      check_start();
 8001e8e:	bf00      	nop
 8001e90:	e7f1      	b.n	8001e76 <main+0x46>
 8001e92:	bf00      	nop
 8001e94:	200036bc 	.word	0x200036bc
 8001e98:	2000362c 	.word	0x2000362c
 8001e9c:	20003674 	.word	0x20003674

08001ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b096      	sub	sp, #88	@ 0x58
 8001ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ea6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001eaa:	2228      	movs	r2, #40	@ 0x28
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f00b f99d 	bl	800d1ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ec4:	1d3b      	adds	r3, r7, #4
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]
 8001ed0:	611a      	str	r2, [r3, #16]
 8001ed2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ed8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001eee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ef0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001ef4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001efa:	4618      	mov	r0, r3
 8001efc:	f003 fb06 	bl	800550c <HAL_RCC_OscConfig>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001f06:	f000 f8df 	bl	80020c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0a:	230f      	movs	r3, #15
 8001f0c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f12:	2300      	movs	r3, #0
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	2101      	movs	r1, #1
 8001f26:	4618      	mov	r0, r3
 8001f28:	f003 fd72 	bl	8005a10 <HAL_RCC_ClockConfig>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f32:	f000 f8c9 	bl	80020c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001f36:	2310      	movs	r3, #16
 8001f38:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001f3a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f3e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	4618      	mov	r0, r3
 8001f44:	f003 fef2 	bl	8005d2c <HAL_RCCEx_PeriphCLKConfig>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001f4e:	f000 f8bb 	bl	80020c8 <Error_Handler>
  }
}
 8001f52:	bf00      	nop
 8001f54:	3758      	adds	r7, #88	@ 0x58
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a06      	ldr	r2, [pc, #24]	@ (8001f84 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d105      	bne.n	8001f7a <HAL_TIM_IC_CaptureCallback+0x1e>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	7f1b      	ldrb	r3, [r3, #28]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_TIM_IC_CaptureCallback+0x1e>
        FlowMeter_PulseCallback(); // call the function directly from the ISR for better real-time timestamping.
 8001f76:	f7ff fcd5 	bl	8001924 <FlowMeter_PulseCallback>
    }
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40000400 	.word	0x40000400

08001f88 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a3a      	ldr	r2, [pc, #232]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d16d      	bne.n	8002076 <HAL_TIM_PeriodElapsedCallback+0xee>
				#if RECORD_PULSE_TIMESTAMPS
						FlowMeter_TickHook(); // for recording flowmeter pulse timestamps.
 8001f9a:	f7ff fc85 	bl	80018a8 <FlowMeter_TickHook>
						// GPT says that this is light for the ISR. Roughly 200 nanoseconds of time. Reevaluate and confirm if critical.
				#endif
			
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fa4:	4837      	ldr	r0, [pc, #220]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001fa6:	f001 fd38 	bl	8003a1a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fb0:	4834      	ldr	r0, [pc, #208]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001fb2:	f001 fd32 	bl	8003a1a <HAL_GPIO_WritePin>
			
				// tim6_tick++;   // new extern counter variable (CONFIG.h)
				
        hall_check_flag = true;
 8001fb6:	4b34      	ldr	r3, [pc, #208]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001fb8:	2201      	movs	r2, #1
 8001fba:	701a      	strb	r2, [r3, #0]
        lasers_flag = true;
 8001fbc:	4b33      	ldr	r3, [pc, #204]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_flag = true;
 8001fc2:	4b33      	ldr	r3, [pc, #204]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
        check_start_flag = true;
 8001fc8:	4b32      	ldr	r3, [pc, #200]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	701a      	strb	r2, [r3, #0]
			
        if (++timer_cnt_1s >= 10000) {
 8001fce:	4b32      	ldr	r3, [pc, #200]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	4a30      	ldr	r2, [pc, #192]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001fd6:	6013      	str	r3, [r2, #0]
 8001fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d905      	bls.n	8001ff0 <HAL_TIM_PeriodElapsedCallback+0x68>
						timer_cnt_1s = 0;
 8001fe4:	4b2c      	ldr	r3, [pc, #176]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
						motor_flag = true;
 8001fea:	4b2c      	ldr	r3, [pc, #176]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	701a      	strb	r2, [r3, #0]
        }
				
        if (++timer_cnt_2ms >= 20) {
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	4b29      	ldr	r3, [pc, #164]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	4b28      	ldr	r3, [pc, #160]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b13      	cmp	r3, #19
 8002002:	d908      	bls.n	8002016 <HAL_TIM_PeriodElapsedCallback+0x8e>
						timer_cnt_2ms = 0;
 8002004:	4b26      	ldr	r3, [pc, #152]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]
						motor_read_flag = true;
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
						transmit_data_flag = true;
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002012:	2201      	movs	r2, #1
 8002014:	701a      	strb	r2, [r3, #0]
        }
				
				if (++usb_serial_timer >= serial_send_ticks_threshold) {
 8002016:	4b25      	ldr	r3, [pc, #148]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	3301      	adds	r3, #1
 800201c:	4a23      	ldr	r2, [pc, #140]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 800201e:	6013      	str	r3, [r2, #0]
 8002020:	4b22      	ldr	r3, [pc, #136]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b22      	ldr	r3, [pc, #136]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d305      	bcc.n	8002038 <HAL_TIM_PeriodElapsedCallback+0xb0>
						usb_serial_timer = 0;
 800202c:	4b1f      	ldr	r3, [pc, #124]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x124>)
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
						usb_serial_flag = 1;
 8002032:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002034:	2201      	movs	r2, #1
 8002036:	701a      	strb	r2, [r3, #0]
        }
				
				if (++Pump_Control.pump_counter >= pump_ticks_threshold) {
 8002038:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800203a:	891b      	ldrh	r3, [r3, #8]
 800203c:	b29b      	uxth	r3, r3
 800203e:	3301      	adds	r3, #1
 8002040:	b29a      	uxth	r2, r3
 8002042:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002044:	4611      	mov	r1, r2
 8002046:	8119      	strh	r1, [r3, #8]
 8002048:	4b1c      	ldr	r3, [pc, #112]	@ (80020bc <HAL_TIM_PeriodElapsedCallback+0x134>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d305      	bcc.n	800205c <HAL_TIM_PeriodElapsedCallback+0xd4>
						Pump_Control.pump_counter = 0;
 8002050:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002052:	2200      	movs	r2, #0
 8002054:	811a      	strh	r2, [r3, #8]
						Pump_Control.pump_flag = 1;
 8002056:	4b18      	ldr	r3, [pc, #96]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002058:	2201      	movs	r2, #1
 800205a:	605a      	str	r2, [r3, #4]
        }
				
        if (run_state) {
 800205c:	4b18      	ldr	r3, [pc, #96]	@ (80020c0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d005      	beq.n	8002070 <HAL_TIM_PeriodElapsedCallback+0xe8>
						timer_sync_count++;
 8002064:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3301      	adds	r3, #1
 800206a:	4a16      	ldr	r2, [pc, #88]	@ (80020c4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800206c:	6013      	str	r3, [r2, #0]
						timer_sync_count = 0;
        }
				
				
    }
}
 800206e:	e002      	b.n	8002076 <HAL_TIM_PeriodElapsedCallback+0xee>
						timer_sync_count = 0;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40001000 	.word	0x40001000
 8002084:	40010c00 	.word	0x40010c00
 8002088:	200035cc 	.word	0x200035cc
 800208c:	200035cd 	.word	0x200035cd
 8002090:	200035d0 	.word	0x200035d0
 8002094:	200035d1 	.word	0x200035d1
 8002098:	200035d4 	.word	0x200035d4
 800209c:	200035ce 	.word	0x200035ce
 80020a0:	200035d8 	.word	0x200035d8
 80020a4:	200035cf 	.word	0x200035cf
 80020a8:	200035d2 	.word	0x200035d2
 80020ac:	200035e0 	.word	0x200035e0
 80020b0:	20000004 	.word	0x20000004
 80020b4:	20004fc4 	.word	0x20004fc4
 80020b8:	200033ac 	.word	0x200033ac
 80020bc:	20000008 	.word	0x20000008
 80020c0:	20000000 	.word	0x20000000
 80020c4:	200035dc 	.word	0x200035dc

080020c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80020cc:	b672      	cpsid	i
}
 80020ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <Error_Handler+0x8>

080020d4 <MKS_BUS>:
// Static variables
static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

// Private helper
static inline USART_TypeDef* MKS_BUS(void) { return USART3; }
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	4b02      	ldr	r3, [pc, #8]	@ (80020e4 <MKS_BUS+0x10>)
 80020da:	4618      	mov	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40004800 	.word	0x40004800

080020e8 <getCheckSum>:

uint8_t getCheckSum(uint8_t *buffer, uint8_t size) {
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < size; i++) sum += buffer[i];
 80020f8:	2300      	movs	r3, #0
 80020fa:	737b      	strb	r3, [r7, #13]
 80020fc:	e00a      	b.n	8002114 <getCheckSum+0x2c>
 80020fe:	7b7b      	ldrb	r3, [r7, #13]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	89fb      	ldrh	r3, [r7, #14]
 800210a:	4413      	add	r3, r2
 800210c:	81fb      	strh	r3, [r7, #14]
 800210e:	7b7b      	ldrb	r3, [r7, #13]
 8002110:	3301      	adds	r3, #1
 8002112:	737b      	strb	r3, [r7, #13]
 8002114:	7b7a      	ldrb	r2, [r7, #13]
 8002116:	78fb      	ldrb	r3, [r7, #3]
 8002118:	429a      	cmp	r2, r3
 800211a:	d3f0      	bcc.n	80020fe <getCheckSum+0x16>
    return (uint8_t)(sum & 0xFF);
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	b2db      	uxtb	r3, r3
}
 8002120:	4618      	mov	r0, r3
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
	...

0800212c <positionMode2Run>:
    txBuffer[10] = getCheckSum(txBuffer, 10);

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
}

void positionMode2Run(uint8_t slaveAddr, uint16_t speed, uint8_t acc, int32_t absPulses) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	4603      	mov	r3, r0
 8002136:	71fb      	strb	r3, [r7, #7]
 8002138:	460b      	mov	r3, r1
 800213a:	80bb      	strh	r3, [r7, #4]
 800213c:	4613      	mov	r3, r2
 800213e:	71bb      	strb	r3, [r7, #6]
    if (speed > 3000) speed = 3000;
 8002140:	88bb      	ldrh	r3, [r7, #4]
 8002142:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002146:	4293      	cmp	r3, r2
 8002148:	d902      	bls.n	8002150 <positionMode2Run+0x24>
 800214a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800214e:	80bb      	strh	r3, [r7, #4]

    txBuffer[0] = 0xFA;
 8002150:	4b1e      	ldr	r3, [pc, #120]	@ (80021cc <positionMode2Run+0xa0>)
 8002152:	22fa      	movs	r2, #250	@ 0xfa
 8002154:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;
 8002156:	4a1d      	ldr	r2, [pc, #116]	@ (80021cc <positionMode2Run+0xa0>)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0xFE;
 800215c:	4b1b      	ldr	r3, [pc, #108]	@ (80021cc <positionMode2Run+0xa0>)
 800215e:	22fe      	movs	r2, #254	@ 0xfe
 8002160:	709a      	strb	r2, [r3, #2]
    
    // Byte 4-5: Speed (16-bit, no direction bit mixing here per Manual Page 38)
    txBuffer[3] = (uint8_t)((speed >> 8) & 0xFF);
 8002162:	88bb      	ldrh	r3, [r7, #4]
 8002164:	0a1b      	lsrs	r3, r3, #8
 8002166:	b29b      	uxth	r3, r3
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b18      	ldr	r3, [pc, #96]	@ (80021cc <positionMode2Run+0xa0>)
 800216c:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = (uint8_t)(speed & 0xFF);
 800216e:	88bb      	ldrh	r3, [r7, #4]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4b16      	ldr	r3, [pc, #88]	@ (80021cc <positionMode2Run+0xa0>)
 8002174:	711a      	strb	r2, [r3, #4]
    
    txBuffer[5] = acc;
 8002176:	4a15      	ldr	r2, [pc, #84]	@ (80021cc <positionMode2Run+0xa0>)
 8002178:	79bb      	ldrb	r3, [r7, #6]
 800217a:	7153      	strb	r3, [r2, #5]
    
    // Bytes 7-10: Absolute Pulses (int32_t Big Endian)
    txBuffer[6] = (uint8_t)((absPulses >> 24) & 0xFF);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	161b      	asrs	r3, r3, #24
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <positionMode2Run+0xa0>)
 8002184:	719a      	strb	r2, [r3, #6]
    txBuffer[7] = (uint8_t)((absPulses >> 16) & 0xFF);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	141b      	asrs	r3, r3, #16
 800218a:	b2da      	uxtb	r2, r3
 800218c:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <positionMode2Run+0xa0>)
 800218e:	71da      	strb	r2, [r3, #7]
    txBuffer[8] = (uint8_t)((absPulses >> 8)  & 0xFF);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	121b      	asrs	r3, r3, #8
 8002194:	b2da      	uxtb	r2, r3
 8002196:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <positionMode2Run+0xa0>)
 8002198:	721a      	strb	r2, [r3, #8]
    txBuffer[9] = (uint8_t)( absPulses        & 0xFF);
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	b2da      	uxtb	r2, r3
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <positionMode2Run+0xa0>)
 80021a0:	725a      	strb	r2, [r3, #9]
    
    txBuffer[10] = getCheckSum(txBuffer, 10);
 80021a2:	210a      	movs	r1, #10
 80021a4:	4809      	ldr	r0, [pc, #36]	@ (80021cc <positionMode2Run+0xa0>)
 80021a6:	f7ff ff9f 	bl	80020e8 <getCheckSum>
 80021aa:	4603      	mov	r3, r0
 80021ac:	461a      	mov	r2, r3
 80021ae:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <positionMode2Run+0xa0>)
 80021b0:	729a      	strb	r2, [r3, #10]

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
 80021b2:	f7ff ff8f 	bl	80020d4 <MKS_BUS>
 80021b6:	4603      	mov	r3, r0
 80021b8:	220b      	movs	r2, #11
 80021ba:	4904      	ldr	r1, [pc, #16]	@ (80021cc <positionMode2Run+0xa0>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fccd 	bl	8002b5c <UartHAL_Send>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200035e4 	.word	0x200035e4

080021d0 <readStepperPosTx>:

void readStepperPosTx(uint8_t slaveAddr) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
    UartHAL_FlushRx(MKS_BUS());
 80021da:	f7ff ff7b 	bl	80020d4 <MKS_BUS>
 80021de:	4603      	mov	r3, r0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 fc58 	bl	8002a96 <UartHAL_FlushRx>
    txBuffer[0] = 0xFA;          // Frame header
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <readStepperPosTx+0x50>)
 80021e8:	22fa      	movs	r2, #250	@ 0xfa
 80021ea:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;      // Slave address
 80021ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002220 <readStepperPosTx+0x50>)
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0x31;           // Position read command
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <readStepperPosTx+0x50>)
 80021f4:	2231      	movs	r2, #49	@ 0x31
 80021f6:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = getCheckSum(txBuffer, 3); // Checksum (FA + Addr + 30)
 80021f8:	2103      	movs	r1, #3
 80021fa:	4809      	ldr	r0, [pc, #36]	@ (8002220 <readStepperPosTx+0x50>)
 80021fc:	f7ff ff74 	bl	80020e8 <getCheckSum>
 8002200:	4603      	mov	r3, r0
 8002202:	461a      	mov	r2, r3
 8002204:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <readStepperPosTx+0x50>)
 8002206:	70da      	strb	r2, [r3, #3]
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
 8002208:	f7ff ff64 	bl	80020d4 <MKS_BUS>
 800220c:	4603      	mov	r3, r0
 800220e:	2204      	movs	r2, #4
 8002210:	4903      	ldr	r1, [pc, #12]	@ (8002220 <readStepperPosTx+0x50>)
 8002212:	4618      	mov	r0, r3
 8002214:	f000 fca2 	bl	8002b5c <UartHAL_Send>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	200035e4 	.word	0x200035e4

08002224 <readStepperPos>:
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
}

uint8_t readStepperPos(uint8_t ID)
{
 8002224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002228:	b08e      	sub	sp, #56	@ 0x38
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]
    uint8_t Rx_total = UartHAL_RxAvailable(MKS_BUS());
 8002230:	f7ff ff50 	bl	80020d4 <MKS_BUS>
 8002234:	4603      	mov	r3, r0
 8002236:	4618      	mov	r0, r3
 8002238:	f000 fd70 	bl	8002d1c <UartHAL_RxAvailable>
 800223c:	4603      	mov	r3, r0
 800223e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (Rx_total < 10) return 0; // need at least 10 bytes
 8002242:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002246:	2b09      	cmp	r3, #9
 8002248:	d801      	bhi.n	800224e <readStepperPos+0x2a>
 800224a:	2300      	movs	r3, #0
 800224c:	e0d8      	b.n	8002400 <readStepperPos+0x1dc>
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
    uint8_t success_cnt = 0;
 800224e:	2300      	movs	r3, #0
 8002250:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buffer[10];
    uint16_t checksum = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	86bb      	strh	r3, [r7, #52]	@ 0x34

    for (uint8_t i = 0; i < Rx_total; i++) {
 8002258:	2300      	movs	r3, #0
 800225a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800225e:	e0c7      	b.n	80023f0 <readStepperPos+0x1cc>
        uint8_t temp = UartHAL_Read(MKS_BUS());
 8002260:	f7ff ff38 	bl	80020d4 <MKS_BUS>
 8002264:	4603      	mov	r3, r0
 8002266:	4618      	mov	r0, r3
 8002268:	f000 fc36 	bl	8002ad8 <UartHAL_Read>
 800226c:	4603      	mov	r3, r0
 800226e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        if (success_cnt == 0 && temp == 0xFB) {
 8002272:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10d      	bne.n	8002296 <readStepperPos+0x72>
 800227a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800227e:	2bfb      	cmp	r3, #251	@ 0xfb
 8002280:	d109      	bne.n	8002296 <readStepperPos+0x72>
            buffer[0] = temp;
 8002282:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002286:	753b      	strb	r3, [r7, #20]
            checksum = temp;
 8002288:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800228c:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt = 1;
 800228e:	2301      	movs	r3, #1
 8002290:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8002294:	e0a7      	b.n	80023e6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 1) {
 8002296:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800229a:	2b01      	cmp	r3, #1
 800229c:	d115      	bne.n	80022ca <readStepperPos+0xa6>
            buffer[1] = temp;
 800229e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80022a2:	757b      	strb	r3, [r7, #21]
            checksum += temp;
 80022a4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80022ac:	4413      	add	r3, r2
 80022ae:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != ID) { success_cnt = 0; continue; }
 80022b0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d003      	beq.n	80022c2 <readStepperPos+0x9e>
 80022ba:	2300      	movs	r3, #0
 80022bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80022c0:	e091      	b.n	80023e6 <readStepperPos+0x1c2>
            success_cnt = 2;
 80022c2:	2302      	movs	r3, #2
 80022c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 80022c8:	e08d      	b.n	80023e6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 2) {
 80022ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d114      	bne.n	80022fc <readStepperPos+0xd8>
            buffer[2] = temp;
 80022d2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80022d6:	75bb      	strb	r3, [r7, #22]
            checksum += temp;
 80022d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80022dc:	b29a      	uxth	r2, r3
 80022de:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80022e0:	4413      	add	r3, r2
 80022e2:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != 0x31) { success_cnt = 0; continue; }
 80022e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80022e8:	2b31      	cmp	r3, #49	@ 0x31
 80022ea:	d003      	beq.n	80022f4 <readStepperPos+0xd0>
 80022ec:	2300      	movs	r3, #0
 80022ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80022f2:	e078      	b.n	80023e6 <readStepperPos+0x1c2>
            success_cnt = 3;
 80022f4:	2303      	movs	r3, #3
 80022f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 80022fa:	e074      	b.n	80023e6 <readStepperPos+0x1c2>
        }
        if (success_cnt >= 3 && success_cnt < 9) {
 80022fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002300:	2b02      	cmp	r3, #2
 8002302:	d919      	bls.n	8002338 <readStepperPos+0x114>
 8002304:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002308:	2b08      	cmp	r3, #8
 800230a:	d815      	bhi.n	8002338 <readStepperPos+0x114>
            buffer[success_cnt] = temp;
 800230c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002310:	3330      	adds	r3, #48	@ 0x30
 8002312:	f107 0208 	add.w	r2, r7, #8
 8002316:	4413      	add	r3, r2
 8002318:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800231c:	f803 2c24 	strb.w	r2, [r3, #-36]
            checksum += temp;
 8002320:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002324:	b29a      	uxth	r2, r3
 8002326:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002328:	4413      	add	r3, r2
 800232a:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt++;
 800232c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002330:	3301      	adds	r3, #1
 8002332:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8002336:	e056      	b.n	80023e6 <readStepperPos+0x1c2>
        }
        if (success_cnt == 9) {
 8002338:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800233c:	2b09      	cmp	r3, #9
 800233e:	d152      	bne.n	80023e6 <readStepperPos+0x1c2>
            uint8_t receivedChecksum = temp;
 8002340:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002344:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            if ((checksum & 0xFF) == receivedChecksum) {
 8002348:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800234a:	b2da      	uxtb	r2, r3
 800234c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002350:	429a      	cmp	r2, r3
 8002352:	d145      	bne.n	80023e0 <readStepperPos+0x1bc>
                // --- Assemble full 48-bit signed position ---
                int64_t pos = 0;
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
 8002364:	e022      	b.n	80023ac <readStepperPos+0x188>
                    pos = (pos << 8) | buffer[3 + j];
 8002366:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	020b      	lsls	r3, r1, #8
 8002374:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002378:	0202      	lsls	r2, r0, #8
 800237a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800237c:	3103      	adds	r1, #3
 800237e:	3130      	adds	r1, #48	@ 0x30
 8002380:	f107 0008 	add.w	r0, r7, #8
 8002384:	4401      	add	r1, r0
 8002386:	f811 1c24 	ldrb.w	r1, [r1, #-36]
 800238a:	b2c9      	uxtb	r1, r1
 800238c:	2000      	movs	r0, #0
 800238e:	468a      	mov	sl, r1
 8002390:	4683      	mov	fp, r0
 8002392:	ea42 010a 	orr.w	r1, r2, sl
 8002396:	6039      	str	r1, [r7, #0]
 8002398:	ea43 030b 	orr.w	r3, r3, fp
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	3301      	adds	r3, #1
 80023aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ae:	2b05      	cmp	r3, #5
 80023b0:	ddd9      	ble.n	8002366 <readStepperPos+0x142>
                }
                if (pos & ((int64_t)1 << 47)) {
 80023b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023b6:	f04f 0800 	mov.w	r8, #0
 80023ba:	f403 4900 	and.w	r9, r3, #32768	@ 0x8000
 80023be:	ea58 0309 	orrs.w	r3, r8, r9
 80023c2:	d008      	beq.n	80023d6 <readStepperPos+0x1b2>
                    pos |= ~((int64_t)0xFFFFFFFFFFFF);
 80023c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023c8:	4614      	mov	r4, r2
 80023ca:	ea6f 4503 	mvn.w	r5, r3, lsl #16
 80023ce:	ea6f 4515 	mvn.w	r5, r5, lsr #16
 80023d2:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
                }
                stepper_pos = (int32_t)pos;
 80023d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d8:	4a0c      	ldr	r2, [pc, #48]	@ (800240c <readStepperPos+0x1e8>)
 80023da:	6013      	str	r3, [r2, #0]
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
                return 1; // success
 80023dc:	2301      	movs	r3, #1
 80023de:	e00f      	b.n	8002400 <readStepperPos+0x1dc>
            }
            success_cnt = 0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    for (uint8_t i = 0; i < Rx_total; i++) {
 80023e6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023ea:	3301      	adds	r3, #1
 80023ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80023f0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80023f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023f8:	429a      	cmp	r2, r3
 80023fa:	f4ff af31 	bcc.w	8002260 <readStepperPos+0x3c>
        }
    }
    return 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	4618      	mov	r0, r3
 8002402:	3738      	adds	r7, #56	@ 0x38
 8002404:	46bd      	mov	sp, r7
 8002406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800240a:	bf00      	nop
 800240c:	20003628 	.word	0x20003628

08002410 <motor_test>:
bool state = 0;
bool stepper_rx_check_start = false;
int32_t stepper_pos = 0;

void motor_test(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
    if (motor_flag)
 8002414:	4b14      	ldr	r3, [pc, #80]	@ (8002468 <motor_test+0x58>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d022      	beq.n	8002462 <motor_test+0x52>
    {
        motor_flag = false;
 800241c:	4b12      	ldr	r3, [pc, #72]	@ (8002468 <motor_test+0x58>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
        state ^= 1;
 8002422:	4b12      	ldr	r3, [pc, #72]	@ (800246c <motor_test+0x5c>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	bf14      	ite	ne
 8002430:	2301      	movne	r3, #1
 8002432:	2300      	moveq	r3, #0
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4b0d      	ldr	r3, [pc, #52]	@ (800246c <motor_test+0x5c>)
 8002438:	701a      	strb	r2, [r3, #0]
        if (state)
 800243a:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <motor_test+0x5c>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d008      	beq.n	8002454 <motor_test+0x44>
        {
            positionMode2Run(0x03, 1000, 150, 3100);
 8002442:	f640 431c 	movw	r3, #3100	@ 0xc1c
 8002446:	2296      	movs	r2, #150	@ 0x96
 8002448:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800244c:	2003      	movs	r0, #3
 800244e:	f7ff fe6d 	bl	800212c <positionMode2Run>
        else
        {
            positionMode2Run(0x03, 1000, 150, 100);
        }
    }
}
 8002452:	e006      	b.n	8002462 <motor_test+0x52>
            positionMode2Run(0x03, 1000, 150, 100);
 8002454:	2364      	movs	r3, #100	@ 0x64
 8002456:	2296      	movs	r2, #150	@ 0x96
 8002458:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800245c:	2003      	movs	r0, #3
 800245e:	f7ff fe65 	bl	800212c <positionMode2Run>
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200035ce 	.word	0x200035ce
 800246c:	20003624 	.word	0x20003624

08002470 <motor_read>:

void motor_read(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
    if (motor_read_flag && run_state)
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <motor_read+0x58>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00c      	beq.n	8002496 <motor_read+0x26>
 800247c:	4b13      	ldr	r3, [pc, #76]	@ (80024cc <motor_read+0x5c>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d008      	beq.n	8002496 <motor_read+0x26>
    {
        motor_read_flag = false;
 8002484:	4b10      	ldr	r3, [pc, #64]	@ (80024c8 <motor_read+0x58>)
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]
        readStepperPosTx(0x03);
 800248a:	2003      	movs	r0, #3
 800248c:	f7ff fea0 	bl	80021d0 <readStepperPosTx>
        stepper_rx_check_start = true;
 8002490:	4b0f      	ldr	r3, [pc, #60]	@ (80024d0 <motor_read+0x60>)
 8002492:	2201      	movs	r2, #1
 8002494:	701a      	strb	r2, [r3, #0]
    }
    if (stepper_rx_check_flag && stepper_rx_check_start)
 8002496:	4b0f      	ldr	r3, [pc, #60]	@ (80024d4 <motor_read+0x64>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d011      	beq.n	80024c2 <motor_read+0x52>
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <motor_read+0x60>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00d      	beq.n	80024c2 <motor_read+0x52>
    {
        stepper_rx_check_flag = false;
 80024a6:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <motor_read+0x64>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_start = !readStepperPos(0x03);
 80024ac:	2003      	movs	r0, #3
 80024ae:	f7ff feb9 	bl	8002224 <readStepperPos>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bf0c      	ite	eq
 80024b8:	2301      	moveq	r3, #1
 80024ba:	2300      	movne	r3, #0
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	4b04      	ldr	r3, [pc, #16]	@ (80024d0 <motor_read+0x60>)
 80024c0:	701a      	strb	r2, [r3, #0]
    }
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	200035cf 	.word	0x200035cf
 80024cc:	20000000 	.word	0x20000000
 80024d0:	20003625 	.word	0x20003625
 80024d4:	200035d0 	.word	0x200035d0

080024d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <HAL_MspInit+0x5c>)
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	4a14      	ldr	r2, [pc, #80]	@ (8002534 <HAL_MspInit+0x5c>)
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	6193      	str	r3, [r2, #24]
 80024ea:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <HAL_MspInit+0x5c>)
 80024ec:	699b      	ldr	r3, [r3, #24]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
 80024f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <HAL_MspInit+0x5c>)
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002534 <HAL_MspInit+0x5c>)
 80024fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002500:	61d3      	str	r3, [r2, #28]
 8002502:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <HAL_MspInit+0x5c>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_MspInit+0x60>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	4a04      	ldr	r2, [pc, #16]	@ (8002538 <HAL_MspInit+0x60>)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	40021000 	.word	0x40021000
 8002538:	40010000 	.word	0x40010000

0800253c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <NMI_Handler+0x4>

08002544 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002548:	bf00      	nop
 800254a:	e7fd      	b.n	8002548 <HardFault_Handler+0x4>

0800254c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002550:	bf00      	nop
 8002552:	e7fd      	b.n	8002550 <MemManage_Handler+0x4>

08002554 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002558:	bf00      	nop
 800255a:	e7fd      	b.n	8002558 <BusFault_Handler+0x4>

0800255c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <UsageFault_Handler+0x4>

08002564 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800258c:	f000 fe0a 	bl	80031a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}

08002594 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800259a:	f001 fb72 	bl	8003c82 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20005c94 	.word	0x20005c94

080025a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <TIM3_IRQHandler+0x10>)
 80025ae:	f003 ffa7 	bl	8006500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20003674 	.word	0x20003674

080025bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    UartHAL_IRQHandler(USART2);
 80025c0:	4803      	ldr	r0, [pc, #12]	@ (80025d0 <USART2_IRQHandler+0x14>)
 80025c2:	f000 fb30 	bl	8002c26 <UartHAL_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025c6:	4803      	ldr	r0, [pc, #12]	@ (80025d4 <USART2_IRQHandler+0x18>)
 80025c8:	f004 ff9e 	bl	8007508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40004400 	.word	0x40004400
 80025d4:	20004f34 	.word	0x20004f34

080025d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    UartHAL_IRQHandler(USART3);
 80025dc:	4803      	ldr	r0, [pc, #12]	@ (80025ec <USART3_IRQHandler+0x14>)
 80025de:	f000 fb22 	bl	8002c26 <UartHAL_IRQHandler>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025e2:	4803      	ldr	r0, [pc, #12]	@ (80025f0 <USART3_IRQHandler+0x18>)
 80025e4:	f004 ff90 	bl	8007508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40004800 	.word	0x40004800
 80025f0:	20004f7c 	.word	0x20004f7c

080025f4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <TIM6_IRQHandler+0x10>)
 80025fa:	f003 ff81 	bl	8006500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	200036bc 	.word	0x200036bc

08002608 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr

08002614 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08e      	sub	sp, #56	@ 0x38
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800261a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002628:	f107 0320 	add.w	r3, r7, #32
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002632:	1d3b      	adds	r3, r7, #4
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	609a      	str	r2, [r3, #8]
 800263c:	60da      	str	r2, [r3, #12]
 800263e:	611a      	str	r2, [r3, #16]
 8002640:	615a      	str	r2, [r3, #20]
 8002642:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002644:	4b2c      	ldr	r3, [pc, #176]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002646:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800264a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800264c:	4b2a      	ldr	r3, [pc, #168]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 800264e:	2247      	movs	r2, #71	@ 0x47
 8002650:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002652:	4b29      	ldr	r3, [pc, #164]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002654:	2200      	movs	r2, #0
 8002656:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8002658:	4b27      	ldr	r3, [pc, #156]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 800265a:	2231      	movs	r2, #49	@ 0x31
 800265c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800265e:	4b26      	ldr	r3, [pc, #152]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002660:	2200      	movs	r2, #0
 8002662:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002664:	4b24      	ldr	r3, [pc, #144]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002666:	2280      	movs	r2, #128	@ 0x80
 8002668:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800266a:	4823      	ldr	r0, [pc, #140]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 800266c:	f003 fc14 	bl	8005e98 <HAL_TIM_Base_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8002676:	f7ff fd27 	bl	80020c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800267a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800267e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002680:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002684:	4619      	mov	r1, r3
 8002686:	481c      	ldr	r0, [pc, #112]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002688:	f004 f988 	bl	800699c <HAL_TIM_ConfigClockSource>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8002692:	f7ff fd19 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002696:	4818      	ldr	r0, [pc, #96]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 8002698:	f003 fcae 	bl	8005ff8 <HAL_TIM_PWM_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80026a2:	f7ff fd11 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026aa:	2300      	movs	r3, #0
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026ae:	f107 0320 	add.w	r3, r7, #32
 80026b2:	4619      	mov	r1, r3
 80026b4:	4810      	ldr	r0, [pc, #64]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 80026b6:	f004 fe59 	bl	800736c <HAL_TIMEx_MasterConfigSynchronization>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80026c0:	f7ff fd02 	bl	80020c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026c4:	2360      	movs	r3, #96	@ 0x60
 80026c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026d4:	1d3b      	adds	r3, r7, #4
 80026d6:	2200      	movs	r2, #0
 80026d8:	4619      	mov	r1, r3
 80026da:	4807      	ldr	r0, [pc, #28]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 80026dc:	f004 f89c 	bl	8006818 <HAL_TIM_PWM_ConfigChannel>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80026e6:	f7ff fcef 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026ea:	4803      	ldr	r0, [pc, #12]	@ (80026f8 <MX_TIM2_Init+0xe4>)
 80026ec:	f000 f91e 	bl	800292c <HAL_TIM_MspPostInit>

}
 80026f0:	bf00      	nop
 80026f2:	3738      	adds	r7, #56	@ 0x38
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	2000362c 	.word	0x2000362c

080026fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	@ 0x28
 8002700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002702:	f107 0318 	add.w	r3, r7, #24
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002710:	f107 0310 	add.w	r3, r7, #16
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800271a:	463b      	mov	r3, r7
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002726:	4b2b      	ldr	r3, [pc, #172]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 8002728:	4a2b      	ldr	r2, [pc, #172]	@ (80027d8 <MX_TIM3_Init+0xdc>)
 800272a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800272c:	4b29      	ldr	r3, [pc, #164]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 800272e:	2247      	movs	r2, #71	@ 0x47
 8002730:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b28      	ldr	r3, [pc, #160]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002738:	4b26      	ldr	r3, [pc, #152]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 800273a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800273e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002740:	4b24      	ldr	r3, [pc, #144]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002746:	4b23      	ldr	r3, [pc, #140]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800274c:	4821      	ldr	r0, [pc, #132]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 800274e:	f003 fba3 	bl	8005e98 <HAL_TIM_Base_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002758:	f7ff fcb6 	bl	80020c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800275c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002760:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002762:	f107 0318 	add.w	r3, r7, #24
 8002766:	4619      	mov	r1, r3
 8002768:	481a      	ldr	r0, [pc, #104]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 800276a:	f004 f917 	bl	800699c <HAL_TIM_ConfigClockSource>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002774:	f7ff fca8 	bl	80020c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002778:	4816      	ldr	r0, [pc, #88]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 800277a:	f003 fd4f 	bl	800621c <HAL_TIM_IC_Init>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002784:	f7ff fca0 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002788:	2300      	movs	r3, #0
 800278a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002790:	f107 0310 	add.w	r3, r7, #16
 8002794:	4619      	mov	r1, r3
 8002796:	480f      	ldr	r0, [pc, #60]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 8002798:	f004 fde8 	bl	800736c <HAL_TIMEx_MasterConfigSynchronization>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80027a2:	f7ff fc91 	bl	80020c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027a6:	2300      	movs	r3, #0
 80027a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027aa:	2301      	movs	r3, #1
 80027ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027ae:	2300      	movs	r3, #0
 80027b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027b6:	463b      	mov	r3, r7
 80027b8:	2200      	movs	r2, #0
 80027ba:	4619      	mov	r1, r3
 80027bc:	4805      	ldr	r0, [pc, #20]	@ (80027d4 <MX_TIM3_Init+0xd8>)
 80027be:	f003 ff8f 	bl	80066e0 <HAL_TIM_IC_ConfigChannel>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80027c8:	f7ff fc7e 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027cc:	bf00      	nop
 80027ce:	3728      	adds	r7, #40	@ 0x28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20003674 	.word	0x20003674
 80027d8:	40000400 	.word	0x40000400

080027dc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e2:	463b      	mov	r3, r7
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80027ea:	4b14      	ldr	r3, [pc, #80]	@ (800283c <MX_TIM6_Init+0x60>)
 80027ec:	4a14      	ldr	r2, [pc, #80]	@ (8002840 <MX_TIM6_Init+0x64>)
 80027ee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 80027f0:	4b12      	ldr	r3, [pc, #72]	@ (800283c <MX_TIM6_Init+0x60>)
 80027f2:	2247      	movs	r2, #71	@ 0x47
 80027f4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f6:	4b11      	ldr	r3, [pc, #68]	@ (800283c <MX_TIM6_Init+0x60>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 80027fc:	4b0f      	ldr	r3, [pc, #60]	@ (800283c <MX_TIM6_Init+0x60>)
 80027fe:	2263      	movs	r2, #99	@ 0x63
 8002800:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <MX_TIM6_Init+0x60>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002808:	480c      	ldr	r0, [pc, #48]	@ (800283c <MX_TIM6_Init+0x60>)
 800280a:	f003 fb45 	bl	8005e98 <HAL_TIM_Base_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8002814:	f7ff fc58 	bl	80020c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002818:	2300      	movs	r3, #0
 800281a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800281c:	2300      	movs	r3, #0
 800281e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002820:	463b      	mov	r3, r7
 8002822:	4619      	mov	r1, r3
 8002824:	4805      	ldr	r0, [pc, #20]	@ (800283c <MX_TIM6_Init+0x60>)
 8002826:	f004 fda1 	bl	800736c <HAL_TIMEx_MasterConfigSynchronization>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002830:	f7ff fc4a 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	200036bc 	.word	0x200036bc
 8002840:	40001000 	.word	0x40001000

08002844 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	@ 0x28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 0318 	add.w	r3, r7, #24
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002862:	d10c      	bne.n	800287e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002864:	4b2d      	ldr	r3, [pc, #180]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	4a2c      	ldr	r2, [pc, #176]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	61d3      	str	r3, [r2, #28]
 8002870:	4b2a      	ldr	r3, [pc, #168]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 8002872:	69db      	ldr	r3, [r3, #28]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800287c:	e04a      	b.n	8002914 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a27      	ldr	r2, [pc, #156]	@ (8002920 <HAL_TIM_Base_MspInit+0xdc>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d12c      	bne.n	80028e2 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002888:	4b24      	ldr	r3, [pc, #144]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	4a23      	ldr	r2, [pc, #140]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 800288e:	f043 0302 	orr.w	r3, r3, #2
 8002892:	61d3      	str	r3, [r2, #28]
 8002894:	4b21      	ldr	r3, [pc, #132]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a0:	4b1e      	ldr	r3, [pc, #120]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	4a1d      	ldr	r2, [pc, #116]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028a6:	f043 0304 	orr.w	r3, r3, #4
 80028aa:	6193      	str	r3, [r2, #24]
 80028ac:	4b1b      	ldr	r3, [pc, #108]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028b8:	2340      	movs	r3, #64	@ 0x40
 80028ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028bc:	2300      	movs	r3, #0
 80028be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c4:	f107 0318 	add.w	r3, r7, #24
 80028c8:	4619      	mov	r1, r3
 80028ca:	4816      	ldr	r0, [pc, #88]	@ (8002924 <HAL_TIM_Base_MspInit+0xe0>)
 80028cc:	f000 fefa 	bl	80036c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80028d0:	2200      	movs	r2, #0
 80028d2:	2103      	movs	r1, #3
 80028d4:	201d      	movs	r0, #29
 80028d6:	f000 fd7c 	bl	80033d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028da:	201d      	movs	r0, #29
 80028dc:	f000 fd95 	bl	800340a <HAL_NVIC_EnableIRQ>
}
 80028e0:	e018      	b.n	8002914 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM6)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a10      	ldr	r2, [pc, #64]	@ (8002928 <HAL_TIM_Base_MspInit+0xe4>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d113      	bne.n	8002914 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	4a0a      	ldr	r2, [pc, #40]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028f2:	f043 0310 	orr.w	r3, r3, #16
 80028f6:	61d3      	str	r3, [r2, #28]
 80028f8:	4b08      	ldr	r3, [pc, #32]	@ (800291c <HAL_TIM_Base_MspInit+0xd8>)
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	f003 0310 	and.w	r3, r3, #16
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002904:	2200      	movs	r2, #0
 8002906:	2100      	movs	r1, #0
 8002908:	2036      	movs	r0, #54	@ 0x36
 800290a:	f000 fd62 	bl	80033d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800290e:	2036      	movs	r0, #54	@ 0x36
 8002910:	f000 fd7b 	bl	800340a <HAL_NVIC_EnableIRQ>
}
 8002914:	bf00      	nop
 8002916:	3728      	adds	r7, #40	@ 0x28
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40021000 	.word	0x40021000
 8002920:	40000400 	.word	0x40000400
 8002924:	40010800 	.word	0x40010800
 8002928:	40001000 	.word	0x40001000

0800292c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b088      	sub	sp, #32
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002934:	f107 030c 	add.w	r3, r7, #12
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800294a:	d12a      	bne.n	80029a2 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294c:	4b17      	ldr	r3, [pc, #92]	@ (80029ac <HAL_TIM_MspPostInit+0x80>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	4a16      	ldr	r2, [pc, #88]	@ (80029ac <HAL_TIM_MspPostInit+0x80>)
 8002952:	f043 0304 	orr.w	r3, r3, #4
 8002956:	6193      	str	r3, [r2, #24]
 8002958:	4b14      	ldr	r3, [pc, #80]	@ (80029ac <HAL_TIM_MspPostInit+0x80>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002964:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296a:	2302      	movs	r3, #2
 800296c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296e:	2302      	movs	r3, #2
 8002970:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002972:	f107 030c 	add.w	r3, r7, #12
 8002976:	4619      	mov	r1, r3
 8002978:	480d      	ldr	r0, [pc, #52]	@ (80029b0 <HAL_TIM_MspPostInit+0x84>)
 800297a:	f000 fea3 	bl	80036c4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800297e:	4b0d      	ldr	r3, [pc, #52]	@ (80029b4 <HAL_TIM_MspPostInit+0x88>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	61fb      	str	r3, [r7, #28]
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800298a:	61fb      	str	r3, [r7, #28]
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	4a05      	ldr	r2, [pc, #20]	@ (80029b4 <HAL_TIM_MspPostInit+0x88>)
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80029a2:	bf00      	nop
 80029a4:	3720      	adds	r7, #32
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	40010800 	.word	0x40010800
 80029b4:	40010000 	.word	0x40010000

080029b8 <_get_port>:
    uint8_t attached;
} UartHAL_Port;

static UartHAL_Port _ports[3];  // support USART1/2/3

static inline UartHAL_Port* _get_port(USART_TypeDef *inst) {
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
    if (inst == USART1) return &_ports[0];
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a0b      	ldr	r2, [pc, #44]	@ (80029f0 <_get_port+0x38>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d101      	bne.n	80029cc <_get_port+0x14>
 80029c8:	4b0a      	ldr	r3, [pc, #40]	@ (80029f4 <_get_port+0x3c>)
 80029ca:	e00c      	b.n	80029e6 <_get_port+0x2e>
    if (inst == USART2) return &_ports[1];
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a0a      	ldr	r2, [pc, #40]	@ (80029f8 <_get_port+0x40>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d101      	bne.n	80029d8 <_get_port+0x20>
 80029d4:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <_get_port+0x44>)
 80029d6:	e006      	b.n	80029e6 <_get_port+0x2e>
    if (inst == USART3) return &_ports[2];
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a09      	ldr	r2, [pc, #36]	@ (8002a00 <_get_port+0x48>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d101      	bne.n	80029e4 <_get_port+0x2c>
 80029e0:	4b08      	ldr	r3, [pc, #32]	@ (8002a04 <_get_port+0x4c>)
 80029e2:	e000      	b.n	80029e6 <_get_port+0x2e>
    return NULL;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	40013800 	.word	0x40013800
 80029f4:	20003704 	.word	0x20003704
 80029f8:	40004400 	.word	0x40004400
 80029fc:	20003f14 	.word	0x20003f14
 8002a00:	40004800 	.word	0x40004800
 8002a04:	20004724 	.word	0x20004724

08002a08 <_nxt>:

static inline uint16_t _nxt(uint16_t i, uint16_t mod) { return (uint16_t)((i + 1u) % mod); }
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	460a      	mov	r2, r1
 8002a12:	80fb      	strh	r3, [r7, #6]
 8002a14:	4613      	mov	r3, r2
 8002a16:	80bb      	strh	r3, [r7, #4]
 8002a18:	88fb      	ldrh	r3, [r7, #6]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	88ba      	ldrh	r2, [r7, #4]
 8002a1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002a22:	fb01 f202 	mul.w	r2, r1, r2
 8002a26:	1a9b      	subs	r3, r3, r2
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <UartHAL_Attach>:

void UartHAL_Attach(USART_TypeDef *inst) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ffbb 	bl	80029b8 <_get_port>
 8002a42:	60f8      	str	r0, [r7, #12]
    if (!p) return;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d021      	beq.n	8002a8e <UartHAL_Attach+0x5a>
    p->inst = inst;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	601a      	str	r2, [r3, #0]
    p->rx_head = p->rx_tail = 0;
 8002a50:	2100      	movs	r1, #0
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	460a      	mov	r2, r1
 8002a56:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	460a      	mov	r2, r1
 8002a5e:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    p->tx_head = p->tx_tail = 0;
 8002a62:	2100      	movs	r1, #0
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	460a      	mov	r2, r1
 8002a68:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	460a      	mov	r2, r1
 8002a70:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    p->attached = 1u;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 280c 	strb.w	r2, [r3, #2060]	@ 0x80c

    // Enable RXNE interrupt so RX is always captured
    // (CubeMX already enabled clocks/GPIO/IRQ; MX_USARTx_Init called before.)
    p->inst->CR1 |= USART_CR1_RXNEIE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68da      	ldr	r2, [r3, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 0220 	orr.w	r2, r2, #32
 8002a8a:	60da      	str	r2, [r3, #12]
 8002a8c:	e000      	b.n	8002a90 <UartHAL_Attach+0x5c>
    if (!p) return;
 8002a8e:	bf00      	nop
}
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <UartHAL_FlushRx>:
    if (!p || !p->attached) return;
    if (enable) p->inst->CR1 |= USART_CR1_RXNEIE;
    else        p->inst->CR1 &= ~USART_CR1_RXNEIE;
}

void UartHAL_FlushRx(USART_TypeDef *inst) {
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff8a 	bl	80029b8 <_get_port>
 8002aa4:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d011      	beq.n	8002ad0 <UartHAL_FlushRx+0x3a>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <UartHAL_FlushRx+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002ab6:	b672      	cpsid	i
}
 8002ab8:	bf00      	nop
    __disable_irq();
    p->rx_head = p->rx_tail = 0;
 8002aba:	2100      	movs	r1, #0
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	460a      	mov	r2, r1
 8002ac0:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	460a      	mov	r2, r1
 8002ac8:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
  __ASM volatile ("cpsie i" : : : "memory");
 8002acc:	b662      	cpsie	i
}
 8002ace:	e000      	b.n	8002ad2 <UartHAL_FlushRx+0x3c>
    if (!p || !p->attached) return;
 8002ad0:	bf00      	nop
    __enable_irq();
}
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <UartHAL_Read>:

int16_t UartHAL_Read(USART_TypeDef *inst) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ff69 	bl	80029b8 <_get_port>
 8002ae6:	60b8      	str	r0, [r7, #8]
    if (!p || !p->attached) return -1;
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d004      	beq.n	8002af8 <UartHAL_Read+0x20>
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d102      	bne.n	8002afe <UartHAL_Read+0x26>
 8002af8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002afc:	e02a      	b.n	8002b54 <UartHAL_Read+0x7c>
    int16_t out = -1;
 8002afe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b02:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b04:	b672      	cpsid	i
}
 8002b06:	bf00      	nop
    __disable_irq();
    if (p->rx_head != p->rx_tail) {
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d017      	beq.n	8002b4c <UartHAL_Read+0x74>
        out = p->rx[p->rx_tail];
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	461a      	mov	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	4413      	add	r3, r2
 8002b2a:	791b      	ldrb	r3, [r3, #4]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	81fb      	strh	r3, [r7, #14]
        p->rx_tail = _nxt(p->rx_tail, UART_HAL_RX_SZ);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ff63 	bl	8002a08 <_nxt>
 8002b42:	4603      	mov	r3, r0
 8002b44:	461a      	mov	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
  __ASM volatile ("cpsie i" : : : "memory");
 8002b4c:	b662      	cpsie	i
}
 8002b4e:	bf00      	nop
    }
    __enable_irq();
    return out;
 8002b50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <UartHAL_Send>:

uint16_t UartHAL_Send(USART_TypeDef *inst, const uint8_t *buf, uint16_t len) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b088      	sub	sp, #32
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	4613      	mov	r3, r2
 8002b68:	80fb      	strh	r3, [r7, #6]
    UartHAL_Port *p = _get_port(inst);
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f7ff ff24 	bl	80029b8 <_get_port>
 8002b70:	61b8      	str	r0, [r7, #24]
    if (!p || !p->attached || !buf || !len) return 0;
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <UartHAL_Send+0x32>
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d005      	beq.n	8002b8e <UartHAL_Send+0x32>
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d002      	beq.n	8002b8e <UartHAL_Send+0x32>
 8002b88:	88fb      	ldrh	r3, [r7, #6]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <UartHAL_Send+0x36>
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e045      	b.n	8002c1e <UartHAL_Send+0xc2>

    uint16_t accepted = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	83fb      	strh	r3, [r7, #30]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b96:	b672      	cpsid	i
}
 8002b98:	bf00      	nop
    __disable_irq();
    for (; accepted < len; ++accepted) {
 8002b9a:	e025      	b.n	8002be8 <UartHAL_Send+0x8c>
        uint16_t n = _nxt(p->tx_head, UART_HAL_TX_SZ);
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff2d 	bl	8002a08 <_nxt>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	82fb      	strh	r3, [r7, #22]
        if (n == p->tx_tail) break; // full
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	8afa      	ldrh	r2, [r7, #22]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d018      	beq.n	8002bf2 <UartHAL_Send+0x96>
        p->tx[p->tx_head] = buf[accepted];
 8002bc0:	8bfb      	ldrh	r3, [r7, #30]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	f8b2 2808 	ldrh.w	r2, [r2, #2056]	@ 0x808
 8002bcc:	b292      	uxth	r2, r2
 8002bce:	4611      	mov	r1, r2
 8002bd0:	781a      	ldrb	r2, [r3, #0]
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	440b      	add	r3, r1
 8002bd6:	f883 2408 	strb.w	r2, [r3, #1032]	@ 0x408
        p->tx_head = n;
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	8afa      	ldrh	r2, [r7, #22]
 8002bde:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    for (; accepted < len; ++accepted) {
 8002be2:	8bfb      	ldrh	r3, [r7, #30]
 8002be4:	3301      	adds	r3, #1
 8002be6:	83fb      	strh	r3, [r7, #30]
 8002be8:	8bfa      	ldrh	r2, [r7, #30]
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d3d5      	bcc.n	8002b9c <UartHAL_Send+0x40>
 8002bf0:	e000      	b.n	8002bf4 <UartHAL_Send+0x98>
        if (n == p->tx_tail) break; // full
 8002bf2:	bf00      	nop
    }
    // Kick TXE interrupt to start draining
    if (p->tx_head != p->tx_tail) {
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d007      	beq.n	8002c18 <UartHAL_Send+0xbc>
        p->inst->CR1 |= USART_CR1_TXEIE;
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c16:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c18:	b662      	cpsie	i
}
 8002c1a:	bf00      	nop
    }
    __enable_irq();
    return accepted;
 8002c1c:	8bfb      	ldrh	r3, [r7, #30]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <UartHAL_IRQHandler>:

void UartHAL_IRQHandler(USART_TypeDef *inst) {
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b086      	sub	sp, #24
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff fec2 	bl	80029b8 <_get_port>
 8002c34:	6178      	str	r0, [r7, #20]
    if (!p || !p->attached) return;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d06b      	beq.n	8002d14 <UartHAL_IRQHandler+0xee>
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d066      	beq.n	8002d14 <UartHAL_IRQHandler+0xee>

    uint32_t sr = p->inst->SR;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	613b      	str	r3, [r7, #16]

    // RXNE: data available
    if (sr & USART_SR_RXNE) {
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f003 0320 	and.w	r3, r3, #32
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d022      	beq.n	8002c9e <UartHAL_IRQHandler+0x78>
        uint8_t b = (uint8_t)p->inst->DR; // read DR clears RXNE
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	73fb      	strb	r3, [r7, #15]
        uint16_t n = _nxt(p->rx_head, UART_HAL_RX_SZ);
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fecb 	bl	8002a08 <_nxt>
 8002c72:	4603      	mov	r3, r0
 8002c74:	81bb      	strh	r3, [r7, #12]
        if (n != p->rx_tail) {
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	89ba      	ldrh	r2, [r7, #12]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d00c      	beq.n	8002c9e <UartHAL_IRQHandler+0x78>
            p->rx[p->rx_head] = b;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	4413      	add	r3, r2
 8002c92:	7bfa      	ldrb	r2, [r7, #15]
 8002c94:	711a      	strb	r2, [r3, #4]
            p->rx_head = n;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	89ba      	ldrh	r2, [r7, #12]
 8002c9a:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            // overflow -> drop byte
        }
    }

    // TXE: data register empty -> send next if any
    if ((p->inst->CR1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d034      	beq.n	8002d16 <UartHAL_IRQHandler+0xf0>
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d02f      	beq.n	8002d16 <UartHAL_IRQHandler+0xf0>
        if (p->tx_tail != p->tx_head) {
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d01b      	beq.n	8002d02 <UartHAL_IRQHandler+0xdc>
            p->inst->DR = p->tx[p->tx_tail];
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	f893 3408 	ldrb.w	r3, [r3, #1032]	@ 0x408
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]
            p->tx_tail = _nxt(p->tx_tail, UART_HAL_TX_SZ);
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff fe89 	bl	8002a08 <_nxt>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 8002d00:	e009      	b.n	8002d16 <UartHAL_IRQHandler+0xf0>
        } else {
            // nothing to send -> disable TXE interrupt
            p->inst->CR1 &= ~USART_CR1_TXEIE;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	e000      	b.n	8002d16 <UartHAL_IRQHandler+0xf0>
    if (!p || !p->attached) return;
 8002d14:	bf00      	nop
        }
    }

    // Optional: handle ORE by reading DR if needed; RXNE path already reads DR.
    // if (sr & USART_SR_ORE) { volatile uint8_t dummy = p->inst->DR; (void)dummy; }
}
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <UartHAL_RxAvailable>:

// Add to uart_hal.c
uint16_t UartHAL_RxAvailable(USART_TypeDef *inst)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff fe47 	bl	80029b8 <_get_port>
 8002d2a:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return 0;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d004      	beq.n	8002d3c <UartHAL_RxAvailable+0x20>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <UartHAL_RxAvailable+0x24>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	e027      	b.n	8002d90 <UartHAL_RxAvailable+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 8002d40:	b672      	cpsid	i
}
 8002d42:	bf00      	nop
    
    __disable_irq();
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d30a      	bcc.n	8002d6e <UartHAL_RxAvailable+0x52>
                       (p->rx_head - p->rx_tail) : 
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002d66:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	e00c      	b.n	8002d88 <UartHAL_RxAvailable+0x6c>
                       (UART_HAL_RX_SZ - p->rx_tail + p->rx_head);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002d82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	817b      	strh	r3, [r7, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d8a:	b662      	cpsie	i
}
 8002d8c:	bf00      	nop
    __enable_irq();
    
    return available;
 8002d8e:	897b      	ldrh	r3, [r7, #10]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d9c:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002d9e:	4a13      	ldr	r2, [pc, #76]	@ (8002dec <MX_USART2_UART_Init+0x54>)
 8002da0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8002da2:	4b11      	ldr	r3, [pc, #68]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002da4:	4a12      	ldr	r2, [pc, #72]	@ (8002df0 <MX_USART2_UART_Init+0x58>)
 8002da6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002da8:	4b0f      	ldr	r3, [pc, #60]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dae:	4b0e      	ldr	r3, [pc, #56]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002db4:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002dba:	4b0b      	ldr	r3, [pc, #44]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002dbc:	220c      	movs	r2, #12
 8002dbe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dc0:	4b09      	ldr	r3, [pc, #36]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dc6:	4b08      	ldr	r3, [pc, #32]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002dcc:	4806      	ldr	r0, [pc, #24]	@ (8002de8 <MX_USART2_UART_Init+0x50>)
 8002dce:	f004 fb4b 	bl	8007468 <HAL_UART_Init>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8002dd8:	f7ff f976 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
    UartHAL_Attach(USART2);
 8002ddc:	4803      	ldr	r0, [pc, #12]	@ (8002dec <MX_USART2_UART_Init+0x54>)
 8002dde:	f7ff fe29 	bl	8002a34 <UartHAL_Attach>
  /* USER CODE END USART2_Init 2 */

}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20004f34 	.word	0x20004f34
 8002dec:	40004400 	.word	0x40004400
 8002df0:	000f4240 	.word	0x000f4240

08002df4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002df8:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002dfa:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <MX_USART3_UART_Init+0x54>)
 8002dfc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 256000;
 8002dfe:	4b11      	ldr	r3, [pc, #68]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e00:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002e04:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e06:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e12:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e18:	4b0a      	ldr	r3, [pc, #40]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e1a:	220c      	movs	r2, #12
 8002e1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e1e:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e24:	4b07      	ldr	r3, [pc, #28]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e2a:	4806      	ldr	r0, [pc, #24]	@ (8002e44 <MX_USART3_UART_Init+0x50>)
 8002e2c:	f004 fb1c 	bl	8007468 <HAL_UART_Init>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e36:	f7ff f947 	bl	80020c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
    UartHAL_Attach(USART3);
 8002e3a:	4803      	ldr	r0, [pc, #12]	@ (8002e48 <MX_USART3_UART_Init+0x54>)
 8002e3c:	f7ff fdfa 	bl	8002a34 <UartHAL_Attach>
  /* USER CODE END USART3_Init 2 */

}
 8002e40:	bf00      	nop
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20004f7c 	.word	0x20004f7c
 8002e48:	40004800 	.word	0x40004800

08002e4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	@ 0x28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e54:	f107 0318 	add.w	r3, r7, #24
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	605a      	str	r2, [r3, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
 8002e60:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a3f      	ldr	r2, [pc, #252]	@ (8002f64 <HAL_UART_MspInit+0x118>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d138      	bne.n	8002ede <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	4a3d      	ldr	r2, [pc, #244]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e76:	61d3      	str	r3, [r2, #28]
 8002e78:	4b3b      	ldr	r3, [pc, #236]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e80:	617b      	str	r3, [r7, #20]
 8002e82:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e84:	4b38      	ldr	r3, [pc, #224]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	4a37      	ldr	r2, [pc, #220]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e8a:	f043 0304 	orr.w	r3, r3, #4
 8002e8e:	6193      	str	r3, [r2, #24]
 8002e90:	4b35      	ldr	r3, [pc, #212]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	613b      	str	r3, [r7, #16]
 8002e9a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e9c:	2304      	movs	r3, #4
 8002e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea8:	f107 0318 	add.w	r3, r7, #24
 8002eac:	4619      	mov	r1, r3
 8002eae:	482f      	ldr	r0, [pc, #188]	@ (8002f6c <HAL_UART_MspInit+0x120>)
 8002eb0:	f000 fc08 	bl	80036c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002eb4:	2308      	movs	r3, #8
 8002eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec0:	f107 0318 	add.w	r3, r7, #24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4829      	ldr	r0, [pc, #164]	@ (8002f6c <HAL_UART_MspInit+0x120>)
 8002ec8:	f000 fbfc 	bl	80036c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	2102      	movs	r1, #2
 8002ed0:	2026      	movs	r0, #38	@ 0x26
 8002ed2:	f000 fa7e 	bl	80033d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ed6:	2026      	movs	r0, #38	@ 0x26
 8002ed8:	f000 fa97 	bl	800340a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002edc:	e03e      	b.n	8002f5c <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART3)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a23      	ldr	r2, [pc, #140]	@ (8002f70 <HAL_UART_MspInit+0x124>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d139      	bne.n	8002f5c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	4a1e      	ldr	r2, [pc, #120]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002eee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ef2:	61d3      	str	r3, [r2, #28]
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f00:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	4a18      	ldr	r2, [pc, #96]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002f06:	f043 0308 	orr.w	r3, r3, #8
 8002f0a:	6193      	str	r3, [r2, #24]
 8002f0c:	4b16      	ldr	r3, [pc, #88]	@ (8002f68 <HAL_UART_MspInit+0x11c>)
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1e:	2302      	movs	r3, #2
 8002f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f26:	f107 0318 	add.w	r3, r7, #24
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4811      	ldr	r0, [pc, #68]	@ (8002f74 <HAL_UART_MspInit+0x128>)
 8002f2e:	f000 fbc9 	bl	80036c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f40:	f107 0318 	add.w	r3, r7, #24
 8002f44:	4619      	mov	r1, r3
 8002f46:	480b      	ldr	r0, [pc, #44]	@ (8002f74 <HAL_UART_MspInit+0x128>)
 8002f48:	f000 fbbc 	bl	80036c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2101      	movs	r1, #1
 8002f50:	2027      	movs	r0, #39	@ 0x27
 8002f52:	f000 fa3e 	bl	80033d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f56:	2027      	movs	r0, #39	@ 0x27
 8002f58:	f000 fa57 	bl	800340a <HAL_NVIC_EnableIRQ>
}
 8002f5c:	bf00      	nop
 8002f5e:	3728      	adds	r7, #40	@ 0x28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40004400 	.word	0x40004400
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40010800 	.word	0x40010800
 8002f70:	40004800 	.word	0x40004800
 8002f74:	40010c00 	.word	0x40010c00

08002f78 <USB_serial_send_debug>:
#include "config.h"
#include "flow_lut.h"

int8_t usb_serial_flag;

void USB_serial_send_debug() {
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b0a2      	sub	sp, #136	@ 0x88
 8002f7c:	af04      	add	r7, sp, #16
    if (stream_enabled) {
 8002f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800302c <USB_serial_send_debug+0xb4>)
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d042      	beq.n	800300e <USB_serial_send_debug+0x96>
        if (usb_serial_flag) {
 8002f88:	4b29      	ldr	r3, [pc, #164]	@ (8003030 <USB_serial_send_debug+0xb8>)
 8002f8a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d03d      	beq.n	800300e <USB_serial_send_debug+0x96>

            usb_serial_flag = 0;
 8002f92:	4b27      	ldr	r3, [pc, #156]	@ (8003030 <USB_serial_send_debug+0xb8>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	701a      	strb	r2, [r3, #0]

            FlowMeter_UpdateInstantaneous();
 8002f98:	f7fe fd48 	bl	8001a2c <FlowMeter_UpdateInstantaneous>
            FlowMeter_UpdateTotal();
 8002f9c:	f7fe fe50 	bl	8001c40 <FlowMeter_UpdateTotal>

            uint32_t flow_mlmin = FlowMeter_GetFlow_mLmin();
 8002fa0:	f7fe fe66 	bl	8001c70 <FlowMeter_GetFlow_mLmin>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	677b      	str	r3, [r7, #116]	@ 0x74
            uint32_t total_ml = FlowMeter_GetTotal_mL();
 8002fa8:	f7fe fe6e 	bl	8001c88 <FlowMeter_GetTotal_mL>
 8002fac:	4603      	mov	r3, r0
 8002fae:	673b      	str	r3, [r7, #112]	@ 0x70

            float flow_lmin = (float)flow_mlmin / 1000.0f;
 8002fb0:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8002fb2:	f7fd fe8b 	bl	8000ccc <__aeabi_ui2f>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	491e      	ldr	r1, [pc, #120]	@ (8003034 <USB_serial_send_debug+0xbc>)
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd ff92 	bl	8000ee4 <__aeabi_fdiv>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
            float volume_l = (float)total_ml / 1000.0f;
 8002fc4:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002fc6:	f7fd fe81 	bl	8000ccc <__aeabi_ui2f>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4919      	ldr	r1, [pc, #100]	@ (8003034 <USB_serial_send_debug+0xbc>)
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7fd ff88 	bl	8000ee4 <__aeabi_fdiv>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	66bb      	str	r3, [r7, #104]	@ 0x68

            char msg[96];
            int len = snprintf(msg, sizeof(msg),
 8002fd8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002fda:	f7fd fa91 	bl	8000500 <__aeabi_f2d>
 8002fde:	4604      	mov	r4, r0
 8002fe0:	460d      	mov	r5, r1
 8002fe2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002fe4:	f7fd fa8c 	bl	8000500 <__aeabi_f2d>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	1d38      	adds	r0, r7, #4
 8002fee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002ff2:	e9cd 4500 	strd	r4, r5, [sp]
 8002ff6:	4a10      	ldr	r2, [pc, #64]	@ (8003038 <USB_serial_send_debug+0xc0>)
 8002ff8:	2160      	movs	r1, #96	@ 0x60
 8002ffa:	f00a f87f 	bl	800d0fc <sniprintf>
 8002ffe:	6678      	str	r0, [r7, #100]	@ 0x64
                    "Flow: %.3f L/min | Volume: %.4f L\r\n",
                    flow_lmin, volume_l);

            CDC_Transmit_FS((uint8_t*)msg, len);
 8003000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003002:	b29a      	uxth	r2, r3
 8003004:	1d3b      	adds	r3, r7, #4
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f008 ff31 	bl	800be70 <CDC_Transmit_FS>
        }
    }

    if (request_dump_long_term)
 800300e:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <USB_serial_send_debug+0xc4>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <USB_serial_send_debug+0xac>
    {
        request_dump_long_term = 0;
 8003018:	4b08      	ldr	r3, [pc, #32]	@ (800303c <USB_serial_send_debug+0xc4>)
 800301a:	2200      	movs	r2, #0
 800301c:	701a      	strb	r2, [r3, #0]
        Dump_LongTerm_Memory_USB();
 800301e:	f000 f80f 	bl	8003040 <Dump_LongTerm_Memory_USB>
        return;
 8003022:	bf00      	nop
    }

}
 8003024:	3778      	adds	r7, #120	@ 0x78
 8003026:	46bd      	mov	sp, r7
 8003028:	bdb0      	pop	{r4, r5, r7, pc}
 800302a:	bf00      	nop
 800302c:	200003e5 	.word	0x200003e5
 8003030:	20004fc4 	.word	0x20004fc4
 8003034:	447a0000 	.word	0x447a0000
 8003038:	0800f448 	.word	0x0800f448
 800303c:	200003e4 	.word	0x200003e4

08003040 <Dump_LongTerm_Memory_USB>:

void Dump_LongTerm_Memory_USB(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b0a0      	sub	sp, #128	@ 0x80
 8003044:	af02      	add	r7, sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8003046:	b672      	cpsid	i
}
 8003048:	bf00      	nop

    uint32_t count;

    // Take atomic snapshot of count
    __disable_irq();
    count = FlowMeter_GetPulseDeltaCount();
 800304a:	f7fe fc15 	bl	8001878 <FlowMeter_GetPulseDeltaCount>
 800304e:	66f8      	str	r0, [r7, #108]	@ 0x6c
  __ASM volatile ("cpsie i" : : : "memory");
 8003050:	b662      	cpsie	i
}
 8003052:	bf00      	nop
    __enable_irq();

    char header[64];
    int len = snprintf(header, sizeof(header),
 8003054:	f107 0020 	add.w	r0, r7, #32
 8003058:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800305a:	4a2b      	ldr	r2, [pc, #172]	@ (8003108 <Dump_LongTerm_Memory_USB+0xc8>)
 800305c:	2140      	movs	r1, #64	@ 0x40
 800305e:	f00a f84d 	bl	800d0fc <sniprintf>
 8003062:	6778      	str	r0, [r7, #116]	@ 0x74
                       "\r\nLONGTERM_DUMP,count=%lu\r\n", count);
    CDC_Transmit_FS((uint8_t*)header, len);
 8003064:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003066:	b29a      	uxth	r2, r3
 8003068:	f107 0320 	add.w	r3, r7, #32
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f008 fefe 	bl	800be70 <CDC_Transmit_FS>

    const volatile uint16_t* deltas = FlowMeter_GetPulseDeltas();
 8003074:	f7fe fc0e 	bl	8001894 <FlowMeter_GetPulseDeltas>
 8003078:	66b8      	str	r0, [r7, #104]	@ 0x68

    char line[32];

    for (uint32_t i = 0; i < count; i++)
 800307a:	2300      	movs	r3, #0
 800307c:	673b      	str	r3, [r7, #112]	@ 0x70
 800307e:	e02f      	b.n	80030e0 <Dump_LongTerm_Memory_USB+0xa0>
    {
        uint16_t v = deltas[i];
 8003080:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003086:	4413      	add	r3, r2
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

        if (v == PULSE_OVERFLOW_MARKER)
 800308e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003092:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8003096:	4293      	cmp	r3, r2
 8003098:	d107      	bne.n	80030aa <Dump_LongTerm_Memory_USB+0x6a>
        {
            len = snprintf(line, sizeof(line), "%lu,OVERFLOW\r\n", i);
 800309a:	4638      	mov	r0, r7
 800309c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800309e:	4a1b      	ldr	r2, [pc, #108]	@ (800310c <Dump_LongTerm_Memory_USB+0xcc>)
 80030a0:	2120      	movs	r1, #32
 80030a2:	f00a f82b 	bl	800d0fc <sniprintf>
 80030a6:	6778      	str	r0, [r7, #116]	@ 0x74
 80030a8:	e00d      	b.n	80030c6 <Dump_LongTerm_Memory_USB+0x86>
        }
        else
        {
            len = snprintf(line, sizeof(line), "%lu,%u\r\n", i, v);
 80030aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80030ae:	4638      	mov	r0, r7
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030b4:	4a16      	ldr	r2, [pc, #88]	@ (8003110 <Dump_LongTerm_Memory_USB+0xd0>)
 80030b6:	2120      	movs	r1, #32
 80030b8:	f00a f820 	bl	800d0fc <sniprintf>
 80030bc:	6778      	str	r0, [r7, #116]	@ 0x74
        }

        // Wait if USB is busy (non-blocking safe version)
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 80030be:	e002      	b.n	80030c6 <Dump_LongTerm_Memory_USB+0x86>
        {
            HAL_Delay(1);
 80030c0:	2001      	movs	r0, #1
 80030c2:	f000 f88b 	bl	80031dc <HAL_Delay>
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 80030c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	463b      	mov	r3, r7
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f008 fece 	bl	800be70 <CDC_Transmit_FS>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d0f2      	beq.n	80030c0 <Dump_LongTerm_Memory_USB+0x80>
    for (uint32_t i = 0; i < count; i++)
 80030da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030dc:	3301      	adds	r3, #1
 80030de:	673b      	str	r3, [r7, #112]	@ 0x70
 80030e0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80030e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d3cb      	bcc.n	8003080 <Dump_LongTerm_Memory_USB+0x40>
        }
    }

    const char *footer = "END_LONGTERM_DUMP\r\n";
 80030e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <Dump_LongTerm_Memory_USB+0xd4>)
 80030ea:	667b      	str	r3, [r7, #100]	@ 0x64
    CDC_Transmit_FS((uint8_t*)footer, strlen(footer));
 80030ec:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80030ee:	f7fd f89b 	bl	8000228 <strlen>
 80030f2:	4603      	mov	r3, r0
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	4619      	mov	r1, r3
 80030f8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80030fa:	f008 feb9 	bl	800be70 <CDC_Transmit_FS>
}
 80030fe:	bf00      	nop
 8003100:	3778      	adds	r7, #120	@ 0x78
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	0800f46c 	.word	0x0800f46c
 800310c:	0800f488 	.word	0x0800f488
 8003110:	0800f498 	.word	0x0800f498
 8003114:	0800f4a4 	.word	0x0800f4a4

08003118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800311c:	4b08      	ldr	r3, [pc, #32]	@ (8003140 <HAL_Init+0x28>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a07      	ldr	r2, [pc, #28]	@ (8003140 <HAL_Init+0x28>)
 8003122:	f043 0310 	orr.w	r3, r3, #16
 8003126:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003128:	2003      	movs	r0, #3
 800312a:	f000 f947 	bl	80033bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800312e:	200f      	movs	r0, #15
 8003130:	f000 f808 	bl	8003144 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003134:	f7ff f9d0 	bl	80024d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40022000 	.word	0x40022000

08003144 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800314c:	4b12      	ldr	r3, [pc, #72]	@ (8003198 <HAL_InitTick+0x54>)
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_InitTick+0x58>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	4619      	mov	r1, r3
 8003156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800315a:	fbb3 f3f1 	udiv	r3, r3, r1
 800315e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f95f 	bl	8003426 <HAL_SYSTICK_Config>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e00e      	b.n	8003190 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b0f      	cmp	r3, #15
 8003176:	d80a      	bhi.n	800318e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003178:	2200      	movs	r2, #0
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003180:	f000 f927 	bl	80033d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003184:	4a06      	ldr	r2, [pc, #24]	@ (80031a0 <HAL_InitTick+0x5c>)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	e000      	b.n	8003190 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
}
 8003190:	4618      	mov	r0, r3
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000044 	.word	0x20000044
 800319c:	2000004c 	.word	0x2000004c
 80031a0:	20000048 	.word	0x20000048

080031a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031a8:	4b05      	ldr	r3, [pc, #20]	@ (80031c0 <HAL_IncTick+0x1c>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b05      	ldr	r3, [pc, #20]	@ (80031c4 <HAL_IncTick+0x20>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4413      	add	r3, r2
 80031b4:	4a03      	ldr	r2, [pc, #12]	@ (80031c4 <HAL_IncTick+0x20>)
 80031b6:	6013      	str	r3, [r2, #0]
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	2000004c 	.word	0x2000004c
 80031c4:	20004fc8 	.word	0x20004fc8

080031c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return uwTick;
 80031cc:	4b02      	ldr	r3, [pc, #8]	@ (80031d8 <HAL_GetTick+0x10>)
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	20004fc8 	.word	0x20004fc8

080031dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031e4:	f7ff fff0 	bl	80031c8 <HAL_GetTick>
 80031e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031f4:	d005      	beq.n	8003202 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003220 <HAL_Delay+0x44>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4413      	add	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003202:	bf00      	nop
 8003204:	f7ff ffe0 	bl	80031c8 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	429a      	cmp	r2, r3
 8003212:	d8f7      	bhi.n	8003204 <HAL_Delay+0x28>
  {
  }
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	2000004c 	.word	0x2000004c

08003224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003234:	4b0c      	ldr	r3, [pc, #48]	@ (8003268 <__NVIC_SetPriorityGrouping+0x44>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003240:	4013      	ands	r3, r2
 8003242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800324c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003256:	4a04      	ldr	r2, [pc, #16]	@ (8003268 <__NVIC_SetPriorityGrouping+0x44>)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	60d3      	str	r3, [r2, #12]
}
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003270:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <__NVIC_GetPriorityGrouping+0x18>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	0a1b      	lsrs	r3, r3, #8
 8003276:	f003 0307 	and.w	r3, r3, #7
}
 800327a:	4618      	mov	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003296:	2b00      	cmp	r3, #0
 8003298:	db0b      	blt.n	80032b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	f003 021f 	and.w	r2, r3, #31
 80032a0:	4906      	ldr	r1, [pc, #24]	@ (80032bc <__NVIC_EnableIRQ+0x34>)
 80032a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a6:	095b      	lsrs	r3, r3, #5
 80032a8:	2001      	movs	r0, #1
 80032aa:	fa00 f202 	lsl.w	r2, r0, r2
 80032ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr
 80032bc:	e000e100 	.word	0xe000e100

080032c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	6039      	str	r1, [r7, #0]
 80032ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	db0a      	blt.n	80032ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	490c      	ldr	r1, [pc, #48]	@ (800330c <__NVIC_SetPriority+0x4c>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	0112      	lsls	r2, r2, #4
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	440b      	add	r3, r1
 80032e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032e8:	e00a      	b.n	8003300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	4908      	ldr	r1, [pc, #32]	@ (8003310 <__NVIC_SetPriority+0x50>)
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	3b04      	subs	r3, #4
 80032f8:	0112      	lsls	r2, r2, #4
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	440b      	add	r3, r1
 80032fe:	761a      	strb	r2, [r3, #24]
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	bc80      	pop	{r7}
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	e000e100 	.word	0xe000e100
 8003310:	e000ed00 	.word	0xe000ed00

08003314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003314:	b480      	push	{r7}
 8003316:	b089      	sub	sp, #36	@ 0x24
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f1c3 0307 	rsb	r3, r3, #7
 800332e:	2b04      	cmp	r3, #4
 8003330:	bf28      	it	cs
 8003332:	2304      	movcs	r3, #4
 8003334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3304      	adds	r3, #4
 800333a:	2b06      	cmp	r3, #6
 800333c:	d902      	bls.n	8003344 <NVIC_EncodePriority+0x30>
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	3b03      	subs	r3, #3
 8003342:	e000      	b.n	8003346 <NVIC_EncodePriority+0x32>
 8003344:	2300      	movs	r3, #0
 8003346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003348:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43da      	mvns	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	401a      	ands	r2, r3
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800335c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	fa01 f303 	lsl.w	r3, r1, r3
 8003366:	43d9      	mvns	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800336c:	4313      	orrs	r3, r2
         );
}
 800336e:	4618      	mov	r0, r3
 8003370:	3724      	adds	r7, #36	@ 0x24
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3b01      	subs	r3, #1
 8003384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003388:	d301      	bcc.n	800338e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800338a:	2301      	movs	r3, #1
 800338c:	e00f      	b.n	80033ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800338e:	4a0a      	ldr	r2, [pc, #40]	@ (80033b8 <SysTick_Config+0x40>)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3b01      	subs	r3, #1
 8003394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003396:	210f      	movs	r1, #15
 8003398:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800339c:	f7ff ff90 	bl	80032c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033a0:	4b05      	ldr	r3, [pc, #20]	@ (80033b8 <SysTick_Config+0x40>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033a6:	4b04      	ldr	r3, [pc, #16]	@ (80033b8 <SysTick_Config+0x40>)
 80033a8:	2207      	movs	r2, #7
 80033aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	e000e010 	.word	0xe000e010

080033bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f7ff ff2d 	bl	8003224 <__NVIC_SetPriorityGrouping>
}
 80033ca:	bf00      	nop
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b086      	sub	sp, #24
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	4603      	mov	r3, r0
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e4:	f7ff ff42 	bl	800326c <__NVIC_GetPriorityGrouping>
 80033e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	68b9      	ldr	r1, [r7, #8]
 80033ee:	6978      	ldr	r0, [r7, #20]
 80033f0:	f7ff ff90 	bl	8003314 <NVIC_EncodePriority>
 80033f4:	4602      	mov	r2, r0
 80033f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033fa:	4611      	mov	r1, r2
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff ff5f 	bl	80032c0 <__NVIC_SetPriority>
}
 8003402:	bf00      	nop
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b082      	sub	sp, #8
 800340e:	af00      	add	r7, sp, #0
 8003410:	4603      	mov	r3, r0
 8003412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff ff35 	bl	8003288 <__NVIC_EnableIRQ>
}
 800341e:	bf00      	nop
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f7ff ffa2 	bl	8003378 <SysTick_Config>
 8003434:	4603      	mov	r3, r0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800343e:	b480      	push	{r7}
 8003440:	b085      	sub	sp, #20
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003446:	2300      	movs	r3, #0
 8003448:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d008      	beq.n	8003468 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2204      	movs	r2, #4
 800345a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e020      	b.n	80034aa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 020e 	bic.w	r2, r2, #14
 8003476:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0201 	bic.w	r2, r2, #1
 8003486:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003490:	2101      	movs	r1, #1
 8003492:	fa01 f202 	lsl.w	r2, r1, r2
 8003496:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bc80      	pop	{r7}
 80034b2:	4770      	bx	lr

080034b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d005      	beq.n	80034d8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2204      	movs	r2, #4
 80034d0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	73fb      	strb	r3, [r7, #15]
 80034d6:	e0d6      	b.n	8003686 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 020e 	bic.w	r2, r2, #14
 80034e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0201 	bic.w	r2, r2, #1
 80034f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b64      	ldr	r3, [pc, #400]	@ (8003690 <HAL_DMA_Abort_IT+0x1dc>)
 8003500:	429a      	cmp	r2, r3
 8003502:	d958      	bls.n	80035b6 <HAL_DMA_Abort_IT+0x102>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a62      	ldr	r2, [pc, #392]	@ (8003694 <HAL_DMA_Abort_IT+0x1e0>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d04f      	beq.n	80035ae <HAL_DMA_Abort_IT+0xfa>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a61      	ldr	r2, [pc, #388]	@ (8003698 <HAL_DMA_Abort_IT+0x1e4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d048      	beq.n	80035aa <HAL_DMA_Abort_IT+0xf6>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a5f      	ldr	r2, [pc, #380]	@ (800369c <HAL_DMA_Abort_IT+0x1e8>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d040      	beq.n	80035a4 <HAL_DMA_Abort_IT+0xf0>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a5e      	ldr	r2, [pc, #376]	@ (80036a0 <HAL_DMA_Abort_IT+0x1ec>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d038      	beq.n	800359e <HAL_DMA_Abort_IT+0xea>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a5c      	ldr	r2, [pc, #368]	@ (80036a4 <HAL_DMA_Abort_IT+0x1f0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d030      	beq.n	8003598 <HAL_DMA_Abort_IT+0xe4>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a5b      	ldr	r2, [pc, #364]	@ (80036a8 <HAL_DMA_Abort_IT+0x1f4>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d028      	beq.n	8003592 <HAL_DMA_Abort_IT+0xde>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a52      	ldr	r2, [pc, #328]	@ (8003690 <HAL_DMA_Abort_IT+0x1dc>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d020      	beq.n	800358c <HAL_DMA_Abort_IT+0xd8>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a57      	ldr	r2, [pc, #348]	@ (80036ac <HAL_DMA_Abort_IT+0x1f8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d019      	beq.n	8003588 <HAL_DMA_Abort_IT+0xd4>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a55      	ldr	r2, [pc, #340]	@ (80036b0 <HAL_DMA_Abort_IT+0x1fc>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d012      	beq.n	8003584 <HAL_DMA_Abort_IT+0xd0>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a54      	ldr	r2, [pc, #336]	@ (80036b4 <HAL_DMA_Abort_IT+0x200>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d00a      	beq.n	800357e <HAL_DMA_Abort_IT+0xca>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a52      	ldr	r2, [pc, #328]	@ (80036b8 <HAL_DMA_Abort_IT+0x204>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d102      	bne.n	8003578 <HAL_DMA_Abort_IT+0xc4>
 8003572:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003576:	e01b      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 8003578:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800357c:	e018      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 800357e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003582:	e015      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 8003584:	2310      	movs	r3, #16
 8003586:	e013      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 8003588:	2301      	movs	r3, #1
 800358a:	e011      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 800358c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003590:	e00e      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 8003592:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003596:	e00b      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 8003598:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800359c:	e008      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 800359e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035a2:	e005      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 80035a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035a8:	e002      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 80035aa:	2310      	movs	r3, #16
 80035ac:	e000      	b.n	80035b0 <HAL_DMA_Abort_IT+0xfc>
 80035ae:	2301      	movs	r3, #1
 80035b0:	4a42      	ldr	r2, [pc, #264]	@ (80036bc <HAL_DMA_Abort_IT+0x208>)
 80035b2:	6053      	str	r3, [r2, #4]
 80035b4:	e057      	b.n	8003666 <HAL_DMA_Abort_IT+0x1b2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a36      	ldr	r2, [pc, #216]	@ (8003694 <HAL_DMA_Abort_IT+0x1e0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d04f      	beq.n	8003660 <HAL_DMA_Abort_IT+0x1ac>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a34      	ldr	r2, [pc, #208]	@ (8003698 <HAL_DMA_Abort_IT+0x1e4>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d048      	beq.n	800365c <HAL_DMA_Abort_IT+0x1a8>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a33      	ldr	r2, [pc, #204]	@ (800369c <HAL_DMA_Abort_IT+0x1e8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d040      	beq.n	8003656 <HAL_DMA_Abort_IT+0x1a2>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a31      	ldr	r2, [pc, #196]	@ (80036a0 <HAL_DMA_Abort_IT+0x1ec>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d038      	beq.n	8003650 <HAL_DMA_Abort_IT+0x19c>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a30      	ldr	r2, [pc, #192]	@ (80036a4 <HAL_DMA_Abort_IT+0x1f0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d030      	beq.n	800364a <HAL_DMA_Abort_IT+0x196>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2e      	ldr	r2, [pc, #184]	@ (80036a8 <HAL_DMA_Abort_IT+0x1f4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d028      	beq.n	8003644 <HAL_DMA_Abort_IT+0x190>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a26      	ldr	r2, [pc, #152]	@ (8003690 <HAL_DMA_Abort_IT+0x1dc>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d020      	beq.n	800363e <HAL_DMA_Abort_IT+0x18a>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a2a      	ldr	r2, [pc, #168]	@ (80036ac <HAL_DMA_Abort_IT+0x1f8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d019      	beq.n	800363a <HAL_DMA_Abort_IT+0x186>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a29      	ldr	r2, [pc, #164]	@ (80036b0 <HAL_DMA_Abort_IT+0x1fc>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d012      	beq.n	8003636 <HAL_DMA_Abort_IT+0x182>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a27      	ldr	r2, [pc, #156]	@ (80036b4 <HAL_DMA_Abort_IT+0x200>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00a      	beq.n	8003630 <HAL_DMA_Abort_IT+0x17c>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a26      	ldr	r2, [pc, #152]	@ (80036b8 <HAL_DMA_Abort_IT+0x204>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d102      	bne.n	800362a <HAL_DMA_Abort_IT+0x176>
 8003624:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003628:	e01b      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 800362a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800362e:	e018      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003630:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003634:	e015      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003636:	2310      	movs	r3, #16
 8003638:	e013      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 800363a:	2301      	movs	r3, #1
 800363c:	e011      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 800363e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003642:	e00e      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003644:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003648:	e00b      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 800364a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800364e:	e008      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003654:	e005      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003656:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800365a:	e002      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 800365c:	2310      	movs	r3, #16
 800365e:	e000      	b.n	8003662 <HAL_DMA_Abort_IT+0x1ae>
 8003660:	2301      	movs	r3, #1
 8003662:	4a17      	ldr	r2, [pc, #92]	@ (80036c0 <HAL_DMA_Abort_IT+0x20c>)
 8003664:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	4798      	blx	r3
    } 
  }
  return status;
 8003686:	7bfb      	ldrb	r3, [r7, #15]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40020080 	.word	0x40020080
 8003694:	40020008 	.word	0x40020008
 8003698:	4002001c 	.word	0x4002001c
 800369c:	40020030 	.word	0x40020030
 80036a0:	40020044 	.word	0x40020044
 80036a4:	40020058 	.word	0x40020058
 80036a8:	4002006c 	.word	0x4002006c
 80036ac:	40020408 	.word	0x40020408
 80036b0:	4002041c 	.word	0x4002041c
 80036b4:	40020430 	.word	0x40020430
 80036b8:	40020444 	.word	0x40020444
 80036bc:	40020400 	.word	0x40020400
 80036c0:	40020000 	.word	0x40020000

080036c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b08b      	sub	sp, #44	@ 0x2c
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036ce:	2300      	movs	r3, #0
 80036d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036d2:	2300      	movs	r3, #0
 80036d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036d6:	e179      	b.n	80039cc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036d8:	2201      	movs	r2, #1
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	4013      	ands	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	f040 8168 	bne.w	80039c6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	4a96      	ldr	r2, [pc, #600]	@ (8003954 <HAL_GPIO_Init+0x290>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d05e      	beq.n	80037be <HAL_GPIO_Init+0xfa>
 8003700:	4a94      	ldr	r2, [pc, #592]	@ (8003954 <HAL_GPIO_Init+0x290>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d875      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 8003706:	4a94      	ldr	r2, [pc, #592]	@ (8003958 <HAL_GPIO_Init+0x294>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d058      	beq.n	80037be <HAL_GPIO_Init+0xfa>
 800370c:	4a92      	ldr	r2, [pc, #584]	@ (8003958 <HAL_GPIO_Init+0x294>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d86f      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 8003712:	4a92      	ldr	r2, [pc, #584]	@ (800395c <HAL_GPIO_Init+0x298>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d052      	beq.n	80037be <HAL_GPIO_Init+0xfa>
 8003718:	4a90      	ldr	r2, [pc, #576]	@ (800395c <HAL_GPIO_Init+0x298>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d869      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 800371e:	4a90      	ldr	r2, [pc, #576]	@ (8003960 <HAL_GPIO_Init+0x29c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d04c      	beq.n	80037be <HAL_GPIO_Init+0xfa>
 8003724:	4a8e      	ldr	r2, [pc, #568]	@ (8003960 <HAL_GPIO_Init+0x29c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d863      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 800372a:	4a8e      	ldr	r2, [pc, #568]	@ (8003964 <HAL_GPIO_Init+0x2a0>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d046      	beq.n	80037be <HAL_GPIO_Init+0xfa>
 8003730:	4a8c      	ldr	r2, [pc, #560]	@ (8003964 <HAL_GPIO_Init+0x2a0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d85d      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 8003736:	2b12      	cmp	r3, #18
 8003738:	d82a      	bhi.n	8003790 <HAL_GPIO_Init+0xcc>
 800373a:	2b12      	cmp	r3, #18
 800373c:	d859      	bhi.n	80037f2 <HAL_GPIO_Init+0x12e>
 800373e:	a201      	add	r2, pc, #4	@ (adr r2, 8003744 <HAL_GPIO_Init+0x80>)
 8003740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003744:	080037bf 	.word	0x080037bf
 8003748:	08003799 	.word	0x08003799
 800374c:	080037ab 	.word	0x080037ab
 8003750:	080037ed 	.word	0x080037ed
 8003754:	080037f3 	.word	0x080037f3
 8003758:	080037f3 	.word	0x080037f3
 800375c:	080037f3 	.word	0x080037f3
 8003760:	080037f3 	.word	0x080037f3
 8003764:	080037f3 	.word	0x080037f3
 8003768:	080037f3 	.word	0x080037f3
 800376c:	080037f3 	.word	0x080037f3
 8003770:	080037f3 	.word	0x080037f3
 8003774:	080037f3 	.word	0x080037f3
 8003778:	080037f3 	.word	0x080037f3
 800377c:	080037f3 	.word	0x080037f3
 8003780:	080037f3 	.word	0x080037f3
 8003784:	080037f3 	.word	0x080037f3
 8003788:	080037a1 	.word	0x080037a1
 800378c:	080037b5 	.word	0x080037b5
 8003790:	4a75      	ldr	r2, [pc, #468]	@ (8003968 <HAL_GPIO_Init+0x2a4>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d013      	beq.n	80037be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003796:	e02c      	b.n	80037f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	623b      	str	r3, [r7, #32]
          break;
 800379e:	e029      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	3304      	adds	r3, #4
 80037a6:	623b      	str	r3, [r7, #32]
          break;
 80037a8:	e024      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	3308      	adds	r3, #8
 80037b0:	623b      	str	r3, [r7, #32]
          break;
 80037b2:	e01f      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	330c      	adds	r3, #12
 80037ba:	623b      	str	r3, [r7, #32]
          break;
 80037bc:	e01a      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80037c6:	2304      	movs	r3, #4
 80037c8:	623b      	str	r3, [r7, #32]
          break;
 80037ca:	e013      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d105      	bne.n	80037e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037d4:	2308      	movs	r3, #8
 80037d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69fa      	ldr	r2, [r7, #28]
 80037dc:	611a      	str	r2, [r3, #16]
          break;
 80037de:	e009      	b.n	80037f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037e0:	2308      	movs	r3, #8
 80037e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69fa      	ldr	r2, [r7, #28]
 80037e8:	615a      	str	r2, [r3, #20]
          break;
 80037ea:	e003      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037ec:	2300      	movs	r3, #0
 80037ee:	623b      	str	r3, [r7, #32]
          break;
 80037f0:	e000      	b.n	80037f4 <HAL_GPIO_Init+0x130>
          break;
 80037f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	2bff      	cmp	r3, #255	@ 0xff
 80037f8:	d801      	bhi.n	80037fe <HAL_GPIO_Init+0x13a>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	e001      	b.n	8003802 <HAL_GPIO_Init+0x13e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3304      	adds	r3, #4
 8003802:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	2bff      	cmp	r3, #255	@ 0xff
 8003808:	d802      	bhi.n	8003810 <HAL_GPIO_Init+0x14c>
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	e002      	b.n	8003816 <HAL_GPIO_Init+0x152>
 8003810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003812:	3b08      	subs	r3, #8
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	210f      	movs	r1, #15
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	fa01 f303 	lsl.w	r3, r1, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	401a      	ands	r2, r3
 8003828:	6a39      	ldr	r1, [r7, #32]
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	fa01 f303 	lsl.w	r3, r1, r3
 8003830:	431a      	orrs	r2, r3
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 80c1 	beq.w	80039c6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003844:	4b49      	ldr	r3, [pc, #292]	@ (800396c <HAL_GPIO_Init+0x2a8>)
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	4a48      	ldr	r2, [pc, #288]	@ (800396c <HAL_GPIO_Init+0x2a8>)
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	6193      	str	r3, [r2, #24]
 8003850:	4b46      	ldr	r3, [pc, #280]	@ (800396c <HAL_GPIO_Init+0x2a8>)
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800385c:	4a44      	ldr	r2, [pc, #272]	@ (8003970 <HAL_GPIO_Init+0x2ac>)
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	089b      	lsrs	r3, r3, #2
 8003862:	3302      	adds	r3, #2
 8003864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003868:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	220f      	movs	r2, #15
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4013      	ands	r3, r2
 800387e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a3c      	ldr	r2, [pc, #240]	@ (8003974 <HAL_GPIO_Init+0x2b0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d01f      	beq.n	80038c8 <HAL_GPIO_Init+0x204>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a3b      	ldr	r2, [pc, #236]	@ (8003978 <HAL_GPIO_Init+0x2b4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d019      	beq.n	80038c4 <HAL_GPIO_Init+0x200>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a3a      	ldr	r2, [pc, #232]	@ (800397c <HAL_GPIO_Init+0x2b8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d013      	beq.n	80038c0 <HAL_GPIO_Init+0x1fc>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a39      	ldr	r2, [pc, #228]	@ (8003980 <HAL_GPIO_Init+0x2bc>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d00d      	beq.n	80038bc <HAL_GPIO_Init+0x1f8>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a38      	ldr	r2, [pc, #224]	@ (8003984 <HAL_GPIO_Init+0x2c0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d007      	beq.n	80038b8 <HAL_GPIO_Init+0x1f4>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a37      	ldr	r2, [pc, #220]	@ (8003988 <HAL_GPIO_Init+0x2c4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d101      	bne.n	80038b4 <HAL_GPIO_Init+0x1f0>
 80038b0:	2305      	movs	r3, #5
 80038b2:	e00a      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038b4:	2306      	movs	r3, #6
 80038b6:	e008      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038b8:	2304      	movs	r3, #4
 80038ba:	e006      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038bc:	2303      	movs	r3, #3
 80038be:	e004      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e002      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038c4:	2301      	movs	r3, #1
 80038c6:	e000      	b.n	80038ca <HAL_GPIO_Init+0x206>
 80038c8:	2300      	movs	r3, #0
 80038ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038cc:	f002 0203 	and.w	r2, r2, #3
 80038d0:	0092      	lsls	r2, r2, #2
 80038d2:	4093      	lsls	r3, r2
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80038da:	4925      	ldr	r1, [pc, #148]	@ (8003970 <HAL_GPIO_Init+0x2ac>)
 80038dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038de:	089b      	lsrs	r3, r3, #2
 80038e0:	3302      	adds	r3, #2
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d006      	beq.n	8003902 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038f4:	4b25      	ldr	r3, [pc, #148]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	4924      	ldr	r1, [pc, #144]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	608b      	str	r3, [r1, #8]
 8003900:	e006      	b.n	8003910 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003902:	4b22      	ldr	r3, [pc, #136]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	43db      	mvns	r3, r3
 800390a:	4920      	ldr	r1, [pc, #128]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 800390c:	4013      	ands	r3, r2
 800390e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d006      	beq.n	800392a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800391c:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	491a      	ldr	r1, [pc, #104]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	4313      	orrs	r3, r2
 8003926:	60cb      	str	r3, [r1, #12]
 8003928:	e006      	b.n	8003938 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800392a:	4b18      	ldr	r3, [pc, #96]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	43db      	mvns	r3, r3
 8003932:	4916      	ldr	r1, [pc, #88]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 8003934:	4013      	ands	r3, r2
 8003936:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d025      	beq.n	8003990 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003944:	4b11      	ldr	r3, [pc, #68]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4910      	ldr	r1, [pc, #64]	@ (800398c <HAL_GPIO_Init+0x2c8>)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	4313      	orrs	r3, r2
 800394e:	604b      	str	r3, [r1, #4]
 8003950:	e025      	b.n	800399e <HAL_GPIO_Init+0x2da>
 8003952:	bf00      	nop
 8003954:	10320000 	.word	0x10320000
 8003958:	10310000 	.word	0x10310000
 800395c:	10220000 	.word	0x10220000
 8003960:	10210000 	.word	0x10210000
 8003964:	10120000 	.word	0x10120000
 8003968:	10110000 	.word	0x10110000
 800396c:	40021000 	.word	0x40021000
 8003970:	40010000 	.word	0x40010000
 8003974:	40010800 	.word	0x40010800
 8003978:	40010c00 	.word	0x40010c00
 800397c:	40011000 	.word	0x40011000
 8003980:	40011400 	.word	0x40011400
 8003984:	40011800 	.word	0x40011800
 8003988:	40011c00 	.word	0x40011c00
 800398c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003990:	4b15      	ldr	r3, [pc, #84]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	43db      	mvns	r3, r3
 8003998:	4913      	ldr	r1, [pc, #76]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 800399a:	4013      	ands	r3, r2
 800399c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d006      	beq.n	80039b8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039aa:	4b0f      	ldr	r3, [pc, #60]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	490e      	ldr	r1, [pc, #56]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]
 80039b6:	e006      	b.n	80039c6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80039b8:	4b0b      	ldr	r3, [pc, #44]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	43db      	mvns	r3, r3
 80039c0:	4909      	ldr	r1, [pc, #36]	@ (80039e8 <HAL_GPIO_Init+0x324>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	3301      	adds	r3, #1
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d2:	fa22 f303 	lsr.w	r3, r2, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f47f ae7e 	bne.w	80036d8 <HAL_GPIO_Init+0x14>
  }
}
 80039dc:	bf00      	nop
 80039de:	bf00      	nop
 80039e0:	372c      	adds	r7, #44	@ 0x2c
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	40010400 	.word	0x40010400

080039ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	887b      	ldrh	r3, [r7, #2]
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d002      	beq.n	8003a0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
 8003a08:	e001      	b.n	8003a0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	807b      	strh	r3, [r7, #2]
 8003a26:	4613      	mov	r3, r2
 8003a28:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a2a:	787b      	ldrb	r3, [r7, #1]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a30:	887a      	ldrh	r2, [r7, #2]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a36:	e003      	b.n	8003a40 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a38:	887b      	ldrh	r3, [r7, #2]
 8003a3a:	041a      	lsls	r2, r3, #16
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	611a      	str	r2, [r3, #16]
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr

08003a4a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b084      	sub	sp, #16
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0e8      	b.n	8003c2e <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d106      	bne.n	8003a76 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f008 fb57 	bl	800c124 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f004 fa42 	bl	8007f12 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3304      	adds	r3, #4
 8003a96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a98:	f004 fa18 	bl	8007ecc <USB_CoreInit>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e0bf      	b.n	8003c2e <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f004 fa46 	bl	8007f46 <USB_SetCurrentMode>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e0b0      	b.n	8003c2e <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003acc:	2300      	movs	r3, #0
 8003ace:	73fb      	strb	r3, [r7, #15]
 8003ad0:	e03e      	b.n	8003b50 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ad2:	7bfa      	ldrb	r2, [r7, #15]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4413      	add	r3, r2
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	440b      	add	r3, r1
 8003ae0:	3311      	adds	r3, #17
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ae6:	7bfa      	ldrb	r2, [r7, #15]
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	440b      	add	r3, r1
 8003af4:	3310      	adds	r3, #16
 8003af6:	7bfa      	ldrb	r2, [r7, #15]
 8003af8:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003afa:	7bfa      	ldrb	r2, [r7, #15]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	440b      	add	r3, r1
 8003b08:	3313      	adds	r3, #19
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	440b      	add	r3, r1
 8003b1c:	3320      	adds	r3, #32
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4413      	add	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	440b      	add	r3, r1
 8003b30:	3324      	adds	r3, #36	@ 0x24
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4413      	add	r3, r2
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	440b      	add	r3, r1
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	73fb      	strb	r3, [r7, #15]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	791b      	ldrb	r3, [r3, #4]
 8003b54:	7bfa      	ldrb	r2, [r7, #15]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d3bb      	bcc.n	8003ad2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
 8003b5e:	e044      	b.n	8003bea <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b60:	7bfa      	ldrb	r2, [r7, #15]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	440b      	add	r3, r1
 8003b6e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b76:	7bfa      	ldrb	r2, [r7, #15]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	440b      	add	r3, r1
 8003b84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b88:	7bfa      	ldrb	r2, [r7, #15]
 8003b8a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b8c:	7bfa      	ldrb	r2, [r7, #15]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	440b      	add	r3, r1
 8003b9a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ba2:	7bfa      	ldrb	r2, [r7, #15]
 8003ba4:	6879      	ldr	r1, [r7, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	440b      	add	r3, r1
 8003bb0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bb8:	7bfa      	ldrb	r2, [r7, #15]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	440b      	add	r3, r1
 8003bc6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bce:	7bfa      	ldrb	r2, [r7, #15]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	440b      	add	r3, r1
 8003bdc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	3301      	adds	r3, #1
 8003be8:	73fb      	strb	r3, [r7, #15]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	791b      	ldrb	r3, [r3, #4]
 8003bee:	7bfa      	ldrb	r2, [r7, #15]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d3b5      	bcc.n	8003b60 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bfe:	f004 f9ae 	bl	8007f5e <USB_DevInit>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e00c      	b.n	8003c2e <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f006 fc2d 	bl	800a486 <USB_DevDisconnect>

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b082      	sub	sp, #8
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d101      	bne.n	8003c4c <HAL_PCD_Start+0x16>
 8003c48:	2302      	movs	r3, #2
 8003c4a:	e016      	b.n	8003c7a <HAL_PCD_Start+0x44>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f004 f944 	bl	8007ee6 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003c5e:	2101      	movs	r1, #1
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f008 fcd2 	bl	800c60a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f006 fc01 	bl	800a472 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b088      	sub	sp, #32
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f006 fc03 	bl	800a49a <USB_ReadInterrupts>
 8003c94:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fb1a 	bl	80042da <PCD_EP_ISR_Handler>

    return;
 8003ca6:	e119      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d013      	beq.n	8003cda <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cc4:	b292      	uxth	r2, r2
 8003cc6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f008 faa5 	bl	800c21a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f905 	bl	8003ee2 <HAL_PCD_SetAddress>

    return;
 8003cd8:	e100      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00c      	beq.n	8003cfe <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cf6:	b292      	uxth	r2, r2
 8003cf8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003cfc:	e0ee      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00c      	beq.n	8003d22 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d1a:	b292      	uxth	r2, r2
 8003d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003d20:	e0dc      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d027      	beq.n	8003d7c <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0204 	bic.w	r2, r2, #4
 8003d3e:	b292      	uxth	r2, r2
 8003d40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0208 	bic.w	r2, r2, #8
 8003d56:	b292      	uxth	r2, r2
 8003d58:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f008 fa95 	bl	800c28c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d74:	b292      	uxth	r2, r2
 8003d76:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003d7a:	e0af      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 8083 	beq.w	8003e8e <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	77fb      	strb	r3, [r7, #31]
 8003d8c:	e010      	b.n	8003db0 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	7ffb      	ldrb	r3, [r7, #31]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	441a      	add	r2, r3
 8003d9a:	7ffb      	ldrb	r3, [r7, #31]
 8003d9c:	8812      	ldrh	r2, [r2, #0]
 8003d9e:	b292      	uxth	r2, r2
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	3320      	adds	r3, #32
 8003da4:	443b      	add	r3, r7
 8003da6:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003daa:	7ffb      	ldrb	r3, [r7, #31]
 8003dac:	3301      	adds	r3, #1
 8003dae:	77fb      	strb	r3, [r7, #31]
 8003db0:	7ffb      	ldrb	r3, [r7, #31]
 8003db2:	2b07      	cmp	r3, #7
 8003db4:	d9eb      	bls.n	8003d8e <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	b292      	uxth	r2, r2
 8003dca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0201 	bic.w	r2, r2, #1
 8003de0:	b292      	uxth	r2, r2
 8003de2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003de6:	bf00      	nop
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f6      	beq.n	8003de8 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e0c:	b292      	uxth	r2, r2
 8003e0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003e12:	2300      	movs	r3, #0
 8003e14:	77fb      	strb	r3, [r7, #31]
 8003e16:	e00f      	b.n	8003e38 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003e18:	7ffb      	ldrb	r3, [r7, #31]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6812      	ldr	r2, [r2, #0]
 8003e1e:	4611      	mov	r1, r2
 8003e20:	7ffa      	ldrb	r2, [r7, #31]
 8003e22:	0092      	lsls	r2, r2, #2
 8003e24:	440a      	add	r2, r1
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	3320      	adds	r3, #32
 8003e2a:	443b      	add	r3, r7
 8003e2c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e30:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003e32:	7ffb      	ldrb	r3, [r7, #31]
 8003e34:	3301      	adds	r3, #1
 8003e36:	77fb      	strb	r3, [r7, #31]
 8003e38:	7ffb      	ldrb	r3, [r7, #31]
 8003e3a:	2b07      	cmp	r3, #7
 8003e3c:	d9ec      	bls.n	8003e18 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0208 	orr.w	r2, r2, #8
 8003e50:	b292      	uxth	r2, r2
 8003e52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e68:	b292      	uxth	r2, r2
 8003e6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0204 	orr.w	r2, r2, #4
 8003e80:	b292      	uxth	r2, r2
 8003e82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f008 f9e6 	bl	800c258 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003e8c:	e026      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00f      	beq.n	8003eb8 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003eaa:	b292      	uxth	r2, r2
 8003eac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f008 f9a4 	bl	800c1fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003eb6:	e011      	b.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00c      	beq.n	8003edc <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ed4:	b292      	uxth	r2, r2
 8003ed6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003eda:	bf00      	nop
  }
}
 8003edc:	3720      	adds	r7, #32
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	460b      	mov	r3, r1
 8003eec:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_PCD_SetAddress+0x1a>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e012      	b.n	8003f22 <HAL_PCD_SetAddress+0x40>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	78fa      	ldrb	r2, [r7, #3]
 8003f10:	4611      	mov	r1, r2
 8003f12:	4618      	mov	r0, r3
 8003f14:	f006 fa9a 	bl	800a44c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	4608      	mov	r0, r1
 8003f34:	4611      	mov	r1, r2
 8003f36:	461a      	mov	r2, r3
 8003f38:	4603      	mov	r3, r0
 8003f3a:	70fb      	strb	r3, [r7, #3]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	803b      	strh	r3, [r7, #0]
 8003f40:	4613      	mov	r3, r2
 8003f42:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	da0e      	bge.n	8003f6e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f50:	78fb      	ldrb	r3, [r7, #3]
 8003f52:	f003 0207 	and.w	r2, r3, #7
 8003f56:	4613      	mov	r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	4413      	add	r3, r2
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	3310      	adds	r3, #16
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	4413      	add	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	705a      	strb	r2, [r3, #1]
 8003f6c:	e00e      	b.n	8003f8c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f6e:	78fb      	ldrb	r3, [r7, #3]
 8003f70:	f003 0207 	and.w	r2, r3, #7
 8003f74:	4613      	mov	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	4413      	add	r3, r2
 8003f84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	f003 0307 	and.w	r3, r3, #7
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f98:	883a      	ldrh	r2, [r7, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	78ba      	ldrb	r2, [r7, #2]
 8003fa2:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fa4:	78bb      	ldrb	r3, [r7, #2]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d102      	bne.n	8003fb0 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_PCD_EP_Open+0x94>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e00e      	b.n	8003fdc <HAL_PCD_EP_Open+0xb2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68f9      	ldr	r1, [r7, #12]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f003 ffe3 	bl	8007f98 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003fda:	7afb      	ldrb	r3, [r7, #11]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3710      	adds	r7, #16
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ff0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	da0e      	bge.n	8004016 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ff8:	78fb      	ldrb	r3, [r7, #3]
 8003ffa:	f003 0207 	and.w	r2, r3, #7
 8003ffe:	4613      	mov	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	00db      	lsls	r3, r3, #3
 8004006:	3310      	adds	r3, #16
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	4413      	add	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2201      	movs	r2, #1
 8004012:	705a      	strb	r2, [r3, #1]
 8004014:	e00e      	b.n	8004034 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	f003 0207 	and.w	r2, r3, #7
 800401c:	4613      	mov	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	4413      	add	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004034:	78fb      	ldrb	r3, [r7, #3]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_PCD_EP_Close+0x6a>
 800404a:	2302      	movs	r3, #2
 800404c:	e00e      	b.n	800406c <HAL_PCD_EP_Close+0x88>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68f9      	ldr	r1, [r7, #12]
 800405c:	4618      	mov	r0, r3
 800405e:	f004 fb5b 	bl	8008718 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	607a      	str	r2, [r7, #4]
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	460b      	mov	r3, r1
 8004082:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004084:	7afb      	ldrb	r3, [r7, #11]
 8004086:	f003 0207 	and.w	r2, r3, #7
 800408a:	4613      	mov	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4413      	add	r3, r2
 800409a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	2200      	movs	r2, #0
 80040ac:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	2200      	movs	r2, #0
 80040b2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040b4:	7afb      	ldrb	r3, [r7, #11]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6979      	ldr	r1, [r7, #20]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f004 fd12 	bl	8008af0 <USB_EPStartXfer>

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
 80040de:	460b      	mov	r3, r1
 80040e0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040e2:	78fb      	ldrb	r3, [r7, #3]
 80040e4:	f003 0207 	and.w	r2, r3, #7
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	440b      	add	r3, r1
 80040f4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80040f8:	681b      	ldr	r3, [r3, #0]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	bc80      	pop	{r7}
 8004102:	4770      	bx	lr

08004104 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	607a      	str	r2, [r7, #4]
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	460b      	mov	r3, r1
 8004112:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004114:	7afb      	ldrb	r3, [r7, #11]
 8004116:	f003 0207 	and.w	r2, r3, #7
 800411a:	4613      	mov	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	4413      	add	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	3310      	adds	r3, #16
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	4413      	add	r3, r2
 8004128:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	2200      	movs	r2, #0
 8004148:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2201      	movs	r2, #1
 800414e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004150:	7afb      	ldrb	r3, [r7, #11]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	b2da      	uxtb	r2, r3
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6979      	ldr	r1, [r7, #20]
 8004162:	4618      	mov	r0, r3
 8004164:	f004 fcc4 	bl	8008af0 <USB_EPStartXfer>

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3718      	adds	r7, #24
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
 800417a:	460b      	mov	r3, r1
 800417c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	7912      	ldrb	r2, [r2, #4]
 8004188:	4293      	cmp	r3, r2
 800418a:	d901      	bls.n	8004190 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e04c      	b.n	800422a <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004190:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004194:	2b00      	cmp	r3, #0
 8004196:	da0e      	bge.n	80041b6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	f003 0207 	and.w	r2, r3, #7
 800419e:	4613      	mov	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	3310      	adds	r3, #16
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	4413      	add	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2201      	movs	r2, #1
 80041b2:	705a      	strb	r2, [r3, #1]
 80041b4:	e00c      	b.n	80041d0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041b6:	78fa      	ldrb	r2, [r7, #3]
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	4413      	add	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041d6:	78fb      	ldrb	r3, [r7, #3]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_PCD_EP_SetStall+0x7e>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e01c      	b.n	800422a <HAL_PCD_EP_SetStall+0xb8>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68f9      	ldr	r1, [r7, #12]
 80041fe:	4618      	mov	r0, r3
 8004200:	f006 f827 	bl	800a252 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004204:	78fb      	ldrb	r3, [r7, #3]
 8004206:	f003 0307 	and.w	r3, r3, #7
 800420a:	2b00      	cmp	r3, #0
 800420c:	d108      	bne.n	8004220 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8004218:	4619      	mov	r1, r3
 800421a:	4610      	mov	r0, r2
 800421c:	f006 f94c 	bl	800a4b8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b084      	sub	sp, #16
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	460b      	mov	r3, r1
 800423c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800423e:	78fb      	ldrb	r3, [r7, #3]
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	7912      	ldrb	r2, [r2, #4]
 8004248:	4293      	cmp	r3, r2
 800424a:	d901      	bls.n	8004250 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e040      	b.n	80042d2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004250:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004254:	2b00      	cmp	r3, #0
 8004256:	da0e      	bge.n	8004276 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	f003 0207 	and.w	r2, r3, #7
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	3310      	adds	r3, #16
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	4413      	add	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	705a      	strb	r2, [r3, #1]
 8004274:	e00e      	b.n	8004294 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	f003 0207 	and.w	r2, r3, #7
 800427c:	4613      	mov	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	4413      	add	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800429a:	78fb      	ldrb	r3, [r7, #3]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <HAL_PCD_EP_ClrStall+0x82>
 80042b0:	2302      	movs	r3, #2
 80042b2:	e00e      	b.n	80042d2 <HAL_PCD_EP_ClrStall+0xa0>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68f9      	ldr	r1, [r7, #12]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f006 f815 	bl	800a2f2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b096      	sub	sp, #88	@ 0x58
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80042e2:	e3bb      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80042ec:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80042f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80042fe:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004302:	2b00      	cmp	r3, #0
 8004304:	f040 8175 	bne.w	80045f2 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004308:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b00      	cmp	r3, #0
 8004312:	d14e      	bne.n	80043b2 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29b      	uxth	r3, r3
 800431c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004324:	81fb      	strh	r3, [r7, #14]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	89fb      	ldrh	r3, [r7, #14]
 800432c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004334:	b29b      	uxth	r3, r3
 8004336:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3310      	adds	r3, #16
 800433c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004346:	b29b      	uxth	r3, r3
 8004348:	461a      	mov	r2, r3
 800434a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	4413      	add	r3, r2
 8004352:	3302      	adds	r3, #2
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	6812      	ldr	r2, [r2, #0]
 800435a:	4413      	add	r3, r2
 800435c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004360:	881b      	ldrh	r3, [r3, #0]
 8004362:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004368:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800436a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800436c:	695a      	ldr	r2, [r3, #20]
 800436e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	441a      	add	r2, r3
 8004374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004376:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004378:	2100      	movs	r1, #0
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f007 ff25 	bl	800c1ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	7b5b      	ldrb	r3, [r3, #13]
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8368 	beq.w	8004a5c <PCD_EP_ISR_Handler+0x782>
 800438c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	f040 8363 	bne.w	8004a5c <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	7b5b      	ldrb	r3, [r3, #13]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	735a      	strb	r2, [r3, #13]
 80043b0:	e354      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80043b8:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	881b      	ldrh	r3, [r3, #0]
 80043c0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80043c4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80043c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d034      	beq.n	800443a <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043d8:	b29b      	uxth	r3, r3
 80043da:	461a      	mov	r2, r3
 80043dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	4413      	add	r3, r2
 80043e4:	3306      	adds	r3, #6
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6812      	ldr	r2, [r2, #0]
 80043ec:	4413      	add	r3, r2
 80043ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80043f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043fa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8004406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004408:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800440a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800440c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800440e:	b29b      	uxth	r3, r3
 8004410:	f006 f8a3 	bl	800a55a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	b29a      	uxth	r2, r3
 800441c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004420:	4013      	ands	r3, r2
 8004422:	823b      	strh	r3, [r7, #16]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	8a3a      	ldrh	r2, [r7, #16]
 800442a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800442e:	b292      	uxth	r2, r2
 8004430:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f007 fe9c 	bl	800c170 <HAL_PCD_SetupStageCallback>
 8004438:	e310      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800443a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800443e:	2b00      	cmp	r3, #0
 8004440:	f280 830c 	bge.w	8004a5c <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	b29a      	uxth	r2, r3
 800444c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004450:	4013      	ands	r3, r2
 8004452:	83fb      	strh	r3, [r7, #30]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	8bfa      	ldrh	r2, [r7, #30]
 800445a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800445e:	b292      	uxth	r2, r2
 8004460:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800446a:	b29b      	uxth	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	3306      	adds	r3, #6
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	4413      	add	r3, r2
 8004480:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800448a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800448c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800448e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d019      	beq.n	80044ca <PCD_EP_ISR_Handler+0x1f0>
 8004496:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d015      	beq.n	80044ca <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6818      	ldr	r0, [r3, #0]
 80044a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044a4:	6959      	ldr	r1, [r3, #20]
 80044a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044a8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80044aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ac:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	f006 f853 	bl	800a55a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80044b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044b6:	695a      	ldr	r2, [r3, #20]
 80044b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	441a      	add	r2, r3
 80044be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80044c2:	2100      	movs	r1, #0
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f007 fe65 	bl	800c194 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	881b      	ldrh	r3, [r3, #0]
 80044d0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80044d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80044d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f040 82bd 	bne.w	8004a5c <PCD_EP_ISR_Handler+0x782>
 80044e2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80044e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80044ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80044ee:	f000 82b5 	beq.w	8004a5c <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	61bb      	str	r3, [r7, #24]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004500:	b29b      	uxth	r3, r3
 8004502:	461a      	mov	r2, r3
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	4413      	add	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	881b      	ldrh	r3, [r3, #0]
 8004516:	b29b      	uxth	r3, r3
 8004518:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800451c:	b29a      	uxth	r2, r3
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	801a      	strh	r2, [r3, #0]
 8004522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	2b3e      	cmp	r3, #62	@ 0x3e
 8004528:	d91d      	bls.n	8004566 <PCD_EP_ISR_Handler+0x28c>
 800452a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	095b      	lsrs	r3, r3, #5
 8004530:	647b      	str	r3, [r7, #68]	@ 0x44
 8004532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	2b00      	cmp	r3, #0
 800453c:	d102      	bne.n	8004544 <PCD_EP_ISR_Handler+0x26a>
 800453e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004540:	3b01      	subs	r3, #1
 8004542:	647b      	str	r3, [r7, #68]	@ 0x44
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	b29a      	uxth	r2, r3
 800454a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800454c:	b29b      	uxth	r3, r3
 800454e:	029b      	lsls	r3, r3, #10
 8004550:	b29b      	uxth	r3, r3
 8004552:	4313      	orrs	r3, r2
 8004554:	b29b      	uxth	r3, r3
 8004556:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800455a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800455e:	b29a      	uxth	r2, r3
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	801a      	strh	r2, [r3, #0]
 8004564:	e026      	b.n	80045b4 <PCD_EP_ISR_Handler+0x2da>
 8004566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10a      	bne.n	8004584 <PCD_EP_ISR_Handler+0x2aa>
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	881b      	ldrh	r3, [r3, #0]
 8004572:	b29b      	uxth	r3, r3
 8004574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800457c:	b29a      	uxth	r2, r3
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	801a      	strh	r2, [r3, #0]
 8004582:	e017      	b.n	80045b4 <PCD_EP_ISR_Handler+0x2da>
 8004584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	085b      	lsrs	r3, r3, #1
 800458a:	647b      	str	r3, [r7, #68]	@ 0x44
 800458c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <PCD_EP_ISR_Handler+0x2c4>
 8004598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800459a:	3301      	adds	r3, #1
 800459c:	647b      	str	r3, [r7, #68]	@ 0x44
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	029b      	lsls	r3, r3, #10
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	4313      	orrs	r3, r2
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045c4:	827b      	strh	r3, [r7, #18]
 80045c6:	8a7b      	ldrh	r3, [r7, #18]
 80045c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80045cc:	827b      	strh	r3, [r7, #18]
 80045ce:	8a7b      	ldrh	r3, [r7, #18]
 80045d0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80045d4:	827b      	strh	r3, [r7, #18]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	8a7b      	ldrh	r3, [r7, #18]
 80045dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	8013      	strh	r3, [r2, #0]
 80045f0:	e234      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	461a      	mov	r2, r3
 80045f8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4413      	add	r3, r2
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004606:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800460a:	2b00      	cmp	r3, #0
 800460c:	f280 80fc 	bge.w	8004808 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	461a      	mov	r2, r3
 8004616:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	881b      	ldrh	r3, [r3, #0]
 8004620:	b29a      	uxth	r2, r3
 8004622:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004626:	4013      	ands	r3, r2
 8004628:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	461a      	mov	r2, r3
 8004632:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800463e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004642:	b292      	uxth	r2, r2
 8004644:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004646:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800464a:	4613      	mov	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	4413      	add	r3, r2
 800465a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800465c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465e:	7b1b      	ldrb	r3, [r3, #12]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d125      	bne.n	80046b0 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800466c:	b29b      	uxth	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4413      	add	r3, r2
 8004678:	3306      	adds	r3, #6
 800467a:	005b      	lsls	r3, r3, #1
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6812      	ldr	r2, [r2, #0]
 8004680:	4413      	add	r3, r2
 8004682:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004686:	881b      	ldrh	r3, [r3, #0]
 8004688:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800468c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8004690:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004694:	2b00      	cmp	r3, #0
 8004696:	f000 8092 	beq.w	80047be <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6818      	ldr	r0, [r3, #0]
 800469e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046a0:	6959      	ldr	r1, [r3, #20]
 80046a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046a4:	88da      	ldrh	r2, [r3, #6]
 80046a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80046aa:	f005 ff56 	bl	800a55a <USB_ReadPMA>
 80046ae:	e086      	b.n	80047be <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80046b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046b2:	78db      	ldrb	r3, [r3, #3]
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d10a      	bne.n	80046ce <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80046b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80046bc:	461a      	mov	r2, r3
 80046be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f9d9 	bl	8004a78 <HAL_PCD_EP_DB_Receive>
 80046c6:	4603      	mov	r3, r0
 80046c8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80046cc:	e077      	b.n	80047be <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	461a      	mov	r2, r3
 80046d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	461a      	mov	r2, r3
 80046f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	441a      	add	r2, r3
 80046fa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80046fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004702:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800470a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800470e:	b29b      	uxth	r3, r3
 8004710:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4413      	add	r3, r2
 8004720:	881b      	ldrh	r3, [r3, #0]
 8004722:	b29b      	uxth	r3, r3
 8004724:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d024      	beq.n	8004776 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004734:	b29b      	uxth	r3, r3
 8004736:	461a      	mov	r2, r3
 8004738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800473a:	781b      	ldrb	r3, [r3, #0]
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	4413      	add	r3, r2
 8004740:	3302      	adds	r3, #2
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6812      	ldr	r2, [r2, #0]
 8004748:	4413      	add	r3, r2
 800474a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800474e:	881b      	ldrh	r3, [r3, #0]
 8004750:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004754:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004758:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800475c:	2b00      	cmp	r3, #0
 800475e:	d02e      	beq.n	80047be <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004766:	6959      	ldr	r1, [r3, #20]
 8004768:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800476a:	891a      	ldrh	r2, [r3, #8]
 800476c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004770:	f005 fef3 	bl	800a55a <USB_ReadPMA>
 8004774:	e023      	b.n	80047be <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800477e:	b29b      	uxth	r3, r3
 8004780:	461a      	mov	r2, r3
 8004782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	4413      	add	r3, r2
 800478a:	3306      	adds	r3, #6
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6812      	ldr	r2, [r2, #0]
 8004792:	4413      	add	r3, r2
 8004794:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004798:	881b      	ldrh	r3, [r3, #0]
 800479a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800479e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80047a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d009      	beq.n	80047be <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047b0:	6959      	ldr	r1, [r3, #20]
 80047b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047b4:	895a      	ldrh	r2, [r3, #10]
 80047b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047ba:	f005 fece 	bl	800a55a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80047be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047c0:	69da      	ldr	r2, [r3, #28]
 80047c2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047c6:	441a      	add	r2, r3
 80047c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ca:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80047cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ce:	695a      	ldr	r2, [r3, #20]
 80047d0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047d4:	441a      	add	r2, r3
 80047d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047d8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80047da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <PCD_EP_ISR_Handler+0x514>
 80047e2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80047e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d206      	bcs.n	80047fc <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80047ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	4619      	mov	r1, r3
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f007 fccd 	bl	800c194 <HAL_PCD_DataOutStageCallback>
 80047fa:	e005      	b.n	8004808 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004802:	4618      	mov	r0, r3
 8004804:	f004 f974 	bl	8008af0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004808:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800480c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 8123 	beq.w	8004a5c <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8004816:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800481a:	4613      	mov	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4413      	add	r3, r2
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	3310      	adds	r3, #16
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	4413      	add	r3, r2
 8004828:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	4413      	add	r3, r2
 8004838:	881b      	ldrh	r3, [r3, #0]
 800483a:	b29b      	uxth	r3, r3
 800483c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004844:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	461a      	mov	r2, r3
 800484e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	441a      	add	r2, r3
 8004856:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800485a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800485e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004862:	b29b      	uxth	r3, r3
 8004864:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004868:	78db      	ldrb	r3, [r3, #3]
 800486a:	2b01      	cmp	r3, #1
 800486c:	f040 80a2 	bne.w	80049b4 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8004870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004872:	2200      	movs	r2, #0
 8004874:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004878:	7b1b      	ldrb	r3, [r3, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 8093 	beq.w	80049a6 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004880:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004888:	2b00      	cmp	r3, #0
 800488a:	d046      	beq.n	800491a <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800488c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488e:	785b      	ldrb	r3, [r3, #1]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d126      	bne.n	80048e2 <PCD_EP_ISR_Handler+0x608>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	627b      	str	r3, [r7, #36]	@ 0x24
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	461a      	mov	r2, r3
 80048a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a8:	4413      	add	r3, r2
 80048aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	011a      	lsls	r2, r3, #4
 80048b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b4:	4413      	add	r3, r2
 80048b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80048ba:	623b      	str	r3, [r7, #32]
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	6a3b      	ldr	r3, [r7, #32]
 80048ca:	801a      	strh	r2, [r3, #0]
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	881b      	ldrh	r3, [r3, #0]
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048da:	b29a      	uxth	r2, r3
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	801a      	strh	r2, [r3, #0]
 80048e0:	e061      	b.n	80049a6 <PCD_EP_ISR_Handler+0x6cc>
 80048e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048e4:	785b      	ldrb	r3, [r3, #1]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d15d      	bne.n	80049a6 <PCD_EP_ISR_Handler+0x6cc>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	461a      	mov	r2, r3
 80048fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fe:	4413      	add	r3, r2
 8004900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	011a      	lsls	r2, r3, #4
 8004908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800490a:	4413      	add	r3, r2
 800490c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004910:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004914:	2200      	movs	r2, #0
 8004916:	801a      	strh	r2, [r3, #0]
 8004918:	e045      	b.n	80049a6 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004922:	785b      	ldrb	r3, [r3, #1]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d126      	bne.n	8004976 <PCD_EP_ISR_Handler+0x69c>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	637b      	str	r3, [r7, #52]	@ 0x34
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004936:	b29b      	uxth	r3, r3
 8004938:	461a      	mov	r2, r3
 800493a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493c:	4413      	add	r3, r2
 800493e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	011a      	lsls	r2, r3, #4
 8004946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004948:	4413      	add	r3, r2
 800494a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800494e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004952:	881b      	ldrh	r3, [r3, #0]
 8004954:	b29b      	uxth	r3, r3
 8004956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800495a:	b29a      	uxth	r2, r3
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	801a      	strh	r2, [r3, #0]
 8004960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004962:	881b      	ldrh	r3, [r3, #0]
 8004964:	b29b      	uxth	r3, r3
 8004966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800496a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800496e:	b29a      	uxth	r2, r3
 8004970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004972:	801a      	strh	r2, [r3, #0]
 8004974:	e017      	b.n	80049a6 <PCD_EP_ISR_Handler+0x6cc>
 8004976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004978:	785b      	ldrb	r3, [r3, #1]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d113      	bne.n	80049a6 <PCD_EP_ISR_Handler+0x6cc>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004986:	b29b      	uxth	r3, r3
 8004988:	461a      	mov	r2, r3
 800498a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498c:	4413      	add	r3, r2
 800498e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	011a      	lsls	r2, r3, #4
 8004996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004998:	4413      	add	r3, r2
 800499a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800499e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a2:	2200      	movs	r2, #0
 80049a4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	4619      	mov	r1, r3
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f007 fc0c 	bl	800c1ca <HAL_PCD_DataInStageCallback>
 80049b2:	e053      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80049b4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80049b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d146      	bne.n	8004a4e <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	461a      	mov	r2, r3
 80049cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	4413      	add	r3, r2
 80049d4:	3302      	adds	r3, #2
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6812      	ldr	r2, [r2, #0]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049e8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80049ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049ee:	699a      	ldr	r2, [r3, #24]
 80049f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d907      	bls.n	8004a08 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80049f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049fa:	699a      	ldr	r2, [r3, #24]
 80049fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a00:	1ad2      	subs	r2, r2, r3
 8004a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a04:	619a      	str	r2, [r3, #24]
 8004a06:	e002      	b.n	8004a0e <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8004a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d106      	bne.n	8004a24 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f007 fbd4 	bl	800c1ca <HAL_PCD_DataInStageCallback>
 8004a22:	e01b      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004a24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a26:	695a      	ldr	r2, [r3, #20]
 8004a28:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a2c:	441a      	add	r2, r3
 8004a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a30:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a34:	69da      	ldr	r2, [r3, #28]
 8004a36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004a3a:	441a      	add	r2, r3
 8004a3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a3e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a46:	4618      	mov	r0, r3
 8004a48:	f004 f852 	bl	8008af0 <USB_EPStartXfer>
 8004a4c:	e006      	b.n	8004a5c <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004a4e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004a52:	461a      	mov	r2, r3
 8004a54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f91b 	bl	8004c92 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	b21b      	sxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f6ff ac3b 	blt.w	80042e4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3758      	adds	r7, #88	@ 0x58
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b088      	sub	sp, #32
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	4613      	mov	r3, r2
 8004a84:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a86:	88fb      	ldrh	r3, [r7, #6]
 8004a88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d07e      	beq.n	8004b8e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	00db      	lsls	r3, r3, #3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	3302      	adds	r3, #2
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	6812      	ldr	r2, [r2, #0]
 8004aac:	4413      	add	r3, r2
 8004aae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	8b7b      	ldrh	r3, [r7, #26]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d306      	bcc.n	8004ad2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	699a      	ldr	r2, [r3, #24]
 8004ac8:	8b7b      	ldrh	r3, [r7, #26]
 8004aca:	1ad2      	subs	r2, r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	619a      	str	r2, [r3, #24]
 8004ad0:	e002      	b.n	8004ad8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d123      	bne.n	8004b28 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	881b      	ldrh	r3, [r3, #0]
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afa:	833b      	strh	r3, [r7, #24]
 8004afc:	8b3b      	ldrh	r3, [r7, #24]
 8004afe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004b02:	833b      	strh	r3, [r7, #24]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	461a      	mov	r2, r3
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	441a      	add	r2, r3
 8004b12:	8b3b      	ldrh	r3, [r7, #24]
 8004b14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d01f      	beq.n	8004b72 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	461a      	mov	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b4c:	82fb      	strh	r3, [r7, #22]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	441a      	add	r2, r3
 8004b5c:	8afb      	ldrh	r3, [r7, #22]
 8004b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004b72:	8b7b      	ldrh	r3, [r7, #26]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 8087 	beq.w	8004c88 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6818      	ldr	r0, [r3, #0]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	6959      	ldr	r1, [r3, #20]
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	891a      	ldrh	r2, [r3, #8]
 8004b86:	8b7b      	ldrh	r3, [r7, #26]
 8004b88:	f005 fce7 	bl	800a55a <USB_ReadPMA>
 8004b8c:	e07c      	b.n	8004c88 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	461a      	mov	r2, r3
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	00db      	lsls	r3, r3, #3
 8004ba0:	4413      	add	r3, r2
 8004ba2:	3306      	adds	r3, #6
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	6812      	ldr	r2, [r2, #0]
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bb6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	699a      	ldr	r2, [r3, #24]
 8004bbc:	8b7b      	ldrh	r3, [r7, #26]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d306      	bcc.n	8004bd0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	699a      	ldr	r2, [r3, #24]
 8004bc6:	8b7b      	ldrh	r3, [r7, #26]
 8004bc8:	1ad2      	subs	r2, r2, r3
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	619a      	str	r2, [r3, #24]
 8004bce:	e002      	b.n	8004bd6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d123      	bne.n	8004c26 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	461a      	mov	r2, r3
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	4413      	add	r3, r2
 8004bec:	881b      	ldrh	r3, [r3, #0]
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bf8:	83fb      	strh	r3, [r7, #30]
 8004bfa:	8bfb      	ldrh	r3, [r7, #30]
 8004bfc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c00:	83fb      	strh	r3, [r7, #30]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	461a      	mov	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	441a      	add	r2, r3
 8004c10:	8bfb      	ldrh	r3, [r7, #30]
 8004c12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11f      	bne.n	8004c70 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c4a:	83bb      	strh	r3, [r7, #28]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	461a      	mov	r2, r3
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	441a      	add	r2, r3
 8004c5a:	8bbb      	ldrh	r3, [r7, #28]
 8004c5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c68:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004c70:	8b7b      	ldrh	r3, [r7, #26]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d008      	beq.n	8004c88 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	6959      	ldr	r1, [r3, #20]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	895a      	ldrh	r2, [r3, #10]
 8004c82:	8b7b      	ldrh	r3, [r7, #26]
 8004c84:	f005 fc69 	bl	800a55a <USB_ReadPMA>
    }
  }

  return count;
 8004c88:	8b7b      	ldrh	r3, [r7, #26]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3720      	adds	r7, #32
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b0a4      	sub	sp, #144	@ 0x90
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004ca0:	88fb      	ldrh	r3, [r7, #6]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 81dd 	beq.w	8005066 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	3302      	adds	r3, #2
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	4413      	add	r3, r2
 8004cca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cd4:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	699a      	ldr	r2, [r3, #24]
 8004cdc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d907      	bls.n	8004cf4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	699a      	ldr	r2, [r3, #24]
 8004ce8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cec:	1ad2      	subs	r2, r2, r3
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	619a      	str	r2, [r3, #24]
 8004cf2:	e002      	b.n	8004cfa <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f040 80b9 	bne.w	8004e76 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	785b      	ldrb	r3, [r3, #1]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d126      	bne.n	8004d5a <HAL_PCD_EP_DB_Transmit+0xc8>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d20:	4413      	add	r3, r2
 8004d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	011a      	lsls	r2, r3, #4
 8004d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2c:	4413      	add	r3, r2
 8004d2e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d42:	801a      	strh	r2, [r3, #0]
 8004d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d56:	801a      	strh	r2, [r3, #0]
 8004d58:	e01a      	b.n	8004d90 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	785b      	ldrb	r3, [r3, #1]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d116      	bne.n	8004d90 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	461a      	mov	r2, r3
 8004d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d76:	4413      	add	r3, r2
 8004d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	011a      	lsls	r2, r3, #4
 8004d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d82:	4413      	add	r3, r2
 8004d84:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d88:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	785b      	ldrb	r3, [r3, #1]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d126      	bne.n	8004dec <HAL_PCD_EP_DB_Transmit+0x15a>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	4413      	add	r3, r2
 8004db4:	61fb      	str	r3, [r7, #28]
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	011a      	lsls	r2, r3, #4
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004dc4:	61bb      	str	r3, [r7, #24]
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	881b      	ldrh	r3, [r3, #0]
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	801a      	strh	r2, [r3, #0]
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004de0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	801a      	strh	r2, [r3, #0]
 8004dea:	e017      	b.n	8004e1c <HAL_PCD_EP_DB_Transmit+0x18a>
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	785b      	ldrb	r3, [r3, #1]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d113      	bne.n	8004e1c <HAL_PCD_EP_DB_Transmit+0x18a>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	461a      	mov	r2, r3
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	4413      	add	r3, r2
 8004e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	011a      	lsls	r2, r3, #4
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0e:	4413      	add	r3, r2
 8004e10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004e14:	623b      	str	r3, [r7, #32]
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	4619      	mov	r1, r3
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f007 f9d1 	bl	800c1ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004e28:	88fb      	ldrh	r3, [r7, #6]
 8004e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 82fc 	beq.w	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	461a      	mov	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	881b      	ldrh	r3, [r3, #0]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e4e:	82fb      	strh	r3, [r7, #22]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	461a      	mov	r2, r3
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	441a      	add	r2, r3
 8004e5e:	8afb      	ldrh	r3, [r7, #22]
 8004e60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	8013      	strh	r3, [r2, #0]
 8004e74:	e2da      	b.n	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d021      	beq.n	8004ec4 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	461a      	mov	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	4413      	add	r3, r2
 8004e8e:	881b      	ldrh	r3, [r3, #0]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e9a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	441a      	add	r2, r3
 8004eac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004eb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004eb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	f040 82ae 	bne.w	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	695a      	ldr	r2, [r3, #20]
 8004ed4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ed8:	441a      	add	r2, r3
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	69da      	ldr	r2, [r3, #28]
 8004ee2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004ee6:	441a      	add	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	6a1a      	ldr	r2, [r3, #32]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d30b      	bcc.n	8004f10 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	6a1a      	ldr	r2, [r3, #32]
 8004f04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f08:	1ad2      	subs	r2, r2, r3
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	621a      	str	r2, [r3, #32]
 8004f0e:	e017      	b.n	8004f40 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d108      	bne.n	8004f2a <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004f18:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004f1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004f28:	e00a      	b.n	8004f40 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	785b      	ldrb	r3, [r3, #1]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d165      	bne.n	8005014 <HAL_PCD_EP_DB_Transmit+0x382>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	461a      	mov	r2, r3
 8004f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f5c:	4413      	add	r3, r2
 8004f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	011a      	lsls	r2, r3, #4
 8004f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f68:	4413      	add	r3, r2
 8004f6a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7e:	801a      	strh	r2, [r3, #0]
 8004f80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f84:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f86:	d91d      	bls.n	8004fc4 <HAL_PCD_EP_DB_Transmit+0x332>
 8004f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f8c:	095b      	lsrs	r3, r3, #5
 8004f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f94:	f003 031f 	and.w	r3, r3, #31
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d102      	bne.n	8004fa2 <HAL_PCD_EP_DB_Transmit+0x310>
 8004f9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	029b      	lsls	r3, r3, #10
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc0:	801a      	strh	r2, [r3, #0]
 8004fc2:	e044      	b.n	800504e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004fc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <HAL_PCD_EP_DB_Transmit+0x350>
 8004fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fce:	881b      	ldrh	r3, [r3, #0]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fde:	801a      	strh	r2, [r3, #0]
 8004fe0:	e035      	b.n	800504e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004fe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fe6:	085b      	lsrs	r3, r3, #1
 8004fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_PCD_EP_DB_Transmit+0x36a>
 8004ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	b29a      	uxth	r2, r3
 8005002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005004:	b29b      	uxth	r3, r3
 8005006:	029b      	lsls	r3, r3, #10
 8005008:	b29b      	uxth	r3, r3
 800500a:	4313      	orrs	r3, r2
 800500c:	b29a      	uxth	r2, r3
 800500e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005010:	801a      	strh	r2, [r3, #0]
 8005012:	e01c      	b.n	800504e <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	785b      	ldrb	r3, [r3, #1]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d118      	bne.n	800504e <HAL_PCD_EP_DB_Transmit+0x3bc>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	647b      	str	r3, [r7, #68]	@ 0x44
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800502a:	b29b      	uxth	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005030:	4413      	add	r3, r2
 8005032:	647b      	str	r3, [r7, #68]	@ 0x44
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	011a      	lsls	r2, r3, #4
 800503a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800503c:	4413      	add	r3, r2
 800503e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005042:	643b      	str	r3, [r7, #64]	@ 0x40
 8005044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005048:	b29a      	uxth	r2, r3
 800504a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800504c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6818      	ldr	r0, [r3, #0]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	6959      	ldr	r1, [r3, #20]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	891a      	ldrh	r2, [r3, #8]
 800505a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800505e:	b29b      	uxth	r3, r3
 8005060:	f005 fa35 	bl	800a4ce <USB_WritePMA>
 8005064:	e1e2      	b.n	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800506e:	b29b      	uxth	r3, r3
 8005070:	461a      	mov	r2, r3
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	4413      	add	r3, r2
 800507a:	3306      	adds	r3, #6
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	6812      	ldr	r2, [r2, #0]
 8005082:	4413      	add	r3, r2
 8005084:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005088:	881b      	ldrh	r3, [r3, #0]
 800508a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800508e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800509a:	429a      	cmp	r2, r3
 800509c:	d307      	bcc.n	80050ae <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80050a6:	1ad2      	subs	r2, r2, r3
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	619a      	str	r2, [r3, #24]
 80050ac:	e002      	b.n	80050b4 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2200      	movs	r2, #0
 80050b2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f040 80c0 	bne.w	800523e <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	785b      	ldrb	r3, [r3, #1]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d126      	bne.n	8005114 <HAL_PCD_EP_DB_Transmit+0x482>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	461a      	mov	r2, r3
 80050d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80050da:	4413      	add	r3, r2
 80050dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	011a      	lsls	r2, r3, #4
 80050e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80050e6:	4413      	add	r3, r2
 80050e8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80050ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050f0:	881b      	ldrh	r3, [r3, #0]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050fc:	801a      	strh	r2, [r3, #0]
 80050fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005100:	881b      	ldrh	r3, [r3, #0]
 8005102:	b29b      	uxth	r3, r3
 8005104:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005108:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800510c:	b29a      	uxth	r2, r3
 800510e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005110:	801a      	strh	r2, [r3, #0]
 8005112:	e01a      	b.n	800514a <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	785b      	ldrb	r3, [r3, #1]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d116      	bne.n	800514a <HAL_PCD_EP_DB_Transmit+0x4b8>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	667b      	str	r3, [r7, #100]	@ 0x64
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800512a:	b29b      	uxth	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005130:	4413      	add	r3, r2
 8005132:	667b      	str	r3, [r7, #100]	@ 0x64
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	011a      	lsls	r2, r3, #4
 800513a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800513c:	4413      	add	r3, r2
 800513e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005142:	663b      	str	r3, [r7, #96]	@ 0x60
 8005144:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005146:	2200      	movs	r2, #0
 8005148:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	785b      	ldrb	r3, [r3, #1]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d12b      	bne.n	80051b0 <HAL_PCD_EP_DB_Transmit+0x51e>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005166:	b29b      	uxth	r3, r3
 8005168:	461a      	mov	r2, r3
 800516a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800516c:	4413      	add	r3, r2
 800516e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	011a      	lsls	r2, r3, #4
 8005176:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005178:	4413      	add	r3, r2
 800517a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800517e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005182:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	b29b      	uxth	r3, r3
 800518a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800518e:	b29a      	uxth	r2, r3
 8005190:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005194:	801a      	strh	r2, [r3, #0]
 8005196:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800519a:	881b      	ldrh	r3, [r3, #0]
 800519c:	b29b      	uxth	r3, r3
 800519e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051ac:	801a      	strh	r2, [r3, #0]
 80051ae:	e017      	b.n	80051e0 <HAL_PCD_EP_DB_Transmit+0x54e>
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	785b      	ldrb	r3, [r3, #1]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d113      	bne.n	80051e0 <HAL_PCD_EP_DB_Transmit+0x54e>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	461a      	mov	r2, r3
 80051c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051c6:	4413      	add	r3, r2
 80051c8:	677b      	str	r3, [r7, #116]	@ 0x74
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	011a      	lsls	r2, r3, #4
 80051d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051d2:	4413      	add	r3, r2
 80051d4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80051da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051dc:	2200      	movs	r2, #0
 80051de:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	4619      	mov	r1, r3
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f006 ffef 	bl	800c1ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80051ec:	88fb      	ldrh	r3, [r7, #6]
 80051ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f040 811a 	bne.w	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	b29b      	uxth	r3, r3
 800520a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800520e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005212:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	441a      	add	r2, r3
 8005224:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800522c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005238:	b29b      	uxth	r3, r3
 800523a:	8013      	strh	r3, [r2, #0]
 800523c:	e0f6      	b.n	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800523e:	88fb      	ldrh	r3, [r7, #6]
 8005240:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d121      	bne.n	800528c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	461a      	mov	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	b29b      	uxth	r3, r3
 800525a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800525e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005262:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	461a      	mov	r2, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	441a      	add	r2, r3
 8005274:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800527c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005280:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005288:	b29b      	uxth	r3, r3
 800528a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005292:	2b01      	cmp	r3, #1
 8005294:	f040 80ca 	bne.w	800542c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052a0:	441a      	add	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	69da      	ldr	r2, [r3, #28]
 80052aa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052ae:	441a      	add	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	6a1a      	ldr	r2, [r3, #32]
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d30b      	bcc.n	80052d8 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	6a1a      	ldr	r2, [r3, #32]
 80052cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052d0:	1ad2      	subs	r2, r2, r3
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	621a      	str	r2, [r3, #32]
 80052d6:	e017      	b.n	8005308 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d108      	bne.n	80052f2 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80052e0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80052e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80052f0:	e00a      	b.n	8005308 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	2200      	movs	r2, #0
 80052fe:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	657b      	str	r3, [r7, #84]	@ 0x54
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	785b      	ldrb	r3, [r3, #1]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d165      	bne.n	80053e2 <HAL_PCD_EP_DB_Transmit+0x750>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005324:	b29b      	uxth	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800532a:	4413      	add	r3, r2
 800532c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	011a      	lsls	r2, r3, #4
 8005334:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005336:	4413      	add	r3, r2
 8005338:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800533c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800533e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005340:	881b      	ldrh	r3, [r3, #0]
 8005342:	b29b      	uxth	r3, r3
 8005344:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005348:	b29a      	uxth	r2, r3
 800534a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800534c:	801a      	strh	r2, [r3, #0]
 800534e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005352:	2b3e      	cmp	r3, #62	@ 0x3e
 8005354:	d91d      	bls.n	8005392 <HAL_PCD_EP_DB_Transmit+0x700>
 8005356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800535a:	095b      	lsrs	r3, r3, #5
 800535c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800535e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005362:	f003 031f 	and.w	r3, r3, #31
 8005366:	2b00      	cmp	r3, #0
 8005368:	d102      	bne.n	8005370 <HAL_PCD_EP_DB_Transmit+0x6de>
 800536a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800536c:	3b01      	subs	r3, #1
 800536e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	b29a      	uxth	r2, r3
 8005376:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005378:	b29b      	uxth	r3, r3
 800537a:	029b      	lsls	r3, r3, #10
 800537c:	b29b      	uxth	r3, r3
 800537e:	4313      	orrs	r3, r2
 8005380:	b29b      	uxth	r3, r3
 8005382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800538a:	b29a      	uxth	r2, r3
 800538c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800538e:	801a      	strh	r2, [r3, #0]
 8005390:	e041      	b.n	8005416 <HAL_PCD_EP_DB_Transmit+0x784>
 8005392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10a      	bne.n	80053b0 <HAL_PCD_EP_DB_Transmit+0x71e>
 800539a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	b29b      	uxth	r3, r3
 80053a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053ac:	801a      	strh	r2, [r3, #0]
 80053ae:	e032      	b.n	8005416 <HAL_PCD_EP_DB_Transmit+0x784>
 80053b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053b4:	085b      	lsrs	r3, r3, #1
 80053b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <HAL_PCD_EP_DB_Transmit+0x738>
 80053c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053c6:	3301      	adds	r3, #1
 80053c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053cc:	881b      	ldrh	r3, [r3, #0]
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	029b      	lsls	r3, r3, #10
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	4313      	orrs	r3, r2
 80053da:	b29a      	uxth	r2, r3
 80053dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053de:	801a      	strh	r2, [r3, #0]
 80053e0:	e019      	b.n	8005416 <HAL_PCD_EP_DB_Transmit+0x784>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	785b      	ldrb	r3, [r3, #1]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d115      	bne.n	8005416 <HAL_PCD_EP_DB_Transmit+0x784>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	461a      	mov	r2, r3
 80053f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053f8:	4413      	add	r3, r2
 80053fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	011a      	lsls	r2, r3, #4
 8005402:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005404:	4413      	add	r3, r2
 8005406:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800540a:	653b      	str	r3, [r7, #80]	@ 0x50
 800540c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005410:	b29a      	uxth	r2, r3
 8005412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005414:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6818      	ldr	r0, [r3, #0]
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	6959      	ldr	r1, [r3, #20]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	895a      	ldrh	r2, [r3, #10]
 8005422:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005426:	b29b      	uxth	r3, r3
 8005428:	f005 f851 	bl	800a4ce <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	461a      	mov	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	881b      	ldrh	r3, [r3, #0]
 800543c:	b29b      	uxth	r3, r3
 800543e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005442:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005446:	82bb      	strh	r3, [r7, #20]
 8005448:	8abb      	ldrh	r3, [r7, #20]
 800544a:	f083 0310 	eor.w	r3, r3, #16
 800544e:	82bb      	strh	r3, [r7, #20]
 8005450:	8abb      	ldrh	r3, [r7, #20]
 8005452:	f083 0320 	eor.w	r3, r3, #32
 8005456:	82bb      	strh	r3, [r7, #20]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	461a      	mov	r2, r3
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	441a      	add	r2, r3
 8005466:	8abb      	ldrh	r3, [r7, #20]
 8005468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800546c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005478:	b29b      	uxth	r3, r3
 800547a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3790      	adds	r7, #144	@ 0x90
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005486:	b480      	push	{r7}
 8005488:	b087      	sub	sp, #28
 800548a:	af00      	add	r7, sp, #0
 800548c:	60f8      	str	r0, [r7, #12]
 800548e:	607b      	str	r3, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	817b      	strh	r3, [r7, #10]
 8005494:	4613      	mov	r3, r2
 8005496:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005498:	897b      	ldrh	r3, [r7, #10]
 800549a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800549e:	b29b      	uxth	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d00b      	beq.n	80054bc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054a4:	897b      	ldrh	r3, [r7, #10]
 80054a6:	f003 0207 	and.w	r2, r3, #7
 80054aa:	4613      	mov	r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4413      	add	r3, r2
 80054b0:	00db      	lsls	r3, r3, #3
 80054b2:	3310      	adds	r3, #16
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4413      	add	r3, r2
 80054b8:	617b      	str	r3, [r7, #20]
 80054ba:	e009      	b.n	80054d0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80054bc:	897a      	ldrh	r2, [r7, #10]
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4413      	add	r3, r2
 80054ce:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80054d0:	893b      	ldrh	r3, [r7, #8]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d107      	bne.n	80054e6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2200      	movs	r2, #0
 80054da:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	b29a      	uxth	r2, r3
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	80da      	strh	r2, [r3, #6]
 80054e4:	e00b      	b.n	80054fe <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2201      	movs	r2, #1
 80054ea:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	0c1b      	lsrs	r3, r3, #16
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr
	...

0800550c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e272      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 8087 	beq.w	800563a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800552c:	4b92      	ldr	r3, [pc, #584]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f003 030c 	and.w	r3, r3, #12
 8005534:	2b04      	cmp	r3, #4
 8005536:	d00c      	beq.n	8005552 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005538:	4b8f      	ldr	r3, [pc, #572]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f003 030c 	and.w	r3, r3, #12
 8005540:	2b08      	cmp	r3, #8
 8005542:	d112      	bne.n	800556a <HAL_RCC_OscConfig+0x5e>
 8005544:	4b8c      	ldr	r3, [pc, #560]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800554c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005550:	d10b      	bne.n	800556a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005552:	4b89      	ldr	r3, [pc, #548]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d06c      	beq.n	8005638 <HAL_RCC_OscConfig+0x12c>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d168      	bne.n	8005638 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e24c      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005572:	d106      	bne.n	8005582 <HAL_RCC_OscConfig+0x76>
 8005574:	4b80      	ldr	r3, [pc, #512]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a7f      	ldr	r2, [pc, #508]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800557a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	e02e      	b.n	80055e0 <HAL_RCC_OscConfig+0xd4>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10c      	bne.n	80055a4 <HAL_RCC_OscConfig+0x98>
 800558a:	4b7b      	ldr	r3, [pc, #492]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a7a      	ldr	r2, [pc, #488]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	4b78      	ldr	r3, [pc, #480]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a77      	ldr	r2, [pc, #476]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800559c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	e01d      	b.n	80055e0 <HAL_RCC_OscConfig+0xd4>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055ac:	d10c      	bne.n	80055c8 <HAL_RCC_OscConfig+0xbc>
 80055ae:	4b72      	ldr	r3, [pc, #456]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a71      	ldr	r2, [pc, #452]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a6e      	ldr	r2, [pc, #440]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	e00b      	b.n	80055e0 <HAL_RCC_OscConfig+0xd4>
 80055c8:	4b6b      	ldr	r3, [pc, #428]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a6a      	ldr	r2, [pc, #424]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d2:	6013      	str	r3, [r2, #0]
 80055d4:	4b68      	ldr	r3, [pc, #416]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a67      	ldr	r2, [pc, #412]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80055da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d013      	beq.n	8005610 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e8:	f7fd fdee 	bl	80031c8 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ee:	e008      	b.n	8005602 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055f0:	f7fd fdea 	bl	80031c8 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	2b64      	cmp	r3, #100	@ 0x64
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e200      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005602:	4b5d      	ldr	r3, [pc, #372]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d0f0      	beq.n	80055f0 <HAL_RCC_OscConfig+0xe4>
 800560e:	e014      	b.n	800563a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005610:	f7fd fdda 	bl	80031c8 <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005616:	e008      	b.n	800562a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005618:	f7fd fdd6 	bl	80031c8 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b64      	cmp	r3, #100	@ 0x64
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e1ec      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800562a:	4b53      	ldr	r3, [pc, #332]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1f0      	bne.n	8005618 <HAL_RCC_OscConfig+0x10c>
 8005636:	e000      	b.n	800563a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d063      	beq.n	800570e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005646:	4b4c      	ldr	r3, [pc, #304]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f003 030c 	and.w	r3, r3, #12
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00b      	beq.n	800566a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005652:	4b49      	ldr	r3, [pc, #292]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f003 030c 	and.w	r3, r3, #12
 800565a:	2b08      	cmp	r3, #8
 800565c:	d11c      	bne.n	8005698 <HAL_RCC_OscConfig+0x18c>
 800565e:	4b46      	ldr	r3, [pc, #280]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d116      	bne.n	8005698 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566a:	4b43      	ldr	r3, [pc, #268]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <HAL_RCC_OscConfig+0x176>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d001      	beq.n	8005682 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e1c0      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005682:	4b3d      	ldr	r3, [pc, #244]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	4939      	ldr	r1, [pc, #228]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005692:	4313      	orrs	r3, r2
 8005694:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005696:	e03a      	b.n	800570e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d020      	beq.n	80056e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056a0:	4b36      	ldr	r3, [pc, #216]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a6:	f7fd fd8f 	bl	80031c8 <HAL_GetTick>
 80056aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ac:	e008      	b.n	80056c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056ae:	f7fd fd8b 	bl	80031c8 <HAL_GetTick>
 80056b2:	4602      	mov	r2, r0
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d901      	bls.n	80056c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e1a1      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c0:	4b2d      	ldr	r3, [pc, #180]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d0f0      	beq.n	80056ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	00db      	lsls	r3, r3, #3
 80056da:	4927      	ldr	r1, [pc, #156]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	600b      	str	r3, [r1, #0]
 80056e0:	e015      	b.n	800570e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056e2:	4b26      	ldr	r3, [pc, #152]	@ (800577c <HAL_RCC_OscConfig+0x270>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e8:	f7fd fd6e 	bl	80031c8 <HAL_GetTick>
 80056ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056ee:	e008      	b.n	8005702 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056f0:	f7fd fd6a 	bl	80031c8 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e180      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005702:	4b1d      	ldr	r3, [pc, #116]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1f0      	bne.n	80056f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0308 	and.w	r3, r3, #8
 8005716:	2b00      	cmp	r3, #0
 8005718:	d03a      	beq.n	8005790 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d019      	beq.n	8005756 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005722:	4b17      	ldr	r3, [pc, #92]	@ (8005780 <HAL_RCC_OscConfig+0x274>)
 8005724:	2201      	movs	r2, #1
 8005726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005728:	f7fd fd4e 	bl	80031c8 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005730:	f7fd fd4a 	bl	80031c8 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e160      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005742:	4b0d      	ldr	r3, [pc, #52]	@ (8005778 <HAL_RCC_OscConfig+0x26c>)
 8005744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800574e:	2001      	movs	r0, #1
 8005750:	f000 face 	bl	8005cf0 <RCC_Delay>
 8005754:	e01c      	b.n	8005790 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005756:	4b0a      	ldr	r3, [pc, #40]	@ (8005780 <HAL_RCC_OscConfig+0x274>)
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800575c:	f7fd fd34 	bl	80031c8 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005762:	e00f      	b.n	8005784 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005764:	f7fd fd30 	bl	80031c8 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d908      	bls.n	8005784 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e146      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
 8005776:	bf00      	nop
 8005778:	40021000 	.word	0x40021000
 800577c:	42420000 	.word	0x42420000
 8005780:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005784:	4b92      	ldr	r3, [pc, #584]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1e9      	bne.n	8005764 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 80a6 	beq.w	80058ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800579e:	2300      	movs	r3, #0
 80057a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057a2:	4b8b      	ldr	r3, [pc, #556]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10d      	bne.n	80057ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ae:	4b88      	ldr	r3, [pc, #544]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	4a87      	ldr	r2, [pc, #540]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80057b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057b8:	61d3      	str	r3, [r2, #28]
 80057ba:	4b85      	ldr	r3, [pc, #532]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c2:	60bb      	str	r3, [r7, #8]
 80057c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057c6:	2301      	movs	r3, #1
 80057c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ca:	4b82      	ldr	r3, [pc, #520]	@ (80059d4 <HAL_RCC_OscConfig+0x4c8>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d118      	bne.n	8005808 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057d6:	4b7f      	ldr	r3, [pc, #508]	@ (80059d4 <HAL_RCC_OscConfig+0x4c8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a7e      	ldr	r2, [pc, #504]	@ (80059d4 <HAL_RCC_OscConfig+0x4c8>)
 80057dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057e2:	f7fd fcf1 	bl	80031c8 <HAL_GetTick>
 80057e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e8:	e008      	b.n	80057fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ea:	f7fd fced 	bl	80031c8 <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b64      	cmp	r3, #100	@ 0x64
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e103      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057fc:	4b75      	ldr	r3, [pc, #468]	@ (80059d4 <HAL_RCC_OscConfig+0x4c8>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0f0      	beq.n	80057ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d106      	bne.n	800581e <HAL_RCC_OscConfig+0x312>
 8005810:	4b6f      	ldr	r3, [pc, #444]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	4a6e      	ldr	r2, [pc, #440]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005816:	f043 0301 	orr.w	r3, r3, #1
 800581a:	6213      	str	r3, [r2, #32]
 800581c:	e02d      	b.n	800587a <HAL_RCC_OscConfig+0x36e>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10c      	bne.n	8005840 <HAL_RCC_OscConfig+0x334>
 8005826:	4b6a      	ldr	r3, [pc, #424]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005828:	6a1b      	ldr	r3, [r3, #32]
 800582a:	4a69      	ldr	r2, [pc, #420]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800582c:	f023 0301 	bic.w	r3, r3, #1
 8005830:	6213      	str	r3, [r2, #32]
 8005832:	4b67      	ldr	r3, [pc, #412]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	4a66      	ldr	r2, [pc, #408]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005838:	f023 0304 	bic.w	r3, r3, #4
 800583c:	6213      	str	r3, [r2, #32]
 800583e:	e01c      	b.n	800587a <HAL_RCC_OscConfig+0x36e>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	2b05      	cmp	r3, #5
 8005846:	d10c      	bne.n	8005862 <HAL_RCC_OscConfig+0x356>
 8005848:	4b61      	ldr	r3, [pc, #388]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	4a60      	ldr	r2, [pc, #384]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800584e:	f043 0304 	orr.w	r3, r3, #4
 8005852:	6213      	str	r3, [r2, #32]
 8005854:	4b5e      	ldr	r3, [pc, #376]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	4a5d      	ldr	r2, [pc, #372]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800585a:	f043 0301 	orr.w	r3, r3, #1
 800585e:	6213      	str	r3, [r2, #32]
 8005860:	e00b      	b.n	800587a <HAL_RCC_OscConfig+0x36e>
 8005862:	4b5b      	ldr	r3, [pc, #364]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	4a5a      	ldr	r2, [pc, #360]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	6213      	str	r3, [r2, #32]
 800586e:	4b58      	ldr	r3, [pc, #352]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	4a57      	ldr	r2, [pc, #348]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d015      	beq.n	80058ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005882:	f7fd fca1 	bl	80031c8 <HAL_GetTick>
 8005886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005888:	e00a      	b.n	80058a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588a:	f7fd fc9d 	bl	80031c8 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005898:	4293      	cmp	r3, r2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e0b1      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a0:	4b4b      	ldr	r3, [pc, #300]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0ee      	beq.n	800588a <HAL_RCC_OscConfig+0x37e>
 80058ac:	e014      	b.n	80058d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ae:	f7fd fc8b 	bl	80031c8 <HAL_GetTick>
 80058b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058b4:	e00a      	b.n	80058cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058b6:	f7fd fc87 	bl	80031c8 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e09b      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058cc:	4b40      	ldr	r3, [pc, #256]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1ee      	bne.n	80058b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058d8:	7dfb      	ldrb	r3, [r7, #23]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d105      	bne.n	80058ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058de:	4b3c      	ldr	r3, [pc, #240]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	4a3b      	ldr	r2, [pc, #236]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80058e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	69db      	ldr	r3, [r3, #28]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 8087 	beq.w	8005a02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058f4:	4b36      	ldr	r3, [pc, #216]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f003 030c 	and.w	r3, r3, #12
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d061      	beq.n	80059c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	2b02      	cmp	r3, #2
 8005906:	d146      	bne.n	8005996 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005908:	4b33      	ldr	r3, [pc, #204]	@ (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800590a:	2200      	movs	r2, #0
 800590c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800590e:	f7fd fc5b 	bl	80031c8 <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005914:	e008      	b.n	8005928 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005916:	f7fd fc57 	bl	80031c8 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e06d      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005928:	4b29      	ldr	r3, [pc, #164]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1f0      	bne.n	8005916 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800593c:	d108      	bne.n	8005950 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800593e:	4b24      	ldr	r3, [pc, #144]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	4921      	ldr	r1, [pc, #132]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800594c:	4313      	orrs	r3, r2
 800594e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005950:	4b1f      	ldr	r3, [pc, #124]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a19      	ldr	r1, [r3, #32]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005960:	430b      	orrs	r3, r1
 8005962:	491b      	ldr	r1, [pc, #108]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 8005964:	4313      	orrs	r3, r2
 8005966:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005968:	4b1b      	ldr	r3, [pc, #108]	@ (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800596a:	2201      	movs	r2, #1
 800596c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596e:	f7fd fc2b 	bl	80031c8 <HAL_GetTick>
 8005972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005974:	e008      	b.n	8005988 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005976:	f7fd fc27 	bl	80031c8 <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d901      	bls.n	8005988 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e03d      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005988:	4b11      	ldr	r3, [pc, #68]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d0f0      	beq.n	8005976 <HAL_RCC_OscConfig+0x46a>
 8005994:	e035      	b.n	8005a02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005996:	4b10      	ldr	r3, [pc, #64]	@ (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800599c:	f7fd fc14 	bl	80031c8 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059a4:	f7fd fc10 	bl	80031c8 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e026      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059b6:	4b06      	ldr	r3, [pc, #24]	@ (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1f0      	bne.n	80059a4 <HAL_RCC_OscConfig+0x498>
 80059c2:	e01e      	b.n	8005a02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	69db      	ldr	r3, [r3, #28]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d107      	bne.n	80059dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e019      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
 80059d0:	40021000 	.word	0x40021000
 80059d4:	40007000 	.word	0x40007000
 80059d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059dc:	4b0b      	ldr	r3, [pc, #44]	@ (8005a0c <HAL_RCC_OscConfig+0x500>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d106      	bne.n	80059fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d001      	beq.n	8005a02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40021000 	.word	0x40021000

08005a10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e0d0      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a24:	4b6a      	ldr	r3, [pc, #424]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	683a      	ldr	r2, [r7, #0]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d910      	bls.n	8005a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a32:	4b67      	ldr	r3, [pc, #412]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f023 0207 	bic.w	r2, r3, #7
 8005a3a:	4965      	ldr	r1, [pc, #404]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a42:	4b63      	ldr	r3, [pc, #396]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0307 	and.w	r3, r3, #7
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d001      	beq.n	8005a54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e0b8      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d020      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0304 	and.w	r3, r3, #4
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d005      	beq.n	8005a78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a6c:	4b59      	ldr	r3, [pc, #356]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	4a58      	ldr	r2, [pc, #352]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a72:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0308 	and.w	r3, r3, #8
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d005      	beq.n	8005a90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a84:	4b53      	ldr	r3, [pc, #332]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	4a52      	ldr	r2, [pc, #328]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a8a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005a8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a90:	4b50      	ldr	r3, [pc, #320]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	494d      	ldr	r1, [pc, #308]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d040      	beq.n	8005b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d107      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab6:	4b47      	ldr	r3, [pc, #284]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d115      	bne.n	8005aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e07f      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d107      	bne.n	8005ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ace:	4b41      	ldr	r3, [pc, #260]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e073      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ade:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0302 	and.w	r3, r3, #2
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e06b      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005aee:	4b39      	ldr	r3, [pc, #228]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f023 0203 	bic.w	r2, r3, #3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4936      	ldr	r1, [pc, #216]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b00:	f7fd fb62 	bl	80031c8 <HAL_GetTick>
 8005b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b06:	e00a      	b.n	8005b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b08:	f7fd fb5e 	bl	80031c8 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e053      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1e:	4b2d      	ldr	r3, [pc, #180]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f003 020c 	and.w	r2, r3, #12
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d1eb      	bne.n	8005b08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b30:	4b27      	ldr	r3, [pc, #156]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d210      	bcs.n	8005b60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b3e:	4b24      	ldr	r3, [pc, #144]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f023 0207 	bic.w	r2, r3, #7
 8005b46:	4922      	ldr	r1, [pc, #136]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b4e:	4b20      	ldr	r3, [pc, #128]	@ (8005bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0307 	and.w	r3, r3, #7
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d001      	beq.n	8005b60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e032      	b.n	8005bc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d008      	beq.n	8005b7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b6c:	4b19      	ldr	r3, [pc, #100]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	4916      	ldr	r1, [pc, #88]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0308 	and.w	r3, r3, #8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d009      	beq.n	8005b9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b8a:	4b12      	ldr	r3, [pc, #72]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	00db      	lsls	r3, r3, #3
 8005b98:	490e      	ldr	r1, [pc, #56]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b9e:	f000 f821 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	091b      	lsrs	r3, r3, #4
 8005baa:	f003 030f 	and.w	r3, r3, #15
 8005bae:	490a      	ldr	r1, [pc, #40]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb0:	5ccb      	ldrb	r3, [r1, r3]
 8005bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bb6:	4a09      	ldr	r2, [pc, #36]	@ (8005bdc <HAL_RCC_ClockConfig+0x1cc>)
 8005bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bba:	4b09      	ldr	r3, [pc, #36]	@ (8005be0 <HAL_RCC_ClockConfig+0x1d0>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fd fac0 	bl	8003144 <HAL_InitTick>

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	40022000 	.word	0x40022000
 8005bd4:	40021000 	.word	0x40021000
 8005bd8:	0800f524 	.word	0x0800f524
 8005bdc:	20000044 	.word	0x20000044
 8005be0:	20000048 	.word	0x20000048

08005be4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bea:	2300      	movs	r3, #0
 8005bec:	60fb      	str	r3, [r7, #12]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60bb      	str	r3, [r7, #8]
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8005c78 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f003 030c 	and.w	r3, r3, #12
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d002      	beq.n	8005c14 <HAL_RCC_GetSysClockFreq+0x30>
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d003      	beq.n	8005c1a <HAL_RCC_GetSysClockFreq+0x36>
 8005c12:	e027      	b.n	8005c64 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c14:	4b19      	ldr	r3, [pc, #100]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c16:	613b      	str	r3, [r7, #16]
      break;
 8005c18:	e027      	b.n	8005c6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	0c9b      	lsrs	r3, r3, #18
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	4a17      	ldr	r2, [pc, #92]	@ (8005c80 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c24:	5cd3      	ldrb	r3, [r2, r3]
 8005c26:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d010      	beq.n	8005c54 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c32:	4b11      	ldr	r3, [pc, #68]	@ (8005c78 <HAL_RCC_GetSysClockFreq+0x94>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	0c5b      	lsrs	r3, r3, #17
 8005c38:	f003 0301 	and.w	r3, r3, #1
 8005c3c:	4a11      	ldr	r2, [pc, #68]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c3e:	5cd3      	ldrb	r3, [r2, r3]
 8005c40:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a0d      	ldr	r2, [pc, #52]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c46:	fb03 f202 	mul.w	r2, r3, r2
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	e004      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a0c      	ldr	r2, [pc, #48]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c58:	fb02 f303 	mul.w	r3, r2, r3
 8005c5c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	613b      	str	r3, [r7, #16]
      break;
 8005c62:	e002      	b.n	8005c6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c64:	4b05      	ldr	r3, [pc, #20]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0x98>)
 8005c66:	613b      	str	r3, [r7, #16]
      break;
 8005c68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c6a:	693b      	ldr	r3, [r7, #16]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	371c      	adds	r7, #28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bc80      	pop	{r7}
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	40021000 	.word	0x40021000
 8005c7c:	007a1200 	.word	0x007a1200
 8005c80:	0800f53c 	.word	0x0800f53c
 8005c84:	0800f54c 	.word	0x0800f54c
 8005c88:	003d0900 	.word	0x003d0900

08005c8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c90:	4b02      	ldr	r3, [pc, #8]	@ (8005c9c <HAL_RCC_GetHCLKFreq+0x10>)
 8005c92:	681b      	ldr	r3, [r3, #0]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bc80      	pop	{r7}
 8005c9a:	4770      	bx	lr
 8005c9c:	20000044 	.word	0x20000044

08005ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ca4:	f7ff fff2 	bl	8005c8c <HAL_RCC_GetHCLKFreq>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	0a1b      	lsrs	r3, r3, #8
 8005cb0:	f003 0307 	and.w	r3, r3, #7
 8005cb4:	4903      	ldr	r1, [pc, #12]	@ (8005cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cb6:	5ccb      	ldrb	r3, [r1, r3]
 8005cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40021000 	.word	0x40021000
 8005cc4:	0800f534 	.word	0x0800f534

08005cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ccc:	f7ff ffde 	bl	8005c8c <HAL_RCC_GetHCLKFreq>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	4b05      	ldr	r3, [pc, #20]	@ (8005ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	0adb      	lsrs	r3, r3, #11
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	4903      	ldr	r1, [pc, #12]	@ (8005cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cde:	5ccb      	ldrb	r3, [r1, r3]
 8005ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	40021000 	.word	0x40021000
 8005cec:	0800f534 	.word	0x0800f534

08005cf0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <RCC_Delay+0x34>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8005d28 <RCC_Delay+0x38>)
 8005cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005d02:	0a5b      	lsrs	r3, r3, #9
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d0c:	bf00      	nop
  }
  while (Delay --);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	1e5a      	subs	r2, r3, #1
 8005d12:	60fa      	str	r2, [r7, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1f9      	bne.n	8005d0c <RCC_Delay+0x1c>
}
 8005d18:	bf00      	nop
 8005d1a:	bf00      	nop
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bc80      	pop	{r7}
 8005d22:	4770      	bx	lr
 8005d24:	20000044 	.word	0x20000044
 8005d28:	10624dd3 	.word	0x10624dd3

08005d2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d34:	2300      	movs	r3, #0
 8005d36:	613b      	str	r3, [r7, #16]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d07d      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d4c:	4b4f      	ldr	r3, [pc, #316]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10d      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d58:	4b4c      	ldr	r3, [pc, #304]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d5a:	69db      	ldr	r3, [r3, #28]
 8005d5c:	4a4b      	ldr	r2, [pc, #300]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d62:	61d3      	str	r3, [r2, #28]
 8005d64:	4b49      	ldr	r3, [pc, #292]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d66:	69db      	ldr	r3, [r3, #28]
 8005d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d70:	2301      	movs	r3, #1
 8005d72:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d74:	4b46      	ldr	r3, [pc, #280]	@ (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d118      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d80:	4b43      	ldr	r3, [pc, #268]	@ (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a42      	ldr	r2, [pc, #264]	@ (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d8c:	f7fd fa1c 	bl	80031c8 <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d92:	e008      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d94:	f7fd fa18 	bl	80031c8 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b64      	cmp	r3, #100	@ 0x64
 8005da0:	d901      	bls.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e06d      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da6:	4b3a      	ldr	r3, [pc, #232]	@ (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0f0      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005db2:	4b36      	ldr	r3, [pc, #216]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d02e      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d027      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dd0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dd8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dda:	4b2e      	ldr	r3, [pc, #184]	@ (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ddc:	2201      	movs	r2, #1
 8005dde:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005de0:	4b2c      	ldr	r3, [pc, #176]	@ (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005de6:	4a29      	ldr	r2, [pc, #164]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d014      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df6:	f7fd f9e7 	bl	80031c8 <HAL_GetTick>
 8005dfa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dfc:	e00a      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfe:	f7fd f9e3 	bl	80031c8 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d901      	bls.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e036      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e14:	4b1d      	ldr	r3, [pc, #116]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d0ee      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e20:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	4917      	ldr	r1, [pc, #92]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e32:	7dfb      	ldrb	r3, [r7, #23]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d105      	bne.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e38:	4b14      	ldr	r3, [pc, #80]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e3a:	69db      	ldr	r3, [r3, #28]
 8005e3c:	4a13      	ldr	r2, [pc, #76]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e50:	4b0e      	ldr	r3, [pc, #56]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	490b      	ldr	r1, [pc, #44]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0310 	and.w	r3, r3, #16
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d008      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e6e:	4b07      	ldr	r3, [pc, #28]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	4904      	ldr	r1, [pc, #16]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40007000 	.word	0x40007000
 8005e94:	42420440 	.word	0x42420440

08005e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e041      	b.n	8005f2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d106      	bne.n	8005ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fc fcc0 	bl	8002844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	f000 fe42 	bl	8006b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3708      	adds	r7, #8
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
	...

08005f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d001      	beq.n	8005f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e044      	b.n	8005fda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68da      	ldr	r2, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f042 0201 	orr.w	r2, r2, #1
 8005f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe4 <HAL_TIM_Base_Start_IT+0xac>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f84:	d00e      	beq.n	8005fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a18      	ldr	r2, [pc, #96]	@ (8005fec <HAL_TIM_Base_Start_IT+0xb4>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a16      	ldr	r2, [pc, #88]	@ (8005ff0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a15      	ldr	r2, [pc, #84]	@ (8005ff4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d111      	bne.n	8005fc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 0307 	and.w	r3, r3, #7
 8005fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2b06      	cmp	r3, #6
 8005fb4:	d010      	beq.n	8005fd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc6:	e007      	b.n	8005fd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr
 8005fe4:	40012c00 	.word	0x40012c00
 8005fe8:	40013400 	.word	0x40013400
 8005fec:	40000400 	.word	0x40000400
 8005ff0:	40000800 	.word	0x40000800
 8005ff4:	40000c00 	.word	0x40000c00

08005ff8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e041      	b.n	800608e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d106      	bne.n	8006024 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 f839 	bl	8006096 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	3304      	adds	r3, #4
 8006034:	4619      	mov	r1, r3
 8006036:	4610      	mov	r0, r2
 8006038:	f000 fd92 	bl	8006b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3708      	adds	r7, #8
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006096:	b480      	push	{r7}
 8006098:	b083      	sub	sp, #12
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800609e:	bf00      	nop
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <HAL_TIM_PWM_Start+0x24>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	bf14      	ite	ne
 80060c4:	2301      	movne	r3, #1
 80060c6:	2300      	moveq	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	e022      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d109      	bne.n	80060e6 <HAL_TIM_PWM_Start+0x3e>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b01      	cmp	r3, #1
 80060dc:	bf14      	ite	ne
 80060de:	2301      	movne	r3, #1
 80060e0:	2300      	moveq	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	e015      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	2b08      	cmp	r3, #8
 80060ea:	d109      	bne.n	8006100 <HAL_TIM_PWM_Start+0x58>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	bf14      	ite	ne
 80060f8:	2301      	movne	r3, #1
 80060fa:	2300      	moveq	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	e008      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b01      	cmp	r3, #1
 800610a:	bf14      	ite	ne
 800610c:	2301      	movne	r3, #1
 800610e:	2300      	moveq	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e072      	b.n	8006200 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d104      	bne.n	800612a <HAL_TIM_PWM_Start+0x82>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006128:	e013      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b04      	cmp	r3, #4
 800612e:	d104      	bne.n	800613a <HAL_TIM_PWM_Start+0x92>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2202      	movs	r2, #2
 8006134:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006138:	e00b      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b08      	cmp	r3, #8
 800613e:	d104      	bne.n	800614a <HAL_TIM_PWM_Start+0xa2>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006148:	e003      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2202      	movs	r2, #2
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2201      	movs	r2, #1
 8006158:	6839      	ldr	r1, [r7, #0]
 800615a:	4618      	mov	r0, r3
 800615c:	f001 f8e1 	bl	8007322 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a28      	ldr	r2, [pc, #160]	@ (8006208 <HAL_TIM_PWM_Start+0x160>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d004      	beq.n	8006174 <HAL_TIM_PWM_Start+0xcc>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a27      	ldr	r2, [pc, #156]	@ (800620c <HAL_TIM_PWM_Start+0x164>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d101      	bne.n	8006178 <HAL_TIM_PWM_Start+0xd0>
 8006174:	2301      	movs	r3, #1
 8006176:	e000      	b.n	800617a <HAL_TIM_PWM_Start+0xd2>
 8006178:	2300      	movs	r3, #0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d007      	beq.n	800618e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800618c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a1d      	ldr	r2, [pc, #116]	@ (8006208 <HAL_TIM_PWM_Start+0x160>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d018      	beq.n	80061ca <HAL_TIM_PWM_Start+0x122>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a1b      	ldr	r2, [pc, #108]	@ (800620c <HAL_TIM_PWM_Start+0x164>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <HAL_TIM_PWM_Start+0x122>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061aa:	d00e      	beq.n	80061ca <HAL_TIM_PWM_Start+0x122>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a17      	ldr	r2, [pc, #92]	@ (8006210 <HAL_TIM_PWM_Start+0x168>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d009      	beq.n	80061ca <HAL_TIM_PWM_Start+0x122>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a16      	ldr	r2, [pc, #88]	@ (8006214 <HAL_TIM_PWM_Start+0x16c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d004      	beq.n	80061ca <HAL_TIM_PWM_Start+0x122>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a14      	ldr	r2, [pc, #80]	@ (8006218 <HAL_TIM_PWM_Start+0x170>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d111      	bne.n	80061ee <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f003 0307 	and.w	r3, r3, #7
 80061d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2b06      	cmp	r3, #6
 80061da:	d010      	beq.n	80061fe <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ec:	e007      	b.n	80061fe <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 0201 	orr.w	r2, r2, #1
 80061fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	40012c00 	.word	0x40012c00
 800620c:	40013400 	.word	0x40013400
 8006210:	40000400 	.word	0x40000400
 8006214:	40000800 	.word	0x40000800
 8006218:	40000c00 	.word	0x40000c00

0800621c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e041      	b.n	80062b2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f839 	bl	80062ba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3304      	adds	r3, #4
 8006258:	4619      	mov	r1, r3
 800625a:	4610      	mov	r0, r2
 800625c:	f000 fc80 	bl	8006b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr

080062cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d104      	bne.n	80062ea <HAL_TIM_IC_Start_IT+0x1e>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	e013      	b.n	8006312 <HAL_TIM_IC_Start_IT+0x46>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d104      	bne.n	80062fa <HAL_TIM_IC_Start_IT+0x2e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	e00b      	b.n	8006312 <HAL_TIM_IC_Start_IT+0x46>
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d104      	bne.n	800630a <HAL_TIM_IC_Start_IT+0x3e>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006306:	b2db      	uxtb	r3, r3
 8006308:	e003      	b.n	8006312 <HAL_TIM_IC_Start_IT+0x46>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006310:	b2db      	uxtb	r3, r3
 8006312:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d104      	bne.n	8006324 <HAL_TIM_IC_Start_IT+0x58>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006320:	b2db      	uxtb	r3, r3
 8006322:	e013      	b.n	800634c <HAL_TIM_IC_Start_IT+0x80>
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	2b04      	cmp	r3, #4
 8006328:	d104      	bne.n	8006334 <HAL_TIM_IC_Start_IT+0x68>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006330:	b2db      	uxtb	r3, r3
 8006332:	e00b      	b.n	800634c <HAL_TIM_IC_Start_IT+0x80>
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2b08      	cmp	r3, #8
 8006338:	d104      	bne.n	8006344 <HAL_TIM_IC_Start_IT+0x78>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006340:	b2db      	uxtb	r3, r3
 8006342:	e003      	b.n	800634c <HAL_TIM_IC_Start_IT+0x80>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800634a:	b2db      	uxtb	r3, r3
 800634c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800634e:	7bbb      	ldrb	r3, [r7, #14]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d102      	bne.n	800635a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006354:	7b7b      	ldrb	r3, [r7, #13]
 8006356:	2b01      	cmp	r3, #1
 8006358:	d001      	beq.n	800635e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e0c2      	b.n	80064e4 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d104      	bne.n	800636e <HAL_TIM_IC_Start_IT+0xa2>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2202      	movs	r2, #2
 8006368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800636c:	e013      	b.n	8006396 <HAL_TIM_IC_Start_IT+0xca>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b04      	cmp	r3, #4
 8006372:	d104      	bne.n	800637e <HAL_TIM_IC_Start_IT+0xb2>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800637c:	e00b      	b.n	8006396 <HAL_TIM_IC_Start_IT+0xca>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b08      	cmp	r3, #8
 8006382:	d104      	bne.n	800638e <HAL_TIM_IC_Start_IT+0xc2>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800638c:	e003      	b.n	8006396 <HAL_TIM_IC_Start_IT+0xca>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2202      	movs	r2, #2
 8006392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d104      	bne.n	80063a6 <HAL_TIM_IC_Start_IT+0xda>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063a4:	e013      	b.n	80063ce <HAL_TIM_IC_Start_IT+0x102>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b04      	cmp	r3, #4
 80063aa:	d104      	bne.n	80063b6 <HAL_TIM_IC_Start_IT+0xea>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2202      	movs	r2, #2
 80063b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063b4:	e00b      	b.n	80063ce <HAL_TIM_IC_Start_IT+0x102>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d104      	bne.n	80063c6 <HAL_TIM_IC_Start_IT+0xfa>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063c4:	e003      	b.n	80063ce <HAL_TIM_IC_Start_IT+0x102>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2202      	movs	r2, #2
 80063ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b0c      	cmp	r3, #12
 80063d2:	d841      	bhi.n	8006458 <HAL_TIM_IC_Start_IT+0x18c>
 80063d4:	a201      	add	r2, pc, #4	@ (adr r2, 80063dc <HAL_TIM_IC_Start_IT+0x110>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	08006411 	.word	0x08006411
 80063e0:	08006459 	.word	0x08006459
 80063e4:	08006459 	.word	0x08006459
 80063e8:	08006459 	.word	0x08006459
 80063ec:	08006423 	.word	0x08006423
 80063f0:	08006459 	.word	0x08006459
 80063f4:	08006459 	.word	0x08006459
 80063f8:	08006459 	.word	0x08006459
 80063fc:	08006435 	.word	0x08006435
 8006400:	08006459 	.word	0x08006459
 8006404:	08006459 	.word	0x08006459
 8006408:	08006459 	.word	0x08006459
 800640c:	08006447 	.word	0x08006447
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68da      	ldr	r2, [r3, #12]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f042 0202 	orr.w	r2, r2, #2
 800641e:	60da      	str	r2, [r3, #12]
      break;
 8006420:	e01d      	b.n	800645e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68da      	ldr	r2, [r3, #12]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f042 0204 	orr.w	r2, r2, #4
 8006430:	60da      	str	r2, [r3, #12]
      break;
 8006432:	e014      	b.n	800645e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68da      	ldr	r2, [r3, #12]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0208 	orr.w	r2, r2, #8
 8006442:	60da      	str	r2, [r3, #12]
      break;
 8006444:	e00b      	b.n	800645e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0210 	orr.w	r2, r2, #16
 8006454:	60da      	str	r2, [r3, #12]
      break;
 8006456:	e002      	b.n	800645e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
      break;
 800645c:	bf00      	nop
  }

  if (status == HAL_OK)
 800645e:	7bfb      	ldrb	r3, [r7, #15]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d13e      	bne.n	80064e2 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2201      	movs	r2, #1
 800646a:	6839      	ldr	r1, [r7, #0]
 800646c:	4618      	mov	r0, r3
 800646e:	f000 ff58 	bl	8007322 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a1d      	ldr	r2, [pc, #116]	@ (80064ec <HAL_TIM_IC_Start_IT+0x220>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d018      	beq.n	80064ae <HAL_TIM_IC_Start_IT+0x1e2>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a1b      	ldr	r2, [pc, #108]	@ (80064f0 <HAL_TIM_IC_Start_IT+0x224>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d013      	beq.n	80064ae <HAL_TIM_IC_Start_IT+0x1e2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800648e:	d00e      	beq.n	80064ae <HAL_TIM_IC_Start_IT+0x1e2>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a17      	ldr	r2, [pc, #92]	@ (80064f4 <HAL_TIM_IC_Start_IT+0x228>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d009      	beq.n	80064ae <HAL_TIM_IC_Start_IT+0x1e2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a16      	ldr	r2, [pc, #88]	@ (80064f8 <HAL_TIM_IC_Start_IT+0x22c>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d004      	beq.n	80064ae <HAL_TIM_IC_Start_IT+0x1e2>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a14      	ldr	r2, [pc, #80]	@ (80064fc <HAL_TIM_IC_Start_IT+0x230>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d111      	bne.n	80064d2 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b06      	cmp	r3, #6
 80064be:	d010      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f042 0201 	orr.w	r2, r2, #1
 80064ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d0:	e007      	b.n	80064e2 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0201 	orr.w	r2, r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40012c00 	.word	0x40012c00
 80064f0:	40013400 	.word	0x40013400
 80064f4:	40000400 	.word	0x40000400
 80064f8:	40000800 	.word	0x40000800
 80064fc:	40000c00 	.word	0x40000c00

08006500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d020      	beq.n	8006564 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01b      	beq.n	8006564 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0202 	mvn.w	r2, #2
 8006534:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fb fd06 	bl	8001f5c <HAL_TIM_IC_CaptureCallback>
 8006550:	e005      	b.n	800655e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fae9 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 faef 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0304 	and.w	r3, r3, #4
 800656a:	2b00      	cmp	r3, #0
 800656c:	d020      	beq.n	80065b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d01b      	beq.n	80065b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f06f 0204 	mvn.w	r2, #4
 8006580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2202      	movs	r2, #2
 8006586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7fb fce0 	bl	8001f5c <HAL_TIM_IC_CaptureCallback>
 800659c:	e005      	b.n	80065aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fac3 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 fac9 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f003 0308 	and.w	r3, r3, #8
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d020      	beq.n	80065fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d01b      	beq.n	80065fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0208 	mvn.w	r2, #8
 80065cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2204      	movs	r2, #4
 80065d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	f003 0303 	and.w	r3, r3, #3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7fb fcba 	bl	8001f5c <HAL_TIM_IC_CaptureCallback>
 80065e8:	e005      	b.n	80065f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fa9d 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 faa3 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f003 0310 	and.w	r3, r3, #16
 8006602:	2b00      	cmp	r3, #0
 8006604:	d020      	beq.n	8006648 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f003 0310 	and.w	r3, r3, #16
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01b      	beq.n	8006648 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f06f 0210 	mvn.w	r2, #16
 8006618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2208      	movs	r2, #8
 800661e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fb fc94 	bl	8001f5c <HAL_TIM_IC_CaptureCallback>
 8006634:	e005      	b.n	8006642 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 fa77 	bl	8006b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 fa7d 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00c      	beq.n	800666c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d007      	beq.n	800666c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0201 	mvn.w	r2, #1
 8006664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f7fb fc8e 	bl	8001f88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00c      	beq.n	8006690 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667c:	2b00      	cmp	r3, #0
 800667e:	d007      	beq.n	8006690 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 fee3 	bl	8007456 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00c      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d007      	beq.n	80066b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fa4d 	bl	8006b4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f003 0320 	and.w	r3, r3, #32
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00c      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f003 0320 	and.w	r3, r3, #32
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f06f 0220 	mvn.w	r2, #32
 80066d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 feb6 	bl	8007444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066d8:	bf00      	nop
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_TIM_IC_ConfigChannel+0x1e>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e088      	b.n	8006810 <HAL_TIM_IC_ConfigChannel+0x130>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d11b      	bne.n	8006744 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800671c:	f000 fc52 	bl	8006fc4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699a      	ldr	r2, [r3, #24]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 020c 	bic.w	r2, r2, #12
 800672e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	6999      	ldr	r1, [r3, #24]
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	430a      	orrs	r2, r1
 8006740:	619a      	str	r2, [r3, #24]
 8006742:	e060      	b.n	8006806 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2b04      	cmp	r3, #4
 8006748:	d11c      	bne.n	8006784 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800675a:	f000 fcc7 	bl	80070ec <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	699a      	ldr	r2, [r3, #24]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800676c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	6999      	ldr	r1, [r3, #24]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	021a      	lsls	r2, r3, #8
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	619a      	str	r2, [r3, #24]
 8006782:	e040      	b.n	8006806 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b08      	cmp	r3, #8
 8006788:	d11b      	bne.n	80067c2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800679a:	f000 fd12 	bl	80071c2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 020c 	bic.w	r2, r2, #12
 80067ac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69d9      	ldr	r1, [r3, #28]
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	61da      	str	r2, [r3, #28]
 80067c0:	e021      	b.n	8006806 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b0c      	cmp	r3, #12
 80067c6:	d11c      	bne.n	8006802 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80067d8:	f000 fd2e 	bl	8007238 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	69da      	ldr	r2, [r3, #28]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80067ea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69d9      	ldr	r1, [r3, #28]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	021a      	lsls	r2, r3, #8
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	61da      	str	r2, [r3, #28]
 8006800:	e001      	b.n	8006806 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800680e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006810:	4618      	mov	r0, r3
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b086      	sub	sp, #24
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006824:	2300      	movs	r3, #0
 8006826:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800682e:	2b01      	cmp	r3, #1
 8006830:	d101      	bne.n	8006836 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006832:	2302      	movs	r3, #2
 8006834:	e0ae      	b.n	8006994 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	f200 809f 	bhi.w	8006984 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006846:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684c:	08006881 	.word	0x08006881
 8006850:	08006985 	.word	0x08006985
 8006854:	08006985 	.word	0x08006985
 8006858:	08006985 	.word	0x08006985
 800685c:	080068c1 	.word	0x080068c1
 8006860:	08006985 	.word	0x08006985
 8006864:	08006985 	.word	0x08006985
 8006868:	08006985 	.word	0x08006985
 800686c:	08006903 	.word	0x08006903
 8006870:	08006985 	.word	0x08006985
 8006874:	08006985 	.word	0x08006985
 8006878:	08006985 	.word	0x08006985
 800687c:	08006943 	.word	0x08006943
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68b9      	ldr	r1, [r7, #8]
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f9f0 	bl	8006c6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f042 0208 	orr.w	r2, r2, #8
 800689a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0204 	bic.w	r2, r2, #4
 80068aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6999      	ldr	r1, [r3, #24]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	619a      	str	r2, [r3, #24]
      break;
 80068be:	e064      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68b9      	ldr	r1, [r7, #8]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 fa40 	bl	8006d4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699a      	ldr	r2, [r3, #24]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6999      	ldr	r1, [r3, #24]
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	021a      	lsls	r2, r3, #8
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	430a      	orrs	r2, r1
 80068fe:	619a      	str	r2, [r3, #24]
      break;
 8006900:	e043      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68b9      	ldr	r1, [r7, #8]
 8006908:	4618      	mov	r0, r3
 800690a:	f000 fa93 	bl	8006e34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69da      	ldr	r2, [r3, #28]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0208 	orr.w	r2, r2, #8
 800691c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 0204 	bic.w	r2, r2, #4
 800692c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69d9      	ldr	r1, [r3, #28]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	430a      	orrs	r2, r1
 800693e:	61da      	str	r2, [r3, #28]
      break;
 8006940:	e023      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68b9      	ldr	r1, [r7, #8]
 8006948:	4618      	mov	r0, r3
 800694a:	f000 fae7 	bl	8006f1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	69da      	ldr	r2, [r3, #28]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800695c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	69da      	ldr	r2, [r3, #28]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800696c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69d9      	ldr	r1, [r3, #28]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	021a      	lsls	r2, r3, #8
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	61da      	str	r2, [r3, #28]
      break;
 8006982:	e002      	b.n	800698a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	75fb      	strb	r3, [r7, #23]
      break;
 8006988:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006992:	7dfb      	ldrb	r3, [r7, #23]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3718      	adds	r7, #24
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d101      	bne.n	80069b8 <HAL_TIM_ConfigClockSource+0x1c>
 80069b4:	2302      	movs	r3, #2
 80069b6:	e0b4      	b.n	8006b22 <HAL_TIM_ConfigClockSource+0x186>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2202      	movs	r2, #2
 80069c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f0:	d03e      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0xd4>
 80069f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069f6:	f200 8087 	bhi.w	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 80069fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069fe:	f000 8086 	beq.w	8006b0e <HAL_TIM_ConfigClockSource+0x172>
 8006a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a06:	d87f      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a08:	2b70      	cmp	r3, #112	@ 0x70
 8006a0a:	d01a      	beq.n	8006a42 <HAL_TIM_ConfigClockSource+0xa6>
 8006a0c:	2b70      	cmp	r3, #112	@ 0x70
 8006a0e:	d87b      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a10:	2b60      	cmp	r3, #96	@ 0x60
 8006a12:	d050      	beq.n	8006ab6 <HAL_TIM_ConfigClockSource+0x11a>
 8006a14:	2b60      	cmp	r3, #96	@ 0x60
 8006a16:	d877      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a18:	2b50      	cmp	r3, #80	@ 0x50
 8006a1a:	d03c      	beq.n	8006a96 <HAL_TIM_ConfigClockSource+0xfa>
 8006a1c:	2b50      	cmp	r3, #80	@ 0x50
 8006a1e:	d873      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a20:	2b40      	cmp	r3, #64	@ 0x40
 8006a22:	d058      	beq.n	8006ad6 <HAL_TIM_ConfigClockSource+0x13a>
 8006a24:	2b40      	cmp	r3, #64	@ 0x40
 8006a26:	d86f      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a28:	2b30      	cmp	r3, #48	@ 0x30
 8006a2a:	d064      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a2c:	2b30      	cmp	r3, #48	@ 0x30
 8006a2e:	d86b      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a30:	2b20      	cmp	r3, #32
 8006a32:	d060      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a34:	2b20      	cmp	r3, #32
 8006a36:	d867      	bhi.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d05c      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a3c:	2b10      	cmp	r3, #16
 8006a3e:	d05a      	beq.n	8006af6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a40:	e062      	b.n	8006b08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a52:	f000 fc47 	bl	80072e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	609a      	str	r2, [r3, #8]
      break;
 8006a6e:	e04f      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a80:	f000 fc30 	bl	80072e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689a      	ldr	r2, [r3, #8]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a92:	609a      	str	r2, [r3, #8]
      break;
 8006a94:	e03c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	f000 faf4 	bl	8007090 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2150      	movs	r1, #80	@ 0x50
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 fbfe 	bl	80072b0 <TIM_ITRx_SetConfig>
      break;
 8006ab4:	e02c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f000 fb4e 	bl	8007164 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2160      	movs	r1, #96	@ 0x60
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f000 fbee 	bl	80072b0 <TIM_ITRx_SetConfig>
      break;
 8006ad4:	e01c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f000 fad4 	bl	8007090 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2140      	movs	r1, #64	@ 0x40
 8006aee:	4618      	mov	r0, r3
 8006af0:	f000 fbde 	bl	80072b0 <TIM_ITRx_SetConfig>
      break;
 8006af4:	e00c      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4619      	mov	r1, r3
 8006b00:	4610      	mov	r0, r2
 8006b02:	f000 fbd5 	bl	80072b0 <TIM_ITRx_SetConfig>
      break;
 8006b06:	e003      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b0c:	e000      	b.n	8006b10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b32:	bf00      	nop
 8006b34:	370c      	adds	r7, #12
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bc80      	pop	{r7}
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bc80      	pop	{r7}
 8006b4c:	4770      	bx	lr

08006b4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b083      	sub	sp, #12
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bc80      	pop	{r7}
 8006b5e:	4770      	bx	lr

08006b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b085      	sub	sp, #20
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a39      	ldr	r2, [pc, #228]	@ (8006c58 <TIM_Base_SetConfig+0xf8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d013      	beq.n	8006ba0 <TIM_Base_SetConfig+0x40>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a38      	ldr	r2, [pc, #224]	@ (8006c5c <TIM_Base_SetConfig+0xfc>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d00f      	beq.n	8006ba0 <TIM_Base_SetConfig+0x40>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b86:	d00b      	beq.n	8006ba0 <TIM_Base_SetConfig+0x40>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a35      	ldr	r2, [pc, #212]	@ (8006c60 <TIM_Base_SetConfig+0x100>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d007      	beq.n	8006ba0 <TIM_Base_SetConfig+0x40>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a34      	ldr	r2, [pc, #208]	@ (8006c64 <TIM_Base_SetConfig+0x104>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d003      	beq.n	8006ba0 <TIM_Base_SetConfig+0x40>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a33      	ldr	r2, [pc, #204]	@ (8006c68 <TIM_Base_SetConfig+0x108>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d108      	bne.n	8006bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a28      	ldr	r2, [pc, #160]	@ (8006c58 <TIM_Base_SetConfig+0xf8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d013      	beq.n	8006be2 <TIM_Base_SetConfig+0x82>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a27      	ldr	r2, [pc, #156]	@ (8006c5c <TIM_Base_SetConfig+0xfc>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d00f      	beq.n	8006be2 <TIM_Base_SetConfig+0x82>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bc8:	d00b      	beq.n	8006be2 <TIM_Base_SetConfig+0x82>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a24      	ldr	r2, [pc, #144]	@ (8006c60 <TIM_Base_SetConfig+0x100>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d007      	beq.n	8006be2 <TIM_Base_SetConfig+0x82>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a23      	ldr	r2, [pc, #140]	@ (8006c64 <TIM_Base_SetConfig+0x104>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d003      	beq.n	8006be2 <TIM_Base_SetConfig+0x82>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a22      	ldr	r2, [pc, #136]	@ (8006c68 <TIM_Base_SetConfig+0x108>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d108      	bne.n	8006bf4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8006c58 <TIM_Base_SetConfig+0xf8>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d003      	beq.n	8006c28 <TIM_Base_SetConfig+0xc8>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a0e      	ldr	r2, [pc, #56]	@ (8006c5c <TIM_Base_SetConfig+0xfc>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d103      	bne.n	8006c30 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	691a      	ldr	r2, [r3, #16]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	f023 0201 	bic.w	r2, r3, #1
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	611a      	str	r2, [r3, #16]
  }
}
 8006c4e:	bf00      	nop
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bc80      	pop	{r7}
 8006c56:	4770      	bx	lr
 8006c58:	40012c00 	.word	0x40012c00
 8006c5c:	40013400 	.word	0x40013400
 8006c60:	40000400 	.word	0x40000400
 8006c64:	40000800 	.word	0x40000800
 8006c68:	40000c00 	.word	0x40000c00

08006c6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	f023 0201 	bic.w	r2, r3, #1
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f023 0303 	bic.w	r3, r3, #3
 8006ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f023 0302 	bic.w	r3, r3, #2
 8006cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a20      	ldr	r2, [pc, #128]	@ (8006d44 <TIM_OC1_SetConfig+0xd8>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d003      	beq.n	8006cd0 <TIM_OC1_SetConfig+0x64>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a1f      	ldr	r2, [pc, #124]	@ (8006d48 <TIM_OC1_SetConfig+0xdc>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d10c      	bne.n	8006cea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f023 0308 	bic.w	r3, r3, #8
 8006cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f023 0304 	bic.w	r3, r3, #4
 8006ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a15      	ldr	r2, [pc, #84]	@ (8006d44 <TIM_OC1_SetConfig+0xd8>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d003      	beq.n	8006cfa <TIM_OC1_SetConfig+0x8e>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a14      	ldr	r2, [pc, #80]	@ (8006d48 <TIM_OC1_SetConfig+0xdc>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d111      	bne.n	8006d1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	693a      	ldr	r2, [r7, #16]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	68fa      	ldr	r2, [r7, #12]
 8006d28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	697a      	ldr	r2, [r7, #20]
 8006d36:	621a      	str	r2, [r3, #32]
}
 8006d38:	bf00      	nop
 8006d3a:	371c      	adds	r7, #28
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bc80      	pop	{r7}
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	40012c00 	.word	0x40012c00
 8006d48:	40013400 	.word	0x40013400

08006d4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	f023 0210 	bic.w	r2, r3, #16
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f023 0320 	bic.w	r3, r3, #32
 8006d96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	011b      	lsls	r3, r3, #4
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a21      	ldr	r2, [pc, #132]	@ (8006e2c <TIM_OC2_SetConfig+0xe0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d003      	beq.n	8006db4 <TIM_OC2_SetConfig+0x68>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a20      	ldr	r2, [pc, #128]	@ (8006e30 <TIM_OC2_SetConfig+0xe4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d10d      	bne.n	8006dd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	011b      	lsls	r3, r3, #4
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a16      	ldr	r2, [pc, #88]	@ (8006e2c <TIM_OC2_SetConfig+0xe0>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d003      	beq.n	8006de0 <TIM_OC2_SetConfig+0x94>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a15      	ldr	r2, [pc, #84]	@ (8006e30 <TIM_OC2_SetConfig+0xe4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d113      	bne.n	8006e08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006de6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006dee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	621a      	str	r2, [r3, #32]
}
 8006e22:	bf00      	nop
 8006e24:	371c      	adds	r7, #28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr
 8006e2c:	40012c00 	.word	0x40012c00
 8006e30:	40013400 	.word	0x40013400

08006e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0303 	bic.w	r3, r3, #3
 8006e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68fa      	ldr	r2, [r7, #12]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	021b      	lsls	r3, r3, #8
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <TIM_OC3_SetConfig+0xe0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d003      	beq.n	8006e9a <TIM_OC3_SetConfig+0x66>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a20      	ldr	r2, [pc, #128]	@ (8006f18 <TIM_OC3_SetConfig+0xe4>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d10d      	bne.n	8006eb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ea0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006eb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a16      	ldr	r2, [pc, #88]	@ (8006f14 <TIM_OC3_SetConfig+0xe0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d003      	beq.n	8006ec6 <TIM_OC3_SetConfig+0x92>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a15      	ldr	r2, [pc, #84]	@ (8006f18 <TIM_OC3_SetConfig+0xe4>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d113      	bne.n	8006eee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	621a      	str	r2, [r3, #32]
}
 8006f08:	bf00      	nop
 8006f0a:	371c      	adds	r7, #28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bc80      	pop	{r7}
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40012c00 	.word	0x40012c00
 8006f18:	40013400 	.word	0x40013400

08006f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b087      	sub	sp, #28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	021b      	lsls	r3, r3, #8
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	031b      	lsls	r3, r3, #12
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a11      	ldr	r2, [pc, #68]	@ (8006fbc <TIM_OC4_SetConfig+0xa0>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_OC4_SetConfig+0x68>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a10      	ldr	r2, [pc, #64]	@ (8006fc0 <TIM_OC4_SetConfig+0xa4>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d109      	bne.n	8006f98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	019b      	lsls	r3, r3, #6
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr
 8006fbc:	40012c00 	.word	0x40012c00
 8006fc0:	40013400 	.word	0x40013400

08006fc4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
 8006fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6a1b      	ldr	r3, [r3, #32]
 8006fdc:	f023 0201 	bic.w	r2, r3, #1
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	4a23      	ldr	r2, [pc, #140]	@ (800707c <TIM_TI1_SetConfig+0xb8>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d013      	beq.n	800701a <TIM_TI1_SetConfig+0x56>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4a22      	ldr	r2, [pc, #136]	@ (8007080 <TIM_TI1_SetConfig+0xbc>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d00f      	beq.n	800701a <TIM_TI1_SetConfig+0x56>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007000:	d00b      	beq.n	800701a <TIM_TI1_SetConfig+0x56>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4a1f      	ldr	r2, [pc, #124]	@ (8007084 <TIM_TI1_SetConfig+0xc0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d007      	beq.n	800701a <TIM_TI1_SetConfig+0x56>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4a1e      	ldr	r2, [pc, #120]	@ (8007088 <TIM_TI1_SetConfig+0xc4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d003      	beq.n	800701a <TIM_TI1_SetConfig+0x56>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4a1d      	ldr	r2, [pc, #116]	@ (800708c <TIM_TI1_SetConfig+0xc8>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d101      	bne.n	800701e <TIM_TI1_SetConfig+0x5a>
 800701a:	2301      	movs	r3, #1
 800701c:	e000      	b.n	8007020 <TIM_TI1_SetConfig+0x5c>
 800701e:	2300      	movs	r3, #0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d008      	beq.n	8007036 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	f023 0303 	bic.w	r3, r3, #3
 800702a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]
 8007034:	e003      	b.n	800703e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	f043 0301 	orr.w	r3, r3, #1
 800703c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007044:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	011b      	lsls	r3, r3, #4
 800704a:	b2db      	uxtb	r3, r3
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f023 030a 	bic.w	r3, r3, #10
 8007058:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f003 030a 	and.w	r3, r3, #10
 8007060:	693a      	ldr	r2, [r7, #16]
 8007062:	4313      	orrs	r3, r2
 8007064:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	621a      	str	r2, [r3, #32]
}
 8007072:	bf00      	nop
 8007074:	371c      	adds	r7, #28
 8007076:	46bd      	mov	sp, r7
 8007078:	bc80      	pop	{r7}
 800707a:	4770      	bx	lr
 800707c:	40012c00 	.word	0x40012c00
 8007080:	40013400 	.word	0x40013400
 8007084:	40000400 	.word	0x40000400
 8007088:	40000800 	.word	0x40000800
 800708c:	40000c00 	.word	0x40000c00

08007090 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007090:	b480      	push	{r7}
 8007092:	b087      	sub	sp, #28
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6a1b      	ldr	r3, [r3, #32]
 80070a6:	f023 0201 	bic.w	r2, r3, #1
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	f023 030a 	bic.w	r3, r3, #10
 80070cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bc80      	pop	{r7}
 80070ea:	4770      	bx	lr

080070ec <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	f023 0210 	bic.w	r2, r3, #16
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	699b      	ldr	r3, [r3, #24]
 8007110:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	021b      	lsls	r3, r3, #8
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800712a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	031b      	lsls	r3, r3, #12
 8007130:	b29b      	uxth	r3, r3
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	4313      	orrs	r3, r2
 8007136:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800713e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	011b      	lsls	r3, r3, #4
 8007144:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	4313      	orrs	r3, r2
 800714c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	621a      	str	r2, [r3, #32]
}
 800715a:	bf00      	nop
 800715c:	371c      	adds	r7, #28
 800715e:	46bd      	mov	sp, r7
 8007160:	bc80      	pop	{r7}
 8007162:	4770      	bx	lr

08007164 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007164:	b480      	push	{r7}
 8007166:	b087      	sub	sp, #28
 8007168:	af00      	add	r7, sp, #0
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	f023 0210 	bic.w	r2, r3, #16
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800718e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	031b      	lsls	r3, r3, #12
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	4313      	orrs	r3, r2
 8007198:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80071a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	621a      	str	r2, [r3, #32]
}
 80071b8:	bf00      	nop
 80071ba:	371c      	adds	r7, #28
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b087      	sub	sp, #28
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	607a      	str	r2, [r7, #4]
 80071ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6a1b      	ldr	r3, [r3, #32]
 80071d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	69db      	ldr	r3, [r3, #28]
 80071e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	f023 0303 	bic.w	r3, r3, #3
 80071ee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071fe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	b2db      	uxtb	r3, r3
 8007206:	693a      	ldr	r2, [r7, #16]
 8007208:	4313      	orrs	r3, r2
 800720a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007212:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	021b      	lsls	r3, r3, #8
 8007218:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	621a      	str	r2, [r3, #32]
}
 800722e:	bf00      	nop
 8007230:	371c      	adds	r7, #28
 8007232:	46bd      	mov	sp, r7
 8007234:	bc80      	pop	{r7}
 8007236:	4770      	bx	lr

08007238 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
 8007244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	69db      	ldr	r3, [r3, #28]
 800725c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007264:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	021b      	lsls	r3, r3, #8
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	4313      	orrs	r3, r2
 800726e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007276:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	031b      	lsls	r3, r3, #12
 800727c:	b29b      	uxth	r3, r3
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	4313      	orrs	r3, r2
 8007282:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800728a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	031b      	lsls	r3, r3, #12
 8007290:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007294:	697a      	ldr	r2, [r7, #20]
 8007296:	4313      	orrs	r3, r2
 8007298:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	693a      	ldr	r2, [r7, #16]
 800729e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	621a      	str	r2, [r3, #32]
}
 80072a6:	bf00      	nop
 80072a8:	371c      	adds	r7, #28
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bc80      	pop	{r7}
 80072ae:	4770      	bx	lr

080072b0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072c6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072c8:	683a      	ldr	r2, [r7, #0]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	f043 0307 	orr.w	r3, r3, #7
 80072d2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	609a      	str	r2, [r3, #8]
}
 80072da:	bf00      	nop
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	bc80      	pop	{r7}
 80072e2:	4770      	bx	lr

080072e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	021a      	lsls	r2, r3, #8
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	431a      	orrs	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	4313      	orrs	r3, r2
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	4313      	orrs	r3, r2
 8007310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	609a      	str	r2, [r3, #8]
}
 8007318:	bf00      	nop
 800731a:	371c      	adds	r7, #28
 800731c:	46bd      	mov	sp, r7
 800731e:	bc80      	pop	{r7}
 8007320:	4770      	bx	lr

08007322 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007322:	b480      	push	{r7}
 8007324:	b087      	sub	sp, #28
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	f003 031f 	and.w	r3, r3, #31
 8007334:	2201      	movs	r2, #1
 8007336:	fa02 f303 	lsl.w	r3, r2, r3
 800733a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6a1a      	ldr	r2, [r3, #32]
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	43db      	mvns	r3, r3
 8007344:	401a      	ands	r2, r3
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6a1a      	ldr	r2, [r3, #32]
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	f003 031f 	and.w	r3, r3, #31
 8007354:	6879      	ldr	r1, [r7, #4]
 8007356:	fa01 f303 	lsl.w	r3, r1, r3
 800735a:	431a      	orrs	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	621a      	str	r2, [r3, #32]
}
 8007360:	bf00      	nop
 8007362:	371c      	adds	r7, #28
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr
	...

0800736c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800737c:	2b01      	cmp	r3, #1
 800737e:	d101      	bne.n	8007384 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007380:	2302      	movs	r3, #2
 8007382:	e050      	b.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007430 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d018      	beq.n	80073fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a19      	ldr	r2, [pc, #100]	@ (8007434 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d013      	beq.n	80073fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073da:	d00e      	beq.n	80073fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a15      	ldr	r2, [pc, #84]	@ (8007438 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d009      	beq.n	80073fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a14      	ldr	r2, [pc, #80]	@ (800743c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d004      	beq.n	80073fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a12      	ldr	r2, [pc, #72]	@ (8007440 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d10c      	bne.n	8007414 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007400:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	4313      	orrs	r3, r2
 800740a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	bc80      	pop	{r7}
 800742e:	4770      	bx	lr
 8007430:	40012c00 	.word	0x40012c00
 8007434:	40013400 	.word	0x40013400
 8007438:	40000400 	.word	0x40000400
 800743c:	40000800 	.word	0x40000800
 8007440:	40000c00 	.word	0x40000c00

08007444 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	bc80      	pop	{r7}
 8007454:	4770      	bx	lr

08007456 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007456:	b480      	push	{r7}
 8007458:	b083      	sub	sp, #12
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800745e:	bf00      	nop
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	bc80      	pop	{r7}
 8007466:	4770      	bx	lr

08007468 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e042      	b.n	8007500 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d106      	bne.n	8007494 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f7fb fcdc 	bl	8002e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2224      	movs	r2, #36	@ 0x24
 8007498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68da      	ldr	r2, [r3, #12]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 fc7f 	bl	8007db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	691a      	ldr	r2, [r3, #16]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	695a      	ldr	r2, [r3, #20]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68da      	ldr	r2, [r3, #12]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2220      	movs	r2, #32
 80074f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3708      	adds	r7, #8
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b0ba      	sub	sp, #232	@ 0xe8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800752e:	2300      	movs	r3, #0
 8007530:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007534:	2300      	movs	r3, #0
 8007536:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800753a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800753e:	f003 030f 	and.w	r3, r3, #15
 8007542:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10f      	bne.n	800756e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800754e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007552:	f003 0320 	and.w	r3, r3, #32
 8007556:	2b00      	cmp	r3, #0
 8007558:	d009      	beq.n	800756e <HAL_UART_IRQHandler+0x66>
 800755a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755e:	f003 0320 	and.w	r3, r3, #32
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fb63 	bl	8007c32 <UART_Receive_IT>
      return;
 800756c:	e25b      	b.n	8007a26 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800756e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 80de 	beq.w	8007734 <HAL_UART_IRQHandler+0x22c>
 8007578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	2b00      	cmp	r3, #0
 8007582:	d106      	bne.n	8007592 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007588:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800758c:	2b00      	cmp	r3, #0
 800758e:	f000 80d1 	beq.w	8007734 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <HAL_UART_IRQHandler+0xae>
 800759e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d005      	beq.n	80075b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ae:	f043 0201 	orr.w	r2, r3, #1
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ba:	f003 0304 	and.w	r3, r3, #4
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00b      	beq.n	80075da <HAL_UART_IRQHandler+0xd2>
 80075c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075c6:	f003 0301 	and.w	r3, r3, #1
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d005      	beq.n	80075da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075d2:	f043 0202 	orr.w	r2, r3, #2
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00b      	beq.n	80075fe <HAL_UART_IRQHandler+0xf6>
 80075e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d005      	beq.n	80075fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075f6:	f043 0204 	orr.w	r2, r3, #4
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007602:	f003 0308 	and.w	r3, r3, #8
 8007606:	2b00      	cmp	r3, #0
 8007608:	d011      	beq.n	800762e <HAL_UART_IRQHandler+0x126>
 800760a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b00      	cmp	r3, #0
 8007614:	d105      	bne.n	8007622 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007626:	f043 0208 	orr.w	r2, r3, #8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 81f2 	beq.w	8007a1c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800763c:	f003 0320 	and.w	r3, r3, #32
 8007640:	2b00      	cmp	r3, #0
 8007642:	d008      	beq.n	8007656 <HAL_UART_IRQHandler+0x14e>
 8007644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007648:	f003 0320 	and.w	r3, r3, #32
 800764c:	2b00      	cmp	r3, #0
 800764e:	d002      	beq.n	8007656 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 faee 	bl	8007c32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	695b      	ldr	r3, [r3, #20]
 800765c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007660:	2b00      	cmp	r3, #0
 8007662:	bf14      	ite	ne
 8007664:	2301      	movne	r3, #1
 8007666:	2300      	moveq	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007672:	f003 0308 	and.w	r3, r3, #8
 8007676:	2b00      	cmp	r3, #0
 8007678:	d103      	bne.n	8007682 <HAL_UART_IRQHandler+0x17a>
 800767a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800767e:	2b00      	cmp	r3, #0
 8007680:	d04f      	beq.n	8007722 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f9f8 	bl	8007a78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007692:	2b00      	cmp	r3, #0
 8007694:	d041      	beq.n	800771a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3314      	adds	r3, #20
 800769c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3314      	adds	r3, #20
 80076be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1d9      	bne.n	8007696 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d013      	beq.n	8007712 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ee:	4a7e      	ldr	r2, [pc, #504]	@ (80078e8 <HAL_UART_IRQHandler+0x3e0>)
 80076f0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fb fedc 	bl	80034b4 <HAL_DMA_Abort_IT>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d016      	beq.n	8007730 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800770c:	4610      	mov	r0, r2
 800770e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007710:	e00e      	b.n	8007730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f99c 	bl	8007a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007718:	e00a      	b.n	8007730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f998 	bl	8007a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007720:	e006      	b.n	8007730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 f994 	bl	8007a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800772e:	e175      	b.n	8007a1c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007730:	bf00      	nop
    return;
 8007732:	e173      	b.n	8007a1c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007738:	2b01      	cmp	r3, #1
 800773a:	f040 814f 	bne.w	80079dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800773e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007742:	f003 0310 	and.w	r3, r3, #16
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 8148 	beq.w	80079dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800774c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007750:	f003 0310 	and.w	r3, r3, #16
 8007754:	2b00      	cmp	r3, #0
 8007756:	f000 8141 	beq.w	80079dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800775a:	2300      	movs	r3, #0
 800775c:	60bb      	str	r3, [r7, #8]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	60bb      	str	r3, [r7, #8]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	60bb      	str	r3, [r7, #8]
 800776e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 80b6 	beq.w	80078ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800778c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007790:	2b00      	cmp	r3, #0
 8007792:	f000 8145 	beq.w	8007a20 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800779a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800779e:	429a      	cmp	r2, r3
 80077a0:	f080 813e 	bcs.w	8007a20 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	2b20      	cmp	r3, #32
 80077b4:	f000 8088 	beq.w	80078c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	330c      	adds	r3, #12
 80077be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077c6:	e853 3f00 	ldrex	r3, [r3]
 80077ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	330c      	adds	r3, #12
 80077e0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80077e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077f4:	e841 2300 	strex	r3, r2, [r1]
 80077f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80077fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1d9      	bne.n	80077b8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3314      	adds	r3, #20
 800780a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800780e:	e853 3f00 	ldrex	r3, [r3]
 8007812:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007814:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007816:	f023 0301 	bic.w	r3, r3, #1
 800781a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	3314      	adds	r3, #20
 8007824:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007828:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800782c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007830:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007834:	e841 2300 	strex	r3, r2, [r1]
 8007838:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800783a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1e1      	bne.n	8007804 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	3314      	adds	r3, #20
 8007846:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007848:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800784a:	e853 3f00 	ldrex	r3, [r3]
 800784e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007850:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007856:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3314      	adds	r3, #20
 8007860:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007864:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007866:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800786a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800786c:	e841 2300 	strex	r3, r2, [r1]
 8007870:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007872:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e3      	bne.n	8007840 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2220      	movs	r2, #32
 800787c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	330c      	adds	r3, #12
 800788c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007890:	e853 3f00 	ldrex	r3, [r3]
 8007894:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007898:	f023 0310 	bic.w	r3, r3, #16
 800789c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	330c      	adds	r3, #12
 80078a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80078aa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80078ac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e3      	bne.n	8007886 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fb fdbb 	bl	800343e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2202      	movs	r2, #2
 80078cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	b29b      	uxth	r3, r3
 80078dc:	4619      	mov	r1, r3
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f8bf 	bl	8007a62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078e4:	e09c      	b.n	8007a20 <HAL_UART_IRQHandler+0x518>
 80078e6:	bf00      	nop
 80078e8:	08007b3d 	.word	0x08007b3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007900:	b29b      	uxth	r3, r3
 8007902:	2b00      	cmp	r3, #0
 8007904:	f000 808e 	beq.w	8007a24 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800790c:	2b00      	cmp	r3, #0
 800790e:	f000 8089 	beq.w	8007a24 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	330c      	adds	r3, #12
 8007918:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007924:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007928:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	330c      	adds	r3, #12
 8007932:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007936:	647a      	str	r2, [r7, #68]	@ 0x44
 8007938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800793c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e3      	bne.n	8007912 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3314      	adds	r3, #20
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	623b      	str	r3, [r7, #32]
   return(result);
 800795a:	6a3b      	ldr	r3, [r7, #32]
 800795c:	f023 0301 	bic.w	r3, r3, #1
 8007960:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3314      	adds	r3, #20
 800796a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800796e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007970:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007976:	e841 2300 	strex	r3, r2, [r1]
 800797a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800797c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1e3      	bne.n	800794a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2220      	movs	r2, #32
 8007986:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	330c      	adds	r3, #12
 8007996:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	e853 3f00 	ldrex	r3, [r3]
 800799e:	60fb      	str	r3, [r7, #12]
   return(result);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f023 0310 	bic.w	r3, r3, #16
 80079a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	330c      	adds	r3, #12
 80079b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80079b4:	61fa      	str	r2, [r7, #28]
 80079b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b8:	69b9      	ldr	r1, [r7, #24]
 80079ba:	69fa      	ldr	r2, [r7, #28]
 80079bc:	e841 2300 	strex	r3, r2, [r1]
 80079c0:	617b      	str	r3, [r7, #20]
   return(result);
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1e3      	bne.n	8007990 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2202      	movs	r2, #2
 80079cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079d2:	4619      	mov	r1, r3
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 f844 	bl	8007a62 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079da:	e023      	b.n	8007a24 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d009      	beq.n	80079fc <HAL_UART_IRQHandler+0x4f4>
 80079e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d003      	beq.n	80079fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f8b5 	bl	8007b64 <UART_Transmit_IT>
    return;
 80079fa:	e014      	b.n	8007a26 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00e      	beq.n	8007a26 <HAL_UART_IRQHandler+0x51e>
 8007a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d008      	beq.n	8007a26 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 f8f4 	bl	8007c02 <UART_EndTransmit_IT>
    return;
 8007a1a:	e004      	b.n	8007a26 <HAL_UART_IRQHandler+0x51e>
    return;
 8007a1c:	bf00      	nop
 8007a1e:	e002      	b.n	8007a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8007a20:	bf00      	nop
 8007a22:	e000      	b.n	8007a26 <HAL_UART_IRQHandler+0x51e>
      return;
 8007a24:	bf00      	nop
  }
}
 8007a26:	37e8      	adds	r7, #232	@ 0xe8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bc80      	pop	{r7}
 8007a3c:	4770      	bx	lr

08007a3e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a3e:	b480      	push	{r7}
 8007a40:	b083      	sub	sp, #12
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr

08007a50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr

08007a62 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b083      	sub	sp, #12
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bc80      	pop	{r7}
 8007a76:	4770      	bx	lr

08007a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b095      	sub	sp, #84	@ 0x54
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	330c      	adds	r3, #12
 8007a86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	330c      	adds	r3, #12
 8007a9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007aa0:	643a      	str	r2, [r7, #64]	@ 0x40
 8007aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007aa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e5      	bne.n	8007a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	3314      	adds	r3, #20
 8007aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007abc:	6a3b      	ldr	r3, [r7, #32]
 8007abe:	e853 3f00 	ldrex	r3, [r3]
 8007ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ac4:	69fb      	ldr	r3, [r7, #28]
 8007ac6:	f023 0301 	bic.w	r3, r3, #1
 8007aca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3314      	adds	r3, #20
 8007ad2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ad4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007adc:	e841 2300 	strex	r3, r2, [r1]
 8007ae0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d1e5      	bne.n	8007ab4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d119      	bne.n	8007b24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	330c      	adds	r3, #12
 8007af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	e853 3f00 	ldrex	r3, [r3]
 8007afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	f023 0310 	bic.w	r3, r3, #16
 8007b06:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	330c      	adds	r3, #12
 8007b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b10:	61ba      	str	r2, [r7, #24]
 8007b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b14:	6979      	ldr	r1, [r7, #20]
 8007b16:	69ba      	ldr	r2, [r7, #24]
 8007b18:	e841 2300 	strex	r3, r2, [r1]
 8007b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1e5      	bne.n	8007af0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2220      	movs	r2, #32
 8007b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b32:	bf00      	nop
 8007b34:	3754      	adds	r7, #84	@ 0x54
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bc80      	pop	{r7}
 8007b3a:	4770      	bx	lr

08007b3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7ff ff7a 	bl	8007a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b5c:	bf00      	nop
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b085      	sub	sp, #20
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	2b21      	cmp	r3, #33	@ 0x21
 8007b76:	d13e      	bne.n	8007bf6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b80:	d114      	bne.n	8007bac <UART_Transmit_IT+0x48>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d110      	bne.n	8007bac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	461a      	mov	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a1b      	ldr	r3, [r3, #32]
 8007ba4:	1c9a      	adds	r2, r3, #2
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	621a      	str	r2, [r3, #32]
 8007baa:	e008      	b.n	8007bbe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a1b      	ldr	r3, [r3, #32]
 8007bb0:	1c59      	adds	r1, r3, #1
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	6211      	str	r1, [r2, #32]
 8007bb6:	781a      	ldrb	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	4619      	mov	r1, r3
 8007bcc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d10f      	bne.n	8007bf2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	68da      	ldr	r2, [r3, #12]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007be0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68da      	ldr	r2, [r3, #12]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bf0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	e000      	b.n	8007bf8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bf6:	2302      	movs	r3, #2
  }
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3714      	adds	r7, #20
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bc80      	pop	{r7}
 8007c00:	4770      	bx	lr

08007c02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b082      	sub	sp, #8
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7ff ff02 	bl	8007a2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3708      	adds	r7, #8
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b08c      	sub	sp, #48	@ 0x30
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b22      	cmp	r3, #34	@ 0x22
 8007c44:	f040 80ae 	bne.w	8007da4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c50:	d117      	bne.n	8007c82 <UART_Receive_IT+0x50>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d113      	bne.n	8007c82 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c62:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7a:	1c9a      	adds	r2, r3, #2
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c80:	e026      	b.n	8007cd0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c94:	d007      	beq.n	8007ca6 <UART_Receive_IT+0x74>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10a      	bne.n	8007cb4 <UART_Receive_IT+0x82>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d106      	bne.n	8007cb4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cb0:	701a      	strb	r2, [r3, #0]
 8007cb2:	e008      	b.n	8007cc6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cc4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	b29b      	uxth	r3, r3
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d15d      	bne.n	8007da0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f022 0220 	bic.w	r2, r2, #32
 8007cf2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68da      	ldr	r2, [r3, #12]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	695a      	ldr	r2, [r3, #20]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 0201 	bic.w	r2, r2, #1
 8007d12:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d135      	bne.n	8007d96 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	330c      	adds	r3, #12
 8007d36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	e853 3f00 	ldrex	r3, [r3]
 8007d3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	f023 0310 	bic.w	r3, r3, #16
 8007d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	330c      	adds	r3, #12
 8007d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d50:	623a      	str	r2, [r7, #32]
 8007d52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d54:	69f9      	ldr	r1, [r7, #28]
 8007d56:	6a3a      	ldr	r2, [r7, #32]
 8007d58:	e841 2300 	strex	r3, r2, [r1]
 8007d5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d1e5      	bne.n	8007d30 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0310 	and.w	r3, r3, #16
 8007d6e:	2b10      	cmp	r3, #16
 8007d70:	d10a      	bne.n	8007d88 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d72:	2300      	movs	r3, #0
 8007d74:	60fb      	str	r3, [r7, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	60fb      	str	r3, [r7, #12]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	60fb      	str	r3, [r7, #12]
 8007d86:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f7ff fe67 	bl	8007a62 <HAL_UARTEx_RxEventCallback>
 8007d94:	e002      	b.n	8007d9c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7ff fe51 	bl	8007a3e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	e002      	b.n	8007da6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	e000      	b.n	8007da6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007da4:	2302      	movs	r3, #2
  }
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3730      	adds	r7, #48	@ 0x30
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68da      	ldr	r2, [r3, #12]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	430a      	orrs	r2, r1
 8007dcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	689a      	ldr	r2, [r3, #8]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007dea:	f023 030c 	bic.w	r3, r3, #12
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	6812      	ldr	r2, [r2, #0]
 8007df2:	68b9      	ldr	r1, [r7, #8]
 8007df4:	430b      	orrs	r3, r1
 8007df6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	699a      	ldr	r2, [r3, #24]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a2c      	ldr	r2, [pc, #176]	@ (8007ec4 <UART_SetConfig+0x114>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d103      	bne.n	8007e20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007e18:	f7fd ff56 	bl	8005cc8 <HAL_RCC_GetPCLK2Freq>
 8007e1c:	60f8      	str	r0, [r7, #12]
 8007e1e:	e002      	b.n	8007e26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007e20:	f7fd ff3e 	bl	8005ca0 <HAL_RCC_GetPCLK1Freq>
 8007e24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4413      	add	r3, r2
 8007e2e:	009a      	lsls	r2, r3, #2
 8007e30:	441a      	add	r2, r3
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e3c:	4a22      	ldr	r2, [pc, #136]	@ (8007ec8 <UART_SetConfig+0x118>)
 8007e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e42:	095b      	lsrs	r3, r3, #5
 8007e44:	0119      	lsls	r1, r3, #4
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	4413      	add	r3, r2
 8007e4e:	009a      	lsls	r2, r3, #2
 8007e50:	441a      	add	r2, r3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ec8 <UART_SetConfig+0x118>)
 8007e5e:	fba3 0302 	umull	r0, r3, r3, r2
 8007e62:	095b      	lsrs	r3, r3, #5
 8007e64:	2064      	movs	r0, #100	@ 0x64
 8007e66:	fb00 f303 	mul.w	r3, r0, r3
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	3332      	adds	r3, #50	@ 0x32
 8007e70:	4a15      	ldr	r2, [pc, #84]	@ (8007ec8 <UART_SetConfig+0x118>)
 8007e72:	fba2 2303 	umull	r2, r3, r2, r3
 8007e76:	095b      	lsrs	r3, r3, #5
 8007e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e7c:	4419      	add	r1, r3
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009a      	lsls	r2, r3, #2
 8007e88:	441a      	add	r2, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e94:	4b0c      	ldr	r3, [pc, #48]	@ (8007ec8 <UART_SetConfig+0x118>)
 8007e96:	fba3 0302 	umull	r0, r3, r3, r2
 8007e9a:	095b      	lsrs	r3, r3, #5
 8007e9c:	2064      	movs	r0, #100	@ 0x64
 8007e9e:	fb00 f303 	mul.w	r3, r0, r3
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	011b      	lsls	r3, r3, #4
 8007ea6:	3332      	adds	r3, #50	@ 0x32
 8007ea8:	4a07      	ldr	r2, [pc, #28]	@ (8007ec8 <UART_SetConfig+0x118>)
 8007eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8007eae:	095b      	lsrs	r3, r3, #5
 8007eb0:	f003 020f 	and.w	r2, r3, #15
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	440a      	add	r2, r1
 8007eba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	40013800 	.word	0x40013800
 8007ec8:	51eb851f 	.word	0x51eb851f

08007ecc <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	4638      	mov	r0, r7
 8007ed6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc80      	pop	{r7}
 8007ee4:	4770      	bx	lr

08007ee6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b085      	sub	sp, #20
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007ef6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007efa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bc80      	pop	{r7}
 8007f10:	4770      	bx	lr

08007f12 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b085      	sub	sp, #20
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007f1a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007f1e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	43db      	mvns	r3, r3
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	4013      	ands	r3, r2
 8007f32:	b29a      	uxth	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3714      	adds	r7, #20
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bc80      	pop	{r7}
 8007f44:	4770      	bx	lr

08007f46 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	460b      	mov	r3, r1
 8007f50:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bc80      	pop	{r7}
 8007f5c:	4770      	bx	lr

08007f5e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b085      	sub	sp, #20
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	60f8      	str	r0, [r7, #12]
 8007f66:	4638      	mov	r0, r7
 8007f68:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr

08007f98 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b09d      	sub	sp, #116	@ 0x74
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4413      	add	r3, r2
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fbe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	78db      	ldrb	r3, [r3, #3]
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	d81f      	bhi.n	800800a <USB_ActivateEndpoint+0x72>
 8007fca:	a201      	add	r2, pc, #4	@ (adr r2, 8007fd0 <USB_ActivateEndpoint+0x38>)
 8007fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd0:	08007fe1 	.word	0x08007fe1
 8007fd4:	08007ffd 	.word	0x08007ffd
 8007fd8:	08008013 	.word	0x08008013
 8007fdc:	08007fef 	.word	0x08007fef
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007fe0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007fe4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fe8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007fec:	e012      	b.n	8008014 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007fee:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007ff2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007ff6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007ffa:	e00b      	b.n	8008014 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007ffc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008000:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008004:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8008008:	e004      	b.n	8008014 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8008010:	e000      	b.n	8008014 <USB_ActivateEndpoint+0x7c>
      break;
 8008012:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	441a      	add	r2, r3
 800801e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008022:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008026:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800802a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800802e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008032:	b29b      	uxth	r3, r3
 8008034:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	881b      	ldrh	r3, [r3, #0]
 8008042:	b29b      	uxth	r3, r3
 8008044:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008048:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800804c:	b29b      	uxth	r3, r3
 800804e:	683a      	ldr	r2, [r7, #0]
 8008050:	7812      	ldrb	r2, [r2, #0]
 8008052:	4313      	orrs	r3, r2
 8008054:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	441a      	add	r2, r3
 8008062:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8008066:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800806a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800806e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008076:	b29b      	uxth	r3, r3
 8008078:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	7b1b      	ldrb	r3, [r3, #12]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f040 8178 	bne.w	8008374 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	785b      	ldrb	r3, [r3, #1]
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 8084 	beq.w	8008196 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	61bb      	str	r3, [r7, #24]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008098:	b29b      	uxth	r3, r3
 800809a:	461a      	mov	r2, r3
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	4413      	add	r3, r2
 80080a0:	61bb      	str	r3, [r7, #24]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	011a      	lsls	r2, r3, #4
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080b0:	617b      	str	r3, [r7, #20]
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	88db      	ldrh	r3, [r3, #6]
 80080b6:	085b      	lsrs	r3, r3, #1
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	005b      	lsls	r3, r3, #1
 80080bc:	b29a      	uxth	r2, r3
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	881b      	ldrh	r3, [r3, #0]
 80080ce:	827b      	strh	r3, [r7, #18]
 80080d0:	8a7b      	ldrh	r3, [r7, #18]
 80080d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d01b      	beq.n	8008112 <USB_ActivateEndpoint+0x17a>
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	4413      	add	r3, r2
 80080e4:	881b      	ldrh	r3, [r3, #0]
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080f0:	823b      	strh	r3, [r7, #16]
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	441a      	add	r2, r3
 80080fc:	8a3b      	ldrh	r3, [r7, #16]
 80080fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800810a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800810e:	b29b      	uxth	r3, r3
 8008110:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	78db      	ldrb	r3, [r3, #3]
 8008116:	2b01      	cmp	r3, #1
 8008118:	d020      	beq.n	800815c <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	b29b      	uxth	r3, r3
 8008128:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800812c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008130:	81bb      	strh	r3, [r7, #12]
 8008132:	89bb      	ldrh	r3, [r7, #12]
 8008134:	f083 0320 	eor.w	r3, r3, #32
 8008138:	81bb      	strh	r3, [r7, #12]
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	441a      	add	r2, r3
 8008144:	89bb      	ldrh	r3, [r7, #12]
 8008146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800814a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800814e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008156:	b29b      	uxth	r3, r3
 8008158:	8013      	strh	r3, [r2, #0]
 800815a:	e2d5      	b.n	8008708 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4413      	add	r3, r2
 8008166:	881b      	ldrh	r3, [r3, #0]
 8008168:	b29b      	uxth	r3, r3
 800816a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800816e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008172:	81fb      	strh	r3, [r7, #14]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	441a      	add	r2, r3
 800817e:	89fb      	ldrh	r3, [r7, #14]
 8008180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800818c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008190:	b29b      	uxth	r3, r3
 8008192:	8013      	strh	r3, [r2, #0]
 8008194:	e2b8      	b.n	8008708 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	633b      	str	r3, [r7, #48]	@ 0x30
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a6:	4413      	add	r3, r2
 80081a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	011a      	lsls	r2, r3, #4
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	4413      	add	r3, r2
 80081b4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80081b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	88db      	ldrh	r3, [r3, #6]
 80081be:	085b      	lsrs	r3, r3, #1
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	005b      	lsls	r3, r3, #1
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c8:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	461a      	mov	r2, r3
 80081d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081da:	4413      	add	r3, r2
 80081dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	011a      	lsls	r2, r3, #4
 80081e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e6:	4413      	add	r3, r2
 80081e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80081ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f0:	881b      	ldrh	r3, [r3, #0]
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081f8:	b29a      	uxth	r2, r3
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	801a      	strh	r2, [r3, #0]
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	2b3e      	cmp	r3, #62	@ 0x3e
 8008204:	d91d      	bls.n	8008242 <USB_ActivateEndpoint+0x2aa>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	691b      	ldr	r3, [r3, #16]
 800820a:	095b      	lsrs	r3, r3, #5
 800820c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	f003 031f 	and.w	r3, r3, #31
 8008216:	2b00      	cmp	r3, #0
 8008218:	d102      	bne.n	8008220 <USB_ActivateEndpoint+0x288>
 800821a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800821c:	3b01      	subs	r3, #1
 800821e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	881b      	ldrh	r3, [r3, #0]
 8008224:	b29a      	uxth	r2, r3
 8008226:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008228:	b29b      	uxth	r3, r3
 800822a:	029b      	lsls	r3, r3, #10
 800822c:	b29b      	uxth	r3, r3
 800822e:	4313      	orrs	r3, r2
 8008230:	b29b      	uxth	r3, r3
 8008232:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008236:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800823a:	b29a      	uxth	r2, r3
 800823c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823e:	801a      	strh	r2, [r3, #0]
 8008240:	e026      	b.n	8008290 <USB_ActivateEndpoint+0x2f8>
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	691b      	ldr	r3, [r3, #16]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10a      	bne.n	8008260 <USB_ActivateEndpoint+0x2c8>
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	881b      	ldrh	r3, [r3, #0]
 800824e:	b29b      	uxth	r3, r3
 8008250:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008254:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008258:	b29a      	uxth	r2, r3
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	801a      	strh	r2, [r3, #0]
 800825e:	e017      	b.n	8008290 <USB_ActivateEndpoint+0x2f8>
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	085b      	lsrs	r3, r3, #1
 8008266:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	f003 0301 	and.w	r3, r3, #1
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <USB_ActivateEndpoint+0x2e2>
 8008274:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008276:	3301      	adds	r3, #1
 8008278:	66bb      	str	r3, [r7, #104]	@ 0x68
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	881b      	ldrh	r3, [r3, #0]
 800827e:	b29a      	uxth	r2, r3
 8008280:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008282:	b29b      	uxth	r3, r3
 8008284:	029b      	lsls	r3, r3, #10
 8008286:	b29b      	uxth	r3, r3
 8008288:	4313      	orrs	r3, r2
 800828a:	b29a      	uxth	r2, r3
 800828c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	4413      	add	r3, r2
 800829a:	881b      	ldrh	r3, [r3, #0]
 800829c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800829e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80082a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d01b      	beq.n	80082e0 <USB_ActivateEndpoint+0x348>
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	4413      	add	r3, r2
 80082b2:	881b      	ldrh	r3, [r3, #0]
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082be:	843b      	strh	r3, [r7, #32]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	441a      	add	r2, r3
 80082ca:	8c3b      	ldrh	r3, [r7, #32]
 80082cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082dc:	b29b      	uxth	r3, r3
 80082de:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d124      	bne.n	8008332 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	4413      	add	r3, r2
 80082f2:	881b      	ldrh	r3, [r3, #0]
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082fe:	83bb      	strh	r3, [r7, #28]
 8008300:	8bbb      	ldrh	r3, [r7, #28]
 8008302:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008306:	83bb      	strh	r3, [r7, #28]
 8008308:	8bbb      	ldrh	r3, [r7, #28]
 800830a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800830e:	83bb      	strh	r3, [r7, #28]
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	441a      	add	r2, r3
 800831a:	8bbb      	ldrh	r3, [r7, #28]
 800831c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008320:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008324:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008328:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800832c:	b29b      	uxth	r3, r3
 800832e:	8013      	strh	r3, [r2, #0]
 8008330:	e1ea      	b.n	8008708 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008332:	687a      	ldr	r2, [r7, #4]
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4413      	add	r3, r2
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	b29b      	uxth	r3, r3
 8008340:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008344:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008348:	83fb      	strh	r3, [r7, #30]
 800834a:	8bfb      	ldrh	r3, [r7, #30]
 800834c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008350:	83fb      	strh	r3, [r7, #30]
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	441a      	add	r2, r3
 800835c:	8bfb      	ldrh	r3, [r7, #30]
 800835e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800836a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800836e:	b29b      	uxth	r3, r3
 8008370:	8013      	strh	r3, [r2, #0]
 8008372:	e1c9      	b.n	8008708 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	78db      	ldrb	r3, [r3, #3]
 8008378:	2b02      	cmp	r3, #2
 800837a:	d11e      	bne.n	80083ba <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	881b      	ldrh	r3, [r3, #0]
 8008388:	b29b      	uxth	r3, r3
 800838a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800838e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008392:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	441a      	add	r2, r3
 80083a0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80083a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ac:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80083b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	8013      	strh	r3, [r2, #0]
 80083b8:	e01d      	b.n	80083f6 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	881b      	ldrh	r3, [r3, #0]
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80083cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	441a      	add	r2, r3
 80083de:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80083e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008400:	b29b      	uxth	r3, r3
 8008402:	461a      	mov	r2, r3
 8008404:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008406:	4413      	add	r3, r2
 8008408:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	011a      	lsls	r2, r3, #4
 8008410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008412:	4413      	add	r3, r2
 8008414:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008418:	65bb      	str	r3, [r7, #88]	@ 0x58
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	891b      	ldrh	r3, [r3, #8]
 800841e:	085b      	lsrs	r3, r3, #1
 8008420:	b29b      	uxth	r3, r3
 8008422:	005b      	lsls	r3, r3, #1
 8008424:	b29a      	uxth	r2, r3
 8008426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008428:	801a      	strh	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	657b      	str	r3, [r7, #84]	@ 0x54
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008434:	b29b      	uxth	r3, r3
 8008436:	461a      	mov	r2, r3
 8008438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800843a:	4413      	add	r3, r2
 800843c:	657b      	str	r3, [r7, #84]	@ 0x54
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	011a      	lsls	r2, r3, #4
 8008444:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008446:	4413      	add	r3, r2
 8008448:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800844c:	653b      	str	r3, [r7, #80]	@ 0x50
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	895b      	ldrh	r3, [r3, #10]
 8008452:	085b      	lsrs	r3, r3, #1
 8008454:	b29b      	uxth	r3, r3
 8008456:	005b      	lsls	r3, r3, #1
 8008458:	b29a      	uxth	r2, r3
 800845a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800845c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	785b      	ldrb	r3, [r3, #1]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f040 8093 	bne.w	800858e <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8008478:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800847c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01b      	beq.n	80084bc <USB_ActivateEndpoint+0x524>
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4413      	add	r3, r2
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	b29b      	uxth	r3, r3
 8008492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	441a      	add	r2, r3
 80084a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80084a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	4413      	add	r3, r2
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80084ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80084cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d01b      	beq.n	800850c <USB_ActivateEndpoint+0x574>
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	881b      	ldrh	r3, [r3, #0]
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ea:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	441a      	add	r2, r3
 80084f6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80084f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008504:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008508:	b29b      	uxth	r3, r3
 800850a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4413      	add	r3, r2
 8008516:	881b      	ldrh	r3, [r3, #0]
 8008518:	b29b      	uxth	r3, r3
 800851a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800851e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008522:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008524:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008526:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800852a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800852c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800852e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008532:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	441a      	add	r2, r3
 800853e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008548:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800854c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008550:	b29b      	uxth	r3, r3
 8008552:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	4413      	add	r3, r2
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	b29b      	uxth	r3, r3
 8008562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800856a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	441a      	add	r2, r3
 8008576:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008578:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800857c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008588:	b29b      	uxth	r3, r3
 800858a:	8013      	strh	r3, [r2, #0]
 800858c:	e0bc      	b.n	8008708 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	4413      	add	r3, r2
 8008598:	881b      	ldrh	r3, [r3, #0]
 800859a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800859e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80085a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d01d      	beq.n	80085e6 <USB_ActivateEndpoint+0x64e>
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	4413      	add	r3, r2
 80085b4:	881b      	ldrh	r3, [r3, #0]
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085c0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	441a      	add	r2, r3
 80085ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80085d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80085de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	881b      	ldrh	r3, [r3, #0]
 80085f2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80085f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80085fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d01d      	beq.n	800863e <USB_ActivateEndpoint+0x6a6>
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4413      	add	r3, r2
 800860c:	881b      	ldrh	r3, [r3, #0]
 800860e:	b29b      	uxth	r3, r3
 8008610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008618:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	441a      	add	r2, r3
 8008626:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800862a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800862e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008632:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008636:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800863a:	b29b      	uxth	r3, r3
 800863c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	78db      	ldrb	r3, [r3, #3]
 8008642:	2b01      	cmp	r3, #1
 8008644:	d024      	beq.n	8008690 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800865c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008660:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008664:	f083 0320 	eor.w	r3, r3, #32
 8008668:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	441a      	add	r2, r3
 8008676:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800867a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800867e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800868a:	b29b      	uxth	r3, r3
 800868c:	8013      	strh	r3, [r2, #0]
 800868e:	e01d      	b.n	80086cc <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4413      	add	r3, r2
 800869a:	881b      	ldrh	r3, [r3, #0]
 800869c:	b29b      	uxth	r3, r3
 800869e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	441a      	add	r2, r3
 80086b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4413      	add	r3, r2
 80086d6:	881b      	ldrh	r3, [r3, #0]
 80086d8:	b29b      	uxth	r3, r3
 80086da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80086de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	441a      	add	r2, r3
 80086f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80086f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008704:	b29b      	uxth	r3, r3
 8008706:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008708:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800870c:	4618      	mov	r0, r3
 800870e:	3774      	adds	r7, #116	@ 0x74
 8008710:	46bd      	mov	sp, r7
 8008712:	bc80      	pop	{r7}
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008718:	b480      	push	{r7}
 800871a:	b08d      	sub	sp, #52	@ 0x34
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	7b1b      	ldrb	r3, [r3, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	f040 808e 	bne.w	8008848 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	785b      	ldrb	r3, [r3, #1]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d044      	beq.n	80087be <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4413      	add	r3, r2
 800873e:	881b      	ldrh	r3, [r3, #0]
 8008740:	81bb      	strh	r3, [r7, #12]
 8008742:	89bb      	ldrh	r3, [r7, #12]
 8008744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008748:	2b00      	cmp	r3, #0
 800874a:	d01b      	beq.n	8008784 <USB_DeactivateEndpoint+0x6c>
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	b29b      	uxth	r3, r3
 800875a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800875e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008762:	817b      	strh	r3, [r7, #10]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	441a      	add	r2, r3
 800876e:	897b      	ldrh	r3, [r7, #10]
 8008770:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008774:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008778:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800877c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008780:	b29b      	uxth	r3, r3
 8008782:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008784:	687a      	ldr	r2, [r7, #4]
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	4413      	add	r3, r2
 800878e:	881b      	ldrh	r3, [r3, #0]
 8008790:	b29b      	uxth	r3, r3
 8008792:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008796:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800879a:	813b      	strh	r3, [r7, #8]
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	441a      	add	r2, r3
 80087a6:	893b      	ldrh	r3, [r7, #8]
 80087a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	8013      	strh	r3, [r2, #0]
 80087bc:	e192      	b.n	8008ae4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4413      	add	r3, r2
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	827b      	strh	r3, [r7, #18]
 80087cc:	8a7b      	ldrh	r3, [r7, #18]
 80087ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d01b      	beq.n	800880e <USB_DeactivateEndpoint+0xf6>
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4413      	add	r3, r2
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087ec:	823b      	strh	r3, [r7, #16]
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	441a      	add	r2, r3
 80087f8:	8a3b      	ldrh	r3, [r7, #16]
 80087fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008802:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800880a:	b29b      	uxth	r3, r3
 800880c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	881b      	ldrh	r3, [r3, #0]
 800881a:	b29b      	uxth	r3, r3
 800881c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008820:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008824:	81fb      	strh	r3, [r7, #14]
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	441a      	add	r2, r3
 8008830:	89fb      	ldrh	r3, [r7, #14]
 8008832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800883a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800883e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008842:	b29b      	uxth	r3, r3
 8008844:	8013      	strh	r3, [r2, #0]
 8008846:	e14d      	b.n	8008ae4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	785b      	ldrb	r3, [r3, #1]
 800884c:	2b00      	cmp	r3, #0
 800884e:	f040 80a5 	bne.w	800899c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	4413      	add	r3, r2
 800885c:	881b      	ldrh	r3, [r3, #0]
 800885e:	843b      	strh	r3, [r7, #32]
 8008860:	8c3b      	ldrh	r3, [r7, #32]
 8008862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008866:	2b00      	cmp	r3, #0
 8008868:	d01b      	beq.n	80088a2 <USB_DeactivateEndpoint+0x18a>
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	881b      	ldrh	r3, [r3, #0]
 8008876:	b29b      	uxth	r3, r3
 8008878:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800887c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008880:	83fb      	strh	r3, [r7, #30]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	441a      	add	r2, r3
 800888c:	8bfb      	ldrh	r3, [r7, #30]
 800888e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008892:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008896:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800889a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800889e:	b29b      	uxth	r3, r3
 80088a0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	83bb      	strh	r3, [r7, #28]
 80088b0:	8bbb      	ldrh	r3, [r7, #28]
 80088b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d01b      	beq.n	80088f2 <USB_DeactivateEndpoint+0x1da>
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	4413      	add	r3, r2
 80088c4:	881b      	ldrh	r3, [r3, #0]
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088d0:	837b      	strh	r3, [r7, #26]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	441a      	add	r2, r3
 80088dc:	8b7b      	ldrh	r3, [r7, #26]
 80088de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088ea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	4413      	add	r3, r2
 80088fc:	881b      	ldrh	r3, [r3, #0]
 80088fe:	b29b      	uxth	r3, r3
 8008900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008908:	833b      	strh	r3, [r7, #24]
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	441a      	add	r2, r3
 8008914:	8b3b      	ldrh	r3, [r7, #24]
 8008916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800891a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800891e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008922:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008926:	b29b      	uxth	r3, r3
 8008928:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	881b      	ldrh	r3, [r3, #0]
 8008936:	b29b      	uxth	r3, r3
 8008938:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800893c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008940:	82fb      	strh	r3, [r7, #22]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	441a      	add	r2, r3
 800894c:	8afb      	ldrh	r3, [r7, #22]
 800894e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008952:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800895a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800895e:	b29b      	uxth	r3, r3
 8008960:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	b29b      	uxth	r3, r3
 8008970:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008974:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008978:	82bb      	strh	r3, [r7, #20]
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	441a      	add	r2, r3
 8008984:	8abb      	ldrh	r3, [r7, #20]
 8008986:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800898a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800898e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008996:	b29b      	uxth	r3, r3
 8008998:	8013      	strh	r3, [r2, #0]
 800899a:	e0a3      	b.n	8008ae4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	4413      	add	r3, r2
 80089a6:	881b      	ldrh	r3, [r3, #0]
 80089a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80089aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80089ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d01b      	beq.n	80089ec <USB_DeactivateEndpoint+0x2d4>
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4413      	add	r3, r2
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ca:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	441a      	add	r2, r3
 80089d6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80089d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80089e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4413      	add	r3, r2
 80089f6:	881b      	ldrh	r3, [r3, #0]
 80089f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80089fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80089fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d01b      	beq.n	8008a3c <USB_DeactivateEndpoint+0x324>
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	4413      	add	r3, r2
 8008a0e:	881b      	ldrh	r3, [r3, #0]
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a1a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	441a      	add	r2, r3
 8008a26:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	4413      	add	r3, r2
 8008a46:	881b      	ldrh	r3, [r3, #0]
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a52:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	441a      	add	r2, r3
 8008a5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	4413      	add	r3, r2
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a8a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	441a      	add	r2, r3
 8008a96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008a98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	4413      	add	r3, r2
 8008ab6:	881b      	ldrh	r3, [r3, #0]
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ac2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	441a      	add	r2, r3
 8008ace:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008ad0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ad4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3734      	adds	r7, #52	@ 0x34
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bc80      	pop	{r7}
 8008aee:	4770      	bx	lr

08008af0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b0c2      	sub	sp, #264	@ 0x108
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008afa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008afe:	6018      	str	r0, [r3, #0]
 8008b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b08:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008b0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	785b      	ldrb	r3, [r3, #1]
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	f040 86b7 	bne.w	800988a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008b1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	699a      	ldr	r2, [r3, #24]
 8008b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d908      	bls.n	8008b4a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8008b38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008b48:	e007      	b.n	8008b5a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8008b4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008b5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	7b1b      	ldrb	r3, [r3, #12]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d13a      	bne.n	8008be0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008b6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	6959      	ldr	r1, [r3, #20]
 8008b76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	88da      	ldrh	r2, [r3, #6]
 8008b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008b8c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008b90:	6800      	ldr	r0, [r0, #0]
 8008b92:	f001 fc9c 	bl	800a4ce <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008b96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	613b      	str	r3, [r7, #16]
 8008ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ba6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bb0:	b29b      	uxth	r3, r3
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	613b      	str	r3, [r7, #16]
 8008bba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	011a      	lsls	r2, r3, #4
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008bd0:	60fb      	str	r3, [r7, #12]
 8008bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bd6:	b29a      	uxth	r2, r3
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	801a      	strh	r2, [r3, #0]
 8008bdc:	f000 be1f 	b.w	800981e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008be4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	78db      	ldrb	r3, [r3, #3]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	f040 8462 	bne.w	80094b6 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008bf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6a1a      	ldr	r2, [r3, #32]
 8008bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	f240 83df 	bls.w	80093ce <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008c10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4413      	add	r3, r2
 8008c2a:	881b      	ldrh	r3, [r3, #0]
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c36:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008c3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	441a      	add	r2, r3
 8008c54:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008c58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c60:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008c6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	6a1a      	ldr	r2, [r3, #32]
 8008c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c7c:	1ad2      	subs	r2, r2, r3
 8008c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	881b      	ldrh	r3, [r3, #0]
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f000 81c7 	beq.w	8009040 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008cb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	785b      	ldrb	r3, [r3, #1]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d177      	bne.n	8008dbe <USB_EPStartXfer+0x2ce>
 8008cce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cd2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	461a      	mov	r2, r3
 8008cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cee:	4413      	add	r3, r2
 8008cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	011a      	lsls	r2, r3, #4
 8008d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d02:	4413      	add	r3, r2
 8008d04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0c:	881b      	ldrh	r3, [r3, #0]
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d14:	b29a      	uxth	r2, r3
 8008d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d18:	801a      	strh	r2, [r3, #0]
 8008d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d20:	d921      	bls.n	8008d66 <USB_EPStartXfer+0x276>
 8008d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d26:	095b      	lsrs	r3, r3, #5
 8008d28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d30:	f003 031f 	and.w	r3, r3, #31
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d104      	bne.n	8008d42 <USB_EPStartXfer+0x252>
 8008d38:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d44:	881b      	ldrh	r3, [r3, #0]
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	029b      	lsls	r3, r3, #10
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	4313      	orrs	r3, r2
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d5e:	b29a      	uxth	r2, r3
 8008d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d62:	801a      	strh	r2, [r3, #0]
 8008d64:	e050      	b.n	8008e08 <USB_EPStartXfer+0x318>
 8008d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10a      	bne.n	8008d84 <USB_EPStartXfer+0x294>
 8008d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d7c:	b29a      	uxth	r2, r3
 8008d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d80:	801a      	strh	r2, [r3, #0]
 8008d82:	e041      	b.n	8008e08 <USB_EPStartXfer+0x318>
 8008d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d88:	085b      	lsrs	r3, r3, #1
 8008d8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d92:	f003 0301 	and.w	r3, r3, #1
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d004      	beq.n	8008da4 <USB_EPStartXfer+0x2b4>
 8008d9a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008d9e:	3301      	adds	r3, #1
 8008da0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	029b      	lsls	r3, r3, #10
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	4313      	orrs	r3, r2
 8008db6:	b29a      	uxth	r2, r3
 8008db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dba:	801a      	strh	r2, [r3, #0]
 8008dbc:	e024      	b.n	8008e08 <USB_EPStartXfer+0x318>
 8008dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	785b      	ldrb	r3, [r3, #1]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d11c      	bne.n	8008e08 <USB_EPStartXfer+0x318>
 8008dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dd2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	461a      	mov	r2, r3
 8008de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de2:	4413      	add	r3, r2
 8008de4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008de6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	011a      	lsls	r2, r3, #4
 8008df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df6:	4413      	add	r3, r2
 8008df8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	895b      	ldrh	r3, [r3, #10]
 8008e14:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	6959      	ldr	r1, [r3, #20]
 8008e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e2e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008e32:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008e36:	6800      	ldr	r0, [r0, #0]
 8008e38:	f001 fb49 	bl	800a4ce <USB_WritePMA>
            ep->xfer_buff += len;
 8008e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	695a      	ldr	r2, [r3, #20]
 8008e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e4c:	441a      	add	r2, r3
 8008e4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	6a1a      	ldr	r2, [r3, #32]
 8008e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d90f      	bls.n	8008e96 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6a1a      	ldr	r2, [r3, #32]
 8008e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e86:	1ad2      	subs	r2, r2, r3
 8008e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	621a      	str	r2, [r3, #32]
 8008e94:	e00e      	b.n	8008eb4 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008e96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008ea6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eaa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008eb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	785b      	ldrb	r3, [r3, #1]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d177      	bne.n	8008fb4 <USB_EPStartXfer+0x4c4>
 8008ec4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ec8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	61bb      	str	r3, [r7, #24]
 8008ed0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ed4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	69bb      	ldr	r3, [r7, #24]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	61bb      	str	r3, [r7, #24]
 8008ee8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	011a      	lsls	r2, r3, #4
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	4413      	add	r3, r2
 8008efa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008efe:	617b      	str	r3, [r7, #20]
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	881b      	ldrh	r3, [r3, #0]
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	801a      	strh	r2, [r3, #0]
 8008f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f14:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f16:	d921      	bls.n	8008f5c <USB_EPStartXfer+0x46c>
 8008f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f1c:	095b      	lsrs	r3, r3, #5
 8008f1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f26:	f003 031f 	and.w	r3, r3, #31
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d104      	bne.n	8008f38 <USB_EPStartXfer+0x448>
 8008f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f32:	3b01      	subs	r3, #1
 8008f34:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	029b      	lsls	r3, r3, #10
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	801a      	strh	r2, [r3, #0]
 8008f5a:	e056      	b.n	800900a <USB_EPStartXfer+0x51a>
 8008f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d10a      	bne.n	8008f7a <USB_EPStartXfer+0x48a>
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	881b      	ldrh	r3, [r3, #0]
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	801a      	strh	r2, [r3, #0]
 8008f78:	e047      	b.n	800900a <USB_EPStartXfer+0x51a>
 8008f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f7e:	085b      	lsrs	r3, r3, #1
 8008f80:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008f84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d004      	beq.n	8008f9a <USB_EPStartXfer+0x4aa>
 8008f90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f94:	3301      	adds	r3, #1
 8008f96:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	881b      	ldrh	r3, [r3, #0]
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	029b      	lsls	r3, r3, #10
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	4313      	orrs	r3, r2
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	801a      	strh	r2, [r3, #0]
 8008fb2:	e02a      	b.n	800900a <USB_EPStartXfer+0x51a>
 8008fb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	785b      	ldrb	r3, [r3, #1]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d122      	bne.n	800900a <USB_EPStartXfer+0x51a>
 8008fc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	623b      	str	r3, [r7, #32]
 8008fd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	6a3b      	ldr	r3, [r7, #32]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	623b      	str	r3, [r7, #32]
 8008fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	011a      	lsls	r2, r3, #4
 8008ff6:	6a3b      	ldr	r3, [r7, #32]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ffe:	61fb      	str	r3, [r7, #28]
 8009000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009004:	b29a      	uxth	r2, r3
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800900a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800900e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	891b      	ldrh	r3, [r3, #8]
 8009016:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800901a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800901e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	6959      	ldr	r1, [r3, #20]
 8009026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800902a:	b29b      	uxth	r3, r3
 800902c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009030:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8009034:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009038:	6800      	ldr	r0, [r0, #0]
 800903a:	f001 fa48 	bl	800a4ce <USB_WritePMA>
 800903e:	e3ee      	b.n	800981e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	785b      	ldrb	r3, [r3, #1]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d177      	bne.n	8009140 <USB_EPStartXfer+0x650>
 8009050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009054:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800905c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009060:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800906a:	b29b      	uxth	r3, r3
 800906c:	461a      	mov	r2, r3
 800906e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009070:	4413      	add	r3, r2
 8009072:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	011a      	lsls	r2, r3, #4
 8009082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009084:	4413      	add	r3, r2
 8009086:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800908a:	647b      	str	r3, [r7, #68]	@ 0x44
 800908c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	b29b      	uxth	r3, r3
 8009092:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009096:	b29a      	uxth	r2, r3
 8009098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800909a:	801a      	strh	r2, [r3, #0]
 800909c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80090a2:	d921      	bls.n	80090e8 <USB_EPStartXfer+0x5f8>
 80090a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a8:	095b      	lsrs	r3, r3, #5
 80090aa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80090ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090b2:	f003 031f 	and.w	r3, r3, #31
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d104      	bne.n	80090c4 <USB_EPStartXfer+0x5d4>
 80090ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80090be:	3b01      	subs	r3, #1
 80090c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80090c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090c6:	881b      	ldrh	r3, [r3, #0]
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	029b      	lsls	r3, r3, #10
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	4313      	orrs	r3, r2
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090e4:	801a      	strh	r2, [r3, #0]
 80090e6:	e056      	b.n	8009196 <USB_EPStartXfer+0x6a6>
 80090e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10a      	bne.n	8009106 <USB_EPStartXfer+0x616>
 80090f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090f2:	881b      	ldrh	r3, [r3, #0]
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009102:	801a      	strh	r2, [r3, #0]
 8009104:	e047      	b.n	8009196 <USB_EPStartXfer+0x6a6>
 8009106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800910a:	085b      	lsrs	r3, r3, #1
 800910c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009110:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b00      	cmp	r3, #0
 800911a:	d004      	beq.n	8009126 <USB_EPStartXfer+0x636>
 800911c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009120:	3301      	adds	r3, #1
 8009122:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009126:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b29a      	uxth	r2, r3
 800912c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009130:	b29b      	uxth	r3, r3
 8009132:	029b      	lsls	r3, r3, #10
 8009134:	b29b      	uxth	r3, r3
 8009136:	4313      	orrs	r3, r2
 8009138:	b29a      	uxth	r2, r3
 800913a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800913c:	801a      	strh	r2, [r3, #0]
 800913e:	e02a      	b.n	8009196 <USB_EPStartXfer+0x6a6>
 8009140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	785b      	ldrb	r3, [r3, #1]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d122      	bne.n	8009196 <USB_EPStartXfer+0x6a6>
 8009150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009154:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	653b      	str	r3, [r7, #80]	@ 0x50
 800915c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009160:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800916a:	b29b      	uxth	r3, r3
 800916c:	461a      	mov	r2, r3
 800916e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009170:	4413      	add	r3, r2
 8009172:	653b      	str	r3, [r7, #80]	@ 0x50
 8009174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009178:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	011a      	lsls	r2, r3, #4
 8009182:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009184:	4413      	add	r3, r2
 8009186:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800918a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800918c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009190:	b29a      	uxth	r2, r3
 8009192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009194:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009196:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800919a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	891b      	ldrh	r3, [r3, #8]
 80091a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6959      	ldr	r1, [r3, #20]
 80091b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80091bc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80091c0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80091c4:	6800      	ldr	r0, [r0, #0]
 80091c6:	f001 f982 	bl	800a4ce <USB_WritePMA>
            ep->xfer_buff += len;
 80091ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	695a      	ldr	r2, [r3, #20]
 80091d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091da:	441a      	add	r2, r3
 80091dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80091e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	6a1a      	ldr	r2, [r3, #32]
 80091f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	691b      	ldr	r3, [r3, #16]
 8009200:	429a      	cmp	r2, r3
 8009202:	d90f      	bls.n	8009224 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8009204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	6a1a      	ldr	r2, [r3, #32]
 8009210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009214:	1ad2      	subs	r2, r2, r3
 8009216:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800921a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	621a      	str	r2, [r3, #32]
 8009222:	e00e      	b.n	8009242 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8009224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6a1b      	ldr	r3, [r3, #32]
 8009230:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8009234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009238:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2200      	movs	r2, #0
 8009240:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009242:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009246:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	643b      	str	r3, [r7, #64]	@ 0x40
 800924e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009252:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	785b      	ldrb	r3, [r3, #1]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d177      	bne.n	800934e <USB_EPStartXfer+0x85e>
 800925e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009262:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	63bb      	str	r3, [r7, #56]	@ 0x38
 800926a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800926e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009278:	b29b      	uxth	r3, r3
 800927a:	461a      	mov	r2, r3
 800927c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800927e:	4413      	add	r3, r2
 8009280:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009282:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009286:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	011a      	lsls	r2, r3, #4
 8009290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009292:	4413      	add	r3, r2
 8009294:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009298:	637b      	str	r3, [r7, #52]	@ 0x34
 800929a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800929c:	881b      	ldrh	r3, [r3, #0]
 800929e:	b29b      	uxth	r3, r3
 80092a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a8:	801a      	strh	r2, [r3, #0]
 80092aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80092b0:	d921      	bls.n	80092f6 <USB_EPStartXfer+0x806>
 80092b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092b6:	095b      	lsrs	r3, r3, #5
 80092b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80092bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092c0:	f003 031f 	and.w	r3, r3, #31
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d104      	bne.n	80092d2 <USB_EPStartXfer+0x7e2>
 80092c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092cc:	3b01      	subs	r3, #1
 80092ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80092d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d4:	881b      	ldrh	r3, [r3, #0]
 80092d6:	b29a      	uxth	r2, r3
 80092d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092dc:	b29b      	uxth	r3, r3
 80092de:	029b      	lsls	r3, r3, #10
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	4313      	orrs	r3, r2
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092f2:	801a      	strh	r2, [r3, #0]
 80092f4:	e050      	b.n	8009398 <USB_EPStartXfer+0x8a8>
 80092f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d10a      	bne.n	8009314 <USB_EPStartXfer+0x824>
 80092fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009300:	881b      	ldrh	r3, [r3, #0]
 8009302:	b29b      	uxth	r3, r3
 8009304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800930c:	b29a      	uxth	r2, r3
 800930e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009310:	801a      	strh	r2, [r3, #0]
 8009312:	e041      	b.n	8009398 <USB_EPStartXfer+0x8a8>
 8009314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009318:	085b      	lsrs	r3, r3, #1
 800931a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800931e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009322:	f003 0301 	and.w	r3, r3, #1
 8009326:	2b00      	cmp	r3, #0
 8009328:	d004      	beq.n	8009334 <USB_EPStartXfer+0x844>
 800932a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800932e:	3301      	adds	r3, #1
 8009330:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009336:	881b      	ldrh	r3, [r3, #0]
 8009338:	b29a      	uxth	r2, r3
 800933a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800933e:	b29b      	uxth	r3, r3
 8009340:	029b      	lsls	r3, r3, #10
 8009342:	b29b      	uxth	r3, r3
 8009344:	4313      	orrs	r3, r2
 8009346:	b29a      	uxth	r2, r3
 8009348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934a:	801a      	strh	r2, [r3, #0]
 800934c:	e024      	b.n	8009398 <USB_EPStartXfer+0x8a8>
 800934e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	785b      	ldrb	r3, [r3, #1]
 800935a:	2b01      	cmp	r3, #1
 800935c:	d11c      	bne.n	8009398 <USB_EPStartXfer+0x8a8>
 800935e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009362:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800936c:	b29b      	uxth	r3, r3
 800936e:	461a      	mov	r2, r3
 8009370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009372:	4413      	add	r3, r2
 8009374:	643b      	str	r3, [r7, #64]	@ 0x40
 8009376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800937a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	011a      	lsls	r2, r3, #4
 8009384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009386:	4413      	add	r3, r2
 8009388:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800938c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800938e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009392:	b29a      	uxth	r2, r3
 8009394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009396:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009398:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800939c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	895b      	ldrh	r3, [r3, #10]
 80093a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	6959      	ldr	r1, [r3, #20]
 80093b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80093be:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80093c2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80093c6:	6800      	ldr	r0, [r0, #0]
 80093c8:	f001 f881 	bl	800a4ce <USB_WritePMA>
 80093cc:	e227      	b.n	800981e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80093ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	6a1b      	ldr	r3, [r3, #32]
 80093da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80093de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009400:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009404:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8009408:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800940c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	441a      	add	r2, r3
 8009422:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8009426:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800942a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800942e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009436:	b29b      	uxth	r3, r3
 8009438:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800943a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800943e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009446:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800944a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009454:	b29b      	uxth	r3, r3
 8009456:	461a      	mov	r2, r3
 8009458:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800945a:	4413      	add	r3, r2
 800945c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800945e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009462:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	011a      	lsls	r2, r3, #4
 800946c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800946e:	4413      	add	r3, r2
 8009470:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009474:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800947a:	b29a      	uxth	r2, r3
 800947c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800947e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	891b      	ldrh	r3, [r3, #8]
 800948c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6959      	ldr	r1, [r3, #20]
 800949c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80094a6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80094aa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80094ae:	6800      	ldr	r0, [r0, #0]
 80094b0:	f001 f80d 	bl	800a4ce <USB_WritePMA>
 80094b4:	e1b3      	b.n	800981e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80094b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6a1a      	ldr	r2, [r3, #32]
 80094c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094c6:	1ad2      	subs	r2, r2, r3
 80094c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80094d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4413      	add	r3, r2
 80094ee:	881b      	ldrh	r3, [r3, #0]
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f000 80c6 	beq.w	8009688 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80094fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009500:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	673b      	str	r3, [r7, #112]	@ 0x70
 8009508:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800950c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	785b      	ldrb	r3, [r3, #1]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d177      	bne.n	8009608 <USB_EPStartXfer+0xb18>
 8009518:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800951c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009524:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009528:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009532:	b29b      	uxth	r3, r3
 8009534:	461a      	mov	r2, r3
 8009536:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009538:	4413      	add	r3, r2
 800953a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800953c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	011a      	lsls	r2, r3, #4
 800954a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800954c:	4413      	add	r3, r2
 800954e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009552:	667b      	str	r3, [r7, #100]	@ 0x64
 8009554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009556:	881b      	ldrh	r3, [r3, #0]
 8009558:	b29b      	uxth	r3, r3
 800955a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800955e:	b29a      	uxth	r2, r3
 8009560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009562:	801a      	strh	r2, [r3, #0]
 8009564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009568:	2b3e      	cmp	r3, #62	@ 0x3e
 800956a:	d921      	bls.n	80095b0 <USB_EPStartXfer+0xac0>
 800956c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009570:	095b      	lsrs	r3, r3, #5
 8009572:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800957a:	f003 031f 	and.w	r3, r3, #31
 800957e:	2b00      	cmp	r3, #0
 8009580:	d104      	bne.n	800958c <USB_EPStartXfer+0xa9c>
 8009582:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009586:	3b01      	subs	r3, #1
 8009588:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800958c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800958e:	881b      	ldrh	r3, [r3, #0]
 8009590:	b29a      	uxth	r2, r3
 8009592:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009596:	b29b      	uxth	r3, r3
 8009598:	029b      	lsls	r3, r3, #10
 800959a:	b29b      	uxth	r3, r3
 800959c:	4313      	orrs	r3, r2
 800959e:	b29b      	uxth	r3, r3
 80095a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095ac:	801a      	strh	r2, [r3, #0]
 80095ae:	e050      	b.n	8009652 <USB_EPStartXfer+0xb62>
 80095b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10a      	bne.n	80095ce <USB_EPStartXfer+0xade>
 80095b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095ba:	881b      	ldrh	r3, [r3, #0]
 80095bc:	b29b      	uxth	r3, r3
 80095be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095ca:	801a      	strh	r2, [r3, #0]
 80095cc:	e041      	b.n	8009652 <USB_EPStartXfer+0xb62>
 80095ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d2:	085b      	lsrs	r3, r3, #1
 80095d4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80095d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095dc:	f003 0301 	and.w	r3, r3, #1
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d004      	beq.n	80095ee <USB_EPStartXfer+0xafe>
 80095e4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80095e8:	3301      	adds	r3, #1
 80095ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80095ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	029b      	lsls	r3, r3, #10
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	4313      	orrs	r3, r2
 8009600:	b29a      	uxth	r2, r3
 8009602:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009604:	801a      	strh	r2, [r3, #0]
 8009606:	e024      	b.n	8009652 <USB_EPStartXfer+0xb62>
 8009608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800960c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	785b      	ldrb	r3, [r3, #1]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d11c      	bne.n	8009652 <USB_EPStartXfer+0xb62>
 8009618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800961c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009626:	b29b      	uxth	r3, r3
 8009628:	461a      	mov	r2, r3
 800962a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800962c:	4413      	add	r3, r2
 800962e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	011a      	lsls	r2, r3, #4
 800963e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009640:	4413      	add	r3, r2
 8009642:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009646:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800964c:	b29a      	uxth	r2, r3
 800964e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009650:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009656:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	895b      	ldrh	r3, [r3, #10]
 800965e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009662:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009666:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	6959      	ldr	r1, [r3, #20]
 800966e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009672:	b29b      	uxth	r3, r3
 8009674:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009678:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800967c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009680:	6800      	ldr	r0, [r0, #0]
 8009682:	f000 ff24 	bl	800a4ce <USB_WritePMA>
 8009686:	e0ca      	b.n	800981e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009688:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800968c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	785b      	ldrb	r3, [r3, #1]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d177      	bne.n	8009788 <USB_EPStartXfer+0xc98>
 8009698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800969c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80096a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	461a      	mov	r2, r3
 80096b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096b8:	4413      	add	r3, r2
 80096ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80096bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	011a      	lsls	r2, r3, #4
 80096ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096cc:	4413      	add	r3, r2
 80096ce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80096d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096d6:	881b      	ldrh	r3, [r3, #0]
 80096d8:	b29b      	uxth	r3, r3
 80096da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096de:	b29a      	uxth	r2, r3
 80096e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096e2:	801a      	strh	r2, [r3, #0]
 80096e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80096ea:	d921      	bls.n	8009730 <USB_EPStartXfer+0xc40>
 80096ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096f0:	095b      	lsrs	r3, r3, #5
 80096f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80096f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096fa:	f003 031f 	and.w	r3, r3, #31
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d104      	bne.n	800970c <USB_EPStartXfer+0xc1c>
 8009702:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8009706:	3b01      	subs	r3, #1
 8009708:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800970c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800970e:	881b      	ldrh	r3, [r3, #0]
 8009710:	b29a      	uxth	r2, r3
 8009712:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8009716:	b29b      	uxth	r3, r3
 8009718:	029b      	lsls	r3, r3, #10
 800971a:	b29b      	uxth	r3, r3
 800971c:	4313      	orrs	r3, r2
 800971e:	b29b      	uxth	r3, r3
 8009720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009728:	b29a      	uxth	r2, r3
 800972a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800972c:	801a      	strh	r2, [r3, #0]
 800972e:	e05c      	b.n	80097ea <USB_EPStartXfer+0xcfa>
 8009730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009734:	2b00      	cmp	r3, #0
 8009736:	d10a      	bne.n	800974e <USB_EPStartXfer+0xc5e>
 8009738:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800973a:	881b      	ldrh	r3, [r3, #0]
 800973c:	b29b      	uxth	r3, r3
 800973e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009742:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009746:	b29a      	uxth	r2, r3
 8009748:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800974a:	801a      	strh	r2, [r3, #0]
 800974c:	e04d      	b.n	80097ea <USB_EPStartXfer+0xcfa>
 800974e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009752:	085b      	lsrs	r3, r3, #1
 8009754:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	2b00      	cmp	r3, #0
 8009762:	d004      	beq.n	800976e <USB_EPStartXfer+0xc7e>
 8009764:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8009768:	3301      	adds	r3, #1
 800976a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800976e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009770:	881b      	ldrh	r3, [r3, #0]
 8009772:	b29a      	uxth	r2, r3
 8009774:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8009778:	b29b      	uxth	r3, r3
 800977a:	029b      	lsls	r3, r3, #10
 800977c:	b29b      	uxth	r3, r3
 800977e:	4313      	orrs	r3, r2
 8009780:	b29a      	uxth	r2, r3
 8009782:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009784:	801a      	strh	r2, [r3, #0]
 8009786:	e030      	b.n	80097ea <USB_EPStartXfer+0xcfa>
 8009788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800978c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	785b      	ldrb	r3, [r3, #1]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d128      	bne.n	80097ea <USB_EPStartXfer+0xcfa>
 8009798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800979c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	461a      	mov	r2, r3
 80097b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097bc:	4413      	add	r3, r2
 80097be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	011a      	lsls	r2, r3, #4
 80097d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097d4:	4413      	add	r3, r2
 80097d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80097da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80097e8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80097ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	891b      	ldrh	r3, [r3, #8]
 80097f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80097fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6959      	ldr	r1, [r3, #20]
 8009806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800980a:	b29b      	uxth	r3, r3
 800980c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009810:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8009814:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009818:	6800      	ldr	r0, [r0, #0]
 800981a:	f000 fe58 	bl	800a4ce <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800981e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009822:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800982c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b29b      	uxth	r3, r3
 800983c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009844:	817b      	strh	r3, [r7, #10]
 8009846:	897b      	ldrh	r3, [r7, #10]
 8009848:	f083 0310 	eor.w	r3, r3, #16
 800984c:	817b      	strh	r3, [r7, #10]
 800984e:	897b      	ldrh	r3, [r7, #10]
 8009850:	f083 0320 	eor.w	r3, r3, #32
 8009854:	817b      	strh	r3, [r7, #10]
 8009856:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800985a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009864:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	441a      	add	r2, r3
 8009870:	897b      	ldrh	r3, [r7, #10]
 8009872:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009876:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800987a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800987e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009882:	b29b      	uxth	r3, r3
 8009884:	8013      	strh	r3, [r2, #0]
 8009886:	f000 bcde 	b.w	800a246 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800988a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800988e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	7b1b      	ldrb	r3, [r3, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	f040 80bb 	bne.w	8009a12 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800989c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	699a      	ldr	r2, [r3, #24]
 80098a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	691b      	ldr	r3, [r3, #16]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d917      	bls.n	80098e8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80098b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	691b      	ldr	r3, [r3, #16]
 80098c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 80098c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	699a      	ldr	r2, [r3, #24]
 80098d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d8:	1ad2      	subs	r2, r2, r3
 80098da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	619a      	str	r2, [r3, #24]
 80098e6:	e00e      	b.n	8009906 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80098e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	699b      	ldr	r3, [r3, #24]
 80098f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 80098f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2200      	movs	r2, #0
 8009904:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009906:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800990a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009918:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009922:	b29b      	uxth	r3, r3
 8009924:	461a      	mov	r2, r3
 8009926:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800992a:	4413      	add	r3, r2
 800992c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	011a      	lsls	r2, r3, #4
 800993e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009942:	4413      	add	r3, r2
 8009944:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009948:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800994c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009950:	881b      	ldrh	r3, [r3, #0]
 8009952:	b29b      	uxth	r3, r3
 8009954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009958:	b29a      	uxth	r2, r3
 800995a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800995e:	801a      	strh	r2, [r3, #0]
 8009960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009964:	2b3e      	cmp	r3, #62	@ 0x3e
 8009966:	d924      	bls.n	80099b2 <USB_EPStartXfer+0xec2>
 8009968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800996c:	095b      	lsrs	r3, r3, #5
 800996e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009976:	f003 031f 	and.w	r3, r3, #31
 800997a:	2b00      	cmp	r3, #0
 800997c:	d104      	bne.n	8009988 <USB_EPStartXfer+0xe98>
 800997e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009982:	3b01      	subs	r3, #1
 8009984:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009988:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800998c:	881b      	ldrh	r3, [r3, #0]
 800998e:	b29a      	uxth	r2, r3
 8009990:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009994:	b29b      	uxth	r3, r3
 8009996:	029b      	lsls	r3, r3, #10
 8009998:	b29b      	uxth	r3, r3
 800999a:	4313      	orrs	r3, r2
 800999c:	b29b      	uxth	r3, r3
 800999e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099a6:	b29a      	uxth	r2, r3
 80099a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099ac:	801a      	strh	r2, [r3, #0]
 80099ae:	f000 bc10 	b.w	800a1d2 <USB_EPStartXfer+0x16e2>
 80099b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10c      	bne.n	80099d4 <USB_EPStartXfer+0xee4>
 80099ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099be:	881b      	ldrh	r3, [r3, #0]
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099ca:	b29a      	uxth	r2, r3
 80099cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099d0:	801a      	strh	r2, [r3, #0]
 80099d2:	e3fe      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
 80099d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099d8:	085b      	lsrs	r3, r3, #1
 80099da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80099de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d004      	beq.n	80099f4 <USB_EPStartXfer+0xf04>
 80099ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80099ee:	3301      	adds	r3, #1
 80099f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80099f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099f8:	881b      	ldrh	r3, [r3, #0]
 80099fa:	b29a      	uxth	r2, r3
 80099fc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	029b      	lsls	r3, r3, #10
 8009a04:	b29b      	uxth	r3, r3
 8009a06:	4313      	orrs	r3, r2
 8009a08:	b29a      	uxth	r2, r3
 8009a0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a0e:	801a      	strh	r2, [r3, #0]
 8009a10:	e3df      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	78db      	ldrb	r3, [r3, #3]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	f040 8218 	bne.w	8009e54 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009a24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	785b      	ldrb	r3, [r3, #1]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f040 809d 	bne.w	8009b70 <USB_EPStartXfer+0x1080>
 8009a36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	461a      	mov	r2, r3
 8009a56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	011a      	lsls	r2, r3, #4
 8009a6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a72:	4413      	add	r3, r2
 8009a74:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009a78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009a80:	881b      	ldrh	r3, [r3, #0]
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009a8e:	801a      	strh	r2, [r3, #0]
 8009a90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a9e:	d92b      	bls.n	8009af8 <USB_EPStartXfer+0x1008>
 8009aa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009aa4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	691b      	ldr	r3, [r3, #16]
 8009aac:	095b      	lsrs	r3, r3, #5
 8009aae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ab2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ab6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	f003 031f 	and.w	r3, r3, #31
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d104      	bne.n	8009ad0 <USB_EPStartXfer+0xfe0>
 8009ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009aca:	3b01      	subs	r3, #1
 8009acc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ad0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ad4:	881b      	ldrh	r3, [r3, #0]
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	029b      	lsls	r3, r3, #10
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009aea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aee:	b29a      	uxth	r2, r3
 8009af0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009af4:	801a      	strh	r2, [r3, #0]
 8009af6:	e070      	b.n	8009bda <USB_EPStartXfer+0x10ea>
 8009af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009afc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d10c      	bne.n	8009b22 <USB_EPStartXfer+0x1032>
 8009b08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b0c:	881b      	ldrh	r3, [r3, #0]
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b1e:	801a      	strh	r2, [r3, #0]
 8009b20:	e05b      	b.n	8009bda <USB_EPStartXfer+0x10ea>
 8009b22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	085b      	lsrs	r3, r3, #1
 8009b30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009b34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d004      	beq.n	8009b52 <USB_EPStartXfer+0x1062>
 8009b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009b52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b56:	881b      	ldrh	r3, [r3, #0]
 8009b58:	b29a      	uxth	r2, r3
 8009b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	029b      	lsls	r3, r3, #10
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	4313      	orrs	r3, r2
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b6c:	801a      	strh	r2, [r3, #0]
 8009b6e:	e034      	b.n	8009bda <USB_EPStartXfer+0x10ea>
 8009b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	785b      	ldrb	r3, [r3, #1]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d12c      	bne.n	8009bda <USB_EPStartXfer+0x10ea>
 8009b80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ba4:	4413      	add	r3, r2
 8009ba6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009baa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	011a      	lsls	r2, r3, #4
 8009bb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009bbc:	4413      	add	r3, r2
 8009bbe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	691b      	ldr	r3, [r3, #16]
 8009bd2:	b29a      	uxth	r2, r3
 8009bd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009bd8:	801a      	strh	r2, [r3, #0]
 8009bda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	785b      	ldrb	r3, [r3, #1]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f040 809d 	bne.w	8009d34 <USB_EPStartXfer+0x1244>
 8009bfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009bfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	461a      	mov	r2, r3
 8009c1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c1e:	4413      	add	r3, r2
 8009c20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	011a      	lsls	r2, r3, #4
 8009c32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c36:	4413      	add	r3, r2
 8009c38:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009c3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c44:	881b      	ldrh	r3, [r3, #0]
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c4c:	b29a      	uxth	r2, r3
 8009c4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c52:	801a      	strh	r2, [r3, #0]
 8009c54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	691b      	ldr	r3, [r3, #16]
 8009c60:	2b3e      	cmp	r3, #62	@ 0x3e
 8009c62:	d92b      	bls.n	8009cbc <USB_EPStartXfer+0x11cc>
 8009c64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	095b      	lsrs	r3, r3, #5
 8009c72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	691b      	ldr	r3, [r3, #16]
 8009c82:	f003 031f 	and.w	r3, r3, #31
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d104      	bne.n	8009c94 <USB_EPStartXfer+0x11a4>
 8009c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c98:	881b      	ldrh	r3, [r3, #0]
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	029b      	lsls	r3, r3, #10
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009cb8:	801a      	strh	r2, [r3, #0]
 8009cba:	e069      	b.n	8009d90 <USB_EPStartXfer+0x12a0>
 8009cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10c      	bne.n	8009ce6 <USB_EPStartXfer+0x11f6>
 8009ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009cd0:	881b      	ldrh	r3, [r3, #0]
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ce2:	801a      	strh	r2, [r3, #0]
 8009ce4:	e054      	b.n	8009d90 <USB_EPStartXfer+0x12a0>
 8009ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	085b      	lsrs	r3, r3, #1
 8009cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009cf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	691b      	ldr	r3, [r3, #16]
 8009d04:	f003 0301 	and.w	r3, r3, #1
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d004      	beq.n	8009d16 <USB_EPStartXfer+0x1226>
 8009d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d10:	3301      	adds	r3, #1
 8009d12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009d16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009d1a:	881b      	ldrh	r3, [r3, #0]
 8009d1c:	b29a      	uxth	r2, r3
 8009d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	029b      	lsls	r3, r3, #10
 8009d26:	b29b      	uxth	r3, r3
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	b29a      	uxth	r2, r3
 8009d2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009d30:	801a      	strh	r2, [r3, #0]
 8009d32:	e02d      	b.n	8009d90 <USB_EPStartXfer+0x12a0>
 8009d34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	785b      	ldrb	r3, [r3, #1]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d125      	bne.n	8009d90 <USB_EPStartXfer+0x12a0>
 8009d44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	461a      	mov	r2, r3
 8009d56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d5a:	4413      	add	r3, r2
 8009d5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	011a      	lsls	r2, r3, #4
 8009d6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d72:	4413      	add	r3, r2
 8009d74:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009d78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	691b      	ldr	r3, [r3, #16]
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d8e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	69db      	ldr	r3, [r3, #28]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f000 8218 	beq.w	800a1d2 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009da6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009db0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	4413      	add	r3, r2
 8009dbc:	881b      	ldrh	r3, [r3, #0]
 8009dbe:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009dc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009dc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d005      	beq.n	8009dda <USB_EPStartXfer+0x12ea>
 8009dce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10d      	bne.n	8009df6 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009dda:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f040 81f5 	bne.w	800a1d2 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009de8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f040 81ee 	bne.w	800a1d2 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009dfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	4413      	add	r3, r2
 8009e10:	881b      	ldrh	r3, [r3, #0]
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e1c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	441a      	add	r2, r3
 8009e3a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009e3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e4a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	8013      	strh	r3, [r2, #0]
 8009e52:	e1be      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	78db      	ldrb	r3, [r3, #3]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	f040 81b4 	bne.w	800a1ce <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	699a      	ldr	r2, [r3, #24]
 8009e72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	691b      	ldr	r3, [r3, #16]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d917      	bls.n	8009eb2 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8009e92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009e96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	699a      	ldr	r2, [r3, #24]
 8009e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ea2:	1ad2      	subs	r2, r2, r3
 8009ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	619a      	str	r2, [r3, #24]
 8009eb0:	e00e      	b.n	8009ed0 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009eb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009eb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	699b      	ldr	r3, [r3, #24]
 8009ebe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8009ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009ed0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ed4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	785b      	ldrb	r3, [r3, #1]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f040 8085 	bne.w	8009fec <USB_EPStartXfer+0x14fc>
 8009ee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ee6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ef4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	461a      	mov	r2, r3
 8009f02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009f06:	4413      	add	r3, r2
 8009f08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009f10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	011a      	lsls	r2, r3, #4
 8009f1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009f1e:	4413      	add	r3, r2
 8009f20:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009f24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009f2c:	881b      	ldrh	r3, [r3, #0]
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009f3a:	801a      	strh	r2, [r3, #0]
 8009f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f40:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f42:	d923      	bls.n	8009f8c <USB_EPStartXfer+0x149c>
 8009f44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f48:	095b      	lsrs	r3, r3, #5
 8009f4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009f4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f52:	f003 031f 	and.w	r3, r3, #31
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d104      	bne.n	8009f64 <USB_EPStartXfer+0x1474>
 8009f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009f64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009f68:	881b      	ldrh	r3, [r3, #0]
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	029b      	lsls	r3, r3, #10
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	4313      	orrs	r3, r2
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f82:	b29a      	uxth	r2, r3
 8009f84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009f88:	801a      	strh	r2, [r3, #0]
 8009f8a:	e060      	b.n	800a04e <USB_EPStartXfer+0x155e>
 8009f8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d10c      	bne.n	8009fae <USB_EPStartXfer+0x14be>
 8009f94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009f98:	881b      	ldrh	r3, [r3, #0]
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009faa:	801a      	strh	r2, [r3, #0]
 8009fac:	e04f      	b.n	800a04e <USB_EPStartXfer+0x155e>
 8009fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fb2:	085b      	lsrs	r3, r3, #1
 8009fb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fbc:	f003 0301 	and.w	r3, r3, #1
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d004      	beq.n	8009fce <USB_EPStartXfer+0x14de>
 8009fc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fc8:	3301      	adds	r3, #1
 8009fca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009fce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009fd2:	881b      	ldrh	r3, [r3, #0]
 8009fd4:	b29a      	uxth	r2, r3
 8009fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	029b      	lsls	r3, r3, #10
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009fe8:	801a      	strh	r2, [r3, #0]
 8009fea:	e030      	b.n	800a04e <USB_EPStartXfer+0x155e>
 8009fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	785b      	ldrb	r3, [r3, #1]
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d128      	bne.n	800a04e <USB_EPStartXfer+0x155e>
 8009ffc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a000:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a00a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a00e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a018:	b29b      	uxth	r3, r3
 800a01a:	461a      	mov	r2, r3
 800a01c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a020:	4413      	add	r3, r2
 800a022:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a02a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	011a      	lsls	r2, r3, #4
 800a034:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a038:	4413      	add	r3, r2
 800a03a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a03e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a046:	b29a      	uxth	r2, r3
 800a048:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800a04c:	801a      	strh	r2, [r3, #0]
 800a04e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a052:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a05c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a060:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	785b      	ldrb	r3, [r3, #1]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	f040 8085 	bne.w	800a178 <USB_EPStartXfer+0x1688>
 800a06e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a072:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a07c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a080:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	461a      	mov	r2, r3
 800a08e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a092:	4413      	add	r3, r2
 800a094:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a09c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	011a      	lsls	r2, r3, #4
 800a0a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a0aa:	4413      	add	r3, r2
 800a0ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800a0b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a0b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a0b8:	881b      	ldrh	r3, [r3, #0]
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0c0:	b29a      	uxth	r2, r3
 800a0c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a0c6:	801a      	strh	r2, [r3, #0]
 800a0c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0cc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a0ce:	d923      	bls.n	800a118 <USB_EPStartXfer+0x1628>
 800a0d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0d4:	095b      	lsrs	r3, r3, #5
 800a0d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a0da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0de:	f003 031f 	and.w	r3, r3, #31
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d104      	bne.n	800a0f0 <USB_EPStartXfer+0x1600>
 800a0e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a0f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a0f4:	881b      	ldrh	r3, [r3, #0]
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	029b      	lsls	r3, r3, #10
 800a100:	b29b      	uxth	r3, r3
 800a102:	4313      	orrs	r3, r2
 800a104:	b29b      	uxth	r3, r3
 800a106:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a10a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a10e:	b29a      	uxth	r2, r3
 800a110:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a114:	801a      	strh	r2, [r3, #0]
 800a116:	e05c      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
 800a118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d10c      	bne.n	800a13a <USB_EPStartXfer+0x164a>
 800a120:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a124:	881b      	ldrh	r3, [r3, #0]
 800a126:	b29b      	uxth	r3, r3
 800a128:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a12c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a130:	b29a      	uxth	r2, r3
 800a132:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a136:	801a      	strh	r2, [r3, #0]
 800a138:	e04b      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
 800a13a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a13e:	085b      	lsrs	r3, r3, #1
 800a140:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a148:	f003 0301 	and.w	r3, r3, #1
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d004      	beq.n	800a15a <USB_EPStartXfer+0x166a>
 800a150:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a154:	3301      	adds	r3, #1
 800a156:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a15a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a15e:	881b      	ldrh	r3, [r3, #0]
 800a160:	b29a      	uxth	r2, r3
 800a162:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a166:	b29b      	uxth	r3, r3
 800a168:	029b      	lsls	r3, r3, #10
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	4313      	orrs	r3, r2
 800a16e:	b29a      	uxth	r2, r3
 800a170:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a174:	801a      	strh	r2, [r3, #0]
 800a176:	e02c      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
 800a178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a17c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	785b      	ldrb	r3, [r3, #1]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d124      	bne.n	800a1d2 <USB_EPStartXfer+0x16e2>
 800a188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a18c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a196:	b29b      	uxth	r3, r3
 800a198:	461a      	mov	r2, r3
 800a19a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a19e:	4413      	add	r3, r2
 800a1a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a1a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a1a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	011a      	lsls	r2, r3, #4
 800a1b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800a1bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a1c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1c4:	b29a      	uxth	r2, r3
 800a1c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a1ca:	801a      	strh	r2, [r3, #0]
 800a1cc:	e001      	b.n	800a1d2 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e03a      	b.n	800a248 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a1d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a1d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a1e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	4413      	add	r3, r2
 800a1ec:	881b      	ldrh	r3, [r3, #0]
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a1f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1f8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a1fc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a200:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a204:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a208:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a20c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a210:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a218:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a222:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	009b      	lsls	r3, r3, #2
 800a22c:	441a      	add	r2, r3
 800a22e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a232:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a236:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a23a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a242:	b29b      	uxth	r3, r3
 800a244:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a246:	2300      	movs	r3, #0
}
 800a248:	4618      	mov	r0, r3
 800a24a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a252:	b480      	push	{r7}
 800a254:	b085      	sub	sp, #20
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
 800a25a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	785b      	ldrb	r3, [r3, #1]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d020      	beq.n	800a2a6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	4413      	add	r3, r2
 800a26e:	881b      	ldrh	r3, [r3, #0]
 800a270:	b29b      	uxth	r3, r3
 800a272:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a276:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a27a:	81bb      	strh	r3, [r7, #12]
 800a27c:	89bb      	ldrh	r3, [r7, #12]
 800a27e:	f083 0310 	eor.w	r3, r3, #16
 800a282:	81bb      	strh	r3, [r7, #12]
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	441a      	add	r2, r3
 800a28e:	89bb      	ldrh	r3, [r7, #12]
 800a290:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a294:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a298:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a29c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	8013      	strh	r3, [r2, #0]
 800a2a4:	e01f      	b.n	800a2e6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	4413      	add	r3, r2
 800a2b0:	881b      	ldrh	r3, [r3, #0]
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2bc:	81fb      	strh	r3, [r7, #14]
 800a2be:	89fb      	ldrh	r3, [r7, #14]
 800a2c0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a2c4:	81fb      	strh	r3, [r7, #14]
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	441a      	add	r2, r3
 800a2d0:	89fb      	ldrh	r3, [r7, #14]
 800a2d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a2e6:	2300      	movs	r3, #0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3714      	adds	r7, #20
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bc80      	pop	{r7}
 800a2f0:	4770      	bx	lr

0800a2f2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a2f2:	b480      	push	{r7}
 800a2f4:	b087      	sub	sp, #28
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
 800a2fa:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	7b1b      	ldrb	r3, [r3, #12]
 800a300:	2b00      	cmp	r3, #0
 800a302:	f040 809d 	bne.w	800a440 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	785b      	ldrb	r3, [r3, #1]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d04c      	beq.n	800a3a8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	781b      	ldrb	r3, [r3, #0]
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	4413      	add	r3, r2
 800a318:	881b      	ldrh	r3, [r3, #0]
 800a31a:	823b      	strh	r3, [r7, #16]
 800a31c:	8a3b      	ldrh	r3, [r7, #16]
 800a31e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a322:	2b00      	cmp	r3, #0
 800a324:	d01b      	beq.n	800a35e <USB_EPClearStall+0x6c>
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4413      	add	r3, r2
 800a330:	881b      	ldrh	r3, [r3, #0]
 800a332:	b29b      	uxth	r3, r3
 800a334:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a33c:	81fb      	strh	r3, [r7, #14]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	441a      	add	r2, r3
 800a348:	89fb      	ldrh	r3, [r7, #14]
 800a34a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a34e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a356:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	78db      	ldrb	r3, [r3, #3]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d06c      	beq.n	800a440 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	881b      	ldrh	r3, [r3, #0]
 800a372:	b29b      	uxth	r3, r3
 800a374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a37c:	81bb      	strh	r3, [r7, #12]
 800a37e:	89bb      	ldrh	r3, [r7, #12]
 800a380:	f083 0320 	eor.w	r3, r3, #32
 800a384:	81bb      	strh	r3, [r7, #12]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	441a      	add	r2, r3
 800a390:	89bb      	ldrh	r3, [r7, #12]
 800a392:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a396:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a39a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a39e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	8013      	strh	r3, [r2, #0]
 800a3a6:	e04b      	b.n	800a440 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	781b      	ldrb	r3, [r3, #0]
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	4413      	add	r3, r2
 800a3b2:	881b      	ldrh	r3, [r3, #0]
 800a3b4:	82fb      	strh	r3, [r7, #22]
 800a3b6:	8afb      	ldrh	r3, [r7, #22]
 800a3b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d01b      	beq.n	800a3f8 <USB_EPClearStall+0x106>
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	4413      	add	r3, r2
 800a3ca:	881b      	ldrh	r3, [r3, #0]
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3d6:	82bb      	strh	r3, [r7, #20]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	441a      	add	r2, r3
 800a3e2:	8abb      	ldrh	r3, [r7, #20]
 800a3e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a3f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b29b      	uxth	r3, r3
 800a406:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a40a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a40e:	827b      	strh	r3, [r7, #18]
 800a410:	8a7b      	ldrh	r3, [r7, #18]
 800a412:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a416:	827b      	strh	r3, [r7, #18]
 800a418:	8a7b      	ldrh	r3, [r7, #18]
 800a41a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a41e:	827b      	strh	r3, [r7, #18]
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	441a      	add	r2, r3
 800a42a:	8a7b      	ldrh	r3, [r7, #18]
 800a42c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	371c      	adds	r7, #28
 800a446:	46bd      	mov	sp, r7
 800a448:	bc80      	pop	{r7}
 800a44a:	4770      	bx	lr

0800a44c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	460b      	mov	r3, r1
 800a456:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a458:	78fb      	ldrb	r3, [r7, #3]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d103      	bne.n	800a466 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2280      	movs	r2, #128	@ 0x80
 800a462:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	370c      	adds	r7, #12
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bc80      	pop	{r7}
 800a470:	4770      	bx	lr

0800a472 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a472:	b480      	push	{r7}
 800a474:	b083      	sub	sp, #12
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a47a:	2300      	movs	r3, #0
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	bc80      	pop	{r7}
 800a484:	4770      	bx	lr

0800a486 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a486:	b480      	push	{r7}
 800a488:	b083      	sub	sp, #12
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	370c      	adds	r7, #12
 800a494:	46bd      	mov	sp, r7
 800a496:	bc80      	pop	{r7}
 800a498:	4770      	bx	lr

0800a49a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a49a:	b480      	push	{r7}
 800a49c:	b085      	sub	sp, #20
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3714      	adds	r7, #20
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bc80      	pop	{r7}
 800a4b6:	4770      	bx	lr

0800a4b8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bc80      	pop	{r7}
 800a4cc:	4770      	bx	lr

0800a4ce <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a4ce:	b480      	push	{r7}
 800a4d0:	b08b      	sub	sp, #44	@ 0x2c
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	60f8      	str	r0, [r7, #12]
 800a4d6:	60b9      	str	r1, [r7, #8]
 800a4d8:	4611      	mov	r1, r2
 800a4da:	461a      	mov	r2, r3
 800a4dc:	460b      	mov	r3, r1
 800a4de:	80fb      	strh	r3, [r7, #6]
 800a4e0:	4613      	mov	r3, r2
 800a4e2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a4e4:	88bb      	ldrh	r3, [r7, #4]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	085b      	lsrs	r3, r3, #1
 800a4ea:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a4f4:	88fb      	ldrh	r3, [r7, #6]
 800a4f6:	005a      	lsls	r2, r3, #1
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	4413      	add	r3, r2
 800a4fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a500:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	627b      	str	r3, [r7, #36]	@ 0x24
 800a506:	e01f      	b.n	800a548 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800a508:	69fb      	ldr	r3, [r7, #28]
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a50e:	69fb      	ldr	r3, [r7, #28]
 800a510:	3301      	adds	r3, #1
 800a512:	781b      	ldrb	r3, [r3, #0]
 800a514:	b21b      	sxth	r3, r3
 800a516:	021b      	lsls	r3, r3, #8
 800a518:	b21a      	sxth	r2, r3
 800a51a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a51e:	4313      	orrs	r3, r2
 800a520:	b21b      	sxth	r3, r3
 800a522:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a524:	6a3b      	ldr	r3, [r7, #32]
 800a526:	8a7a      	ldrh	r2, [r7, #18]
 800a528:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a52a:	6a3b      	ldr	r3, [r7, #32]
 800a52c:	3302      	adds	r3, #2
 800a52e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a530:	6a3b      	ldr	r3, [r7, #32]
 800a532:	3302      	adds	r3, #2
 800a534:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800a536:	69fb      	ldr	r3, [r7, #28]
 800a538:	3301      	adds	r3, #1
 800a53a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	3301      	adds	r3, #1
 800a540:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a544:	3b01      	subs	r3, #1
 800a546:	627b      	str	r3, [r7, #36]	@ 0x24
 800a548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d1dc      	bne.n	800a508 <USB_WritePMA+0x3a>
  }
}
 800a54e:	bf00      	nop
 800a550:	bf00      	nop
 800a552:	372c      	adds	r7, #44	@ 0x2c
 800a554:	46bd      	mov	sp, r7
 800a556:	bc80      	pop	{r7}
 800a558:	4770      	bx	lr

0800a55a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b08b      	sub	sp, #44	@ 0x2c
 800a55e:	af00      	add	r7, sp, #0
 800a560:	60f8      	str	r0, [r7, #12]
 800a562:	60b9      	str	r1, [r7, #8]
 800a564:	4611      	mov	r1, r2
 800a566:	461a      	mov	r2, r3
 800a568:	460b      	mov	r3, r1
 800a56a:	80fb      	strh	r3, [r7, #6]
 800a56c:	4613      	mov	r3, r2
 800a56e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a570:	88bb      	ldrh	r3, [r7, #4]
 800a572:	085b      	lsrs	r3, r3, #1
 800a574:	b29b      	uxth	r3, r3
 800a576:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a580:	88fb      	ldrh	r3, [r7, #6]
 800a582:	005a      	lsls	r2, r3, #1
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	4413      	add	r3, r2
 800a588:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a58c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a58e:	69bb      	ldr	r3, [r7, #24]
 800a590:	627b      	str	r3, [r7, #36]	@ 0x24
 800a592:	e01b      	b.n	800a5cc <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a594:	6a3b      	ldr	r3, [r7, #32]
 800a596:	881b      	ldrh	r3, [r3, #0]
 800a598:	b29b      	uxth	r3, r3
 800a59a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a59c:	6a3b      	ldr	r3, [r7, #32]
 800a59e:	3302      	adds	r3, #2
 800a5a0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	b2da      	uxtb	r2, r3
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	0a1b      	lsrs	r3, r3, #8
 800a5b4:	b2da      	uxtb	r2, r3
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a5ba:	69fb      	ldr	r3, [r7, #28]
 800a5bc:	3301      	adds	r3, #1
 800a5be:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a5c0:	6a3b      	ldr	r3, [r7, #32]
 800a5c2:	3302      	adds	r3, #2
 800a5c4:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800a5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d1e0      	bne.n	800a594 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a5d2:	88bb      	ldrh	r3, [r7, #4]
 800a5d4:	f003 0301 	and.w	r3, r3, #1
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d007      	beq.n	800a5ee <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	881b      	ldrh	r3, [r3, #0]
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	b2da      	uxtb	r2, r3
 800a5ea:	69fb      	ldr	r3, [r7, #28]
 800a5ec:	701a      	strb	r2, [r3, #0]
  }
}
 800a5ee:	bf00      	nop
 800a5f0:	372c      	adds	r7, #44	@ 0x2c
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bc80      	pop	{r7}
 800a5f6:	4770      	bx	lr

0800a5f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	460b      	mov	r3, r1
 800a602:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a604:	2300      	movs	r3, #0
 800a606:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	7c1b      	ldrb	r3, [r3, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d115      	bne.n	800a63c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a610:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a614:	2202      	movs	r2, #2
 800a616:	2181      	movs	r1, #129	@ 0x81
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f001 feba 	bl	800c392 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2201      	movs	r2, #1
 800a622:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a628:	2202      	movs	r2, #2
 800a62a:	2101      	movs	r1, #1
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 feb0 	bl	800c392 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2201      	movs	r2, #1
 800a636:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800a63a:	e012      	b.n	800a662 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a63c:	2340      	movs	r3, #64	@ 0x40
 800a63e:	2202      	movs	r2, #2
 800a640:	2181      	movs	r1, #129	@ 0x81
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f001 fea5 	bl	800c392 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a64e:	2340      	movs	r3, #64	@ 0x40
 800a650:	2202      	movs	r2, #2
 800a652:	2101      	movs	r1, #1
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f001 fe9c 	bl	800c392 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2201      	movs	r2, #1
 800a65e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a662:	2308      	movs	r3, #8
 800a664:	2203      	movs	r2, #3
 800a666:	2182      	movs	r1, #130	@ 0x82
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f001 fe92 	bl	800c392 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a674:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a678:	f001 ffb2 	bl	800c5e0 <USBD_static_malloc>
 800a67c:	4602      	mov	r2, r0
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d102      	bne.n	800a694 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800a68e:	2301      	movs	r3, #1
 800a690:	73fb      	strb	r3, [r7, #15]
 800a692:	e026      	b.n	800a6e2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a69a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	7c1b      	ldrb	r3, [r3, #16]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d109      	bne.n	800a6d2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a6c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f001 ff51 	bl	800c572 <USBD_LL_PrepareReceive>
 800a6d0:	e007      	b.n	800a6e2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a6d8:	2340      	movs	r3, #64	@ 0x40
 800a6da:	2101      	movs	r1, #1
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f001 ff48 	bl	800c572 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b084      	sub	sp, #16
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a6fc:	2181      	movs	r1, #129	@ 0x81
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f001 fe6d 	bl	800c3de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a70a:	2101      	movs	r1, #1
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f001 fe66 	bl	800c3de <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2200      	movs	r2, #0
 800a716:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a71a:	2182      	movs	r1, #130	@ 0x82
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f001 fe5e 	bl	800c3de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d00e      	beq.n	800a750 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a742:	4618      	mov	r0, r3
 800a744:	f001 ff58 	bl	800c5f8 <USBD_static_free>
    pdev->pClassData = NULL;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800a750:	7bfb      	ldrb	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b086      	sub	sp, #24
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
 800a762:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a76a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a76c:	2300      	movs	r3, #0
 800a76e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a770:	2300      	movs	r3, #0
 800a772:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a774:	2300      	movs	r3, #0
 800a776:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a780:	2b00      	cmp	r3, #0
 800a782:	d039      	beq.n	800a7f8 <USBD_CDC_Setup+0x9e>
 800a784:	2b20      	cmp	r3, #32
 800a786:	d17f      	bne.n	800a888 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	88db      	ldrh	r3, [r3, #6]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d029      	beq.n	800a7e4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	b25b      	sxtb	r3, r3
 800a796:	2b00      	cmp	r3, #0
 800a798:	da11      	bge.n	800a7be <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a7a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	88d2      	ldrh	r2, [r2, #6]
 800a7ac:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a7ae:	6939      	ldr	r1, [r7, #16]
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	88db      	ldrh	r3, [r3, #6]
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f001 fa06 	bl	800bbc8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a7bc:	e06b      	b.n	800a896 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	785a      	ldrb	r2, [r3, #1]
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	88db      	ldrh	r3, [r3, #6]
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a7d4:	6939      	ldr	r1, [r7, #16]
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	88db      	ldrh	r3, [r3, #6]
 800a7da:	461a      	mov	r2, r3
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f001 fa21 	bl	800bc24 <USBD_CtlPrepareRx>
      break;
 800a7e2:	e058      	b.n	800a896 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	7850      	ldrb	r0, [r2, #1]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	6839      	ldr	r1, [r7, #0]
 800a7f4:	4798      	blx	r3
      break;
 800a7f6:	e04e      	b.n	800a896 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	785b      	ldrb	r3, [r3, #1]
 800a7fc:	2b0b      	cmp	r3, #11
 800a7fe:	d02e      	beq.n	800a85e <USBD_CDC_Setup+0x104>
 800a800:	2b0b      	cmp	r3, #11
 800a802:	dc38      	bgt.n	800a876 <USBD_CDC_Setup+0x11c>
 800a804:	2b00      	cmp	r3, #0
 800a806:	d002      	beq.n	800a80e <USBD_CDC_Setup+0xb4>
 800a808:	2b0a      	cmp	r3, #10
 800a80a:	d014      	beq.n	800a836 <USBD_CDC_Setup+0xdc>
 800a80c:	e033      	b.n	800a876 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a814:	2b03      	cmp	r3, #3
 800a816:	d107      	bne.n	800a828 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a818:	f107 030c 	add.w	r3, r7, #12
 800a81c:	2202      	movs	r2, #2
 800a81e:	4619      	mov	r1, r3
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f001 f9d1 	bl	800bbc8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a826:	e02e      	b.n	800a886 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a828:	6839      	ldr	r1, [r7, #0]
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	f001 f962 	bl	800baf4 <USBD_CtlError>
            ret = USBD_FAIL;
 800a830:	2302      	movs	r3, #2
 800a832:	75fb      	strb	r3, [r7, #23]
          break;
 800a834:	e027      	b.n	800a886 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a83c:	2b03      	cmp	r3, #3
 800a83e:	d107      	bne.n	800a850 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a840:	f107 030f 	add.w	r3, r7, #15
 800a844:	2201      	movs	r2, #1
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f001 f9bd 	bl	800bbc8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a84e:	e01a      	b.n	800a886 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a850:	6839      	ldr	r1, [r7, #0]
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f001 f94e 	bl	800baf4 <USBD_CtlError>
            ret = USBD_FAIL;
 800a858:	2302      	movs	r3, #2
 800a85a:	75fb      	strb	r3, [r7, #23]
          break;
 800a85c:	e013      	b.n	800a886 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a864:	2b03      	cmp	r3, #3
 800a866:	d00d      	beq.n	800a884 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f001 f942 	bl	800baf4 <USBD_CtlError>
            ret = USBD_FAIL;
 800a870:	2302      	movs	r3, #2
 800a872:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a874:	e006      	b.n	800a884 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a876:	6839      	ldr	r1, [r7, #0]
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f001 f93b 	bl	800baf4 <USBD_CtlError>
          ret = USBD_FAIL;
 800a87e:	2302      	movs	r3, #2
 800a880:	75fb      	strb	r3, [r7, #23]
          break;
 800a882:	e000      	b.n	800a886 <USBD_CDC_Setup+0x12c>
          break;
 800a884:	bf00      	nop
      }
      break;
 800a886:	e006      	b.n	800a896 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f001 f932 	bl	800baf4 <USBD_CtlError>
      ret = USBD_FAIL;
 800a890:	2302      	movs	r3, #2
 800a892:	75fb      	strb	r3, [r7, #23]
      break;
 800a894:	bf00      	nop
  }

  return ret;
 800a896:	7dfb      	ldrb	r3, [r7, #23]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3718      	adds	r7, #24
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8b2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8ba:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d03a      	beq.n	800a93c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a8c6:	78fa      	ldrb	r2, [r7, #3]
 800a8c8:	6879      	ldr	r1, [r7, #4]
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	4413      	add	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	440b      	add	r3, r1
 800a8d4:	331c      	adds	r3, #28
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d029      	beq.n	800a930 <USBD_CDC_DataIn+0x90>
 800a8dc:	78fa      	ldrb	r2, [r7, #3]
 800a8de:	6879      	ldr	r1, [r7, #4]
 800a8e0:	4613      	mov	r3, r2
 800a8e2:	009b      	lsls	r3, r3, #2
 800a8e4:	4413      	add	r3, r2
 800a8e6:	009b      	lsls	r3, r3, #2
 800a8e8:	440b      	add	r3, r1
 800a8ea:	331c      	adds	r3, #28
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	78f9      	ldrb	r1, [r7, #3]
 800a8f0:	68b8      	ldr	r0, [r7, #8]
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	440b      	add	r3, r1
 800a8f8:	00db      	lsls	r3, r3, #3
 800a8fa:	4403      	add	r3, r0
 800a8fc:	3320      	adds	r3, #32
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	fbb2 f1f3 	udiv	r1, r2, r3
 800a904:	fb01 f303 	mul.w	r3, r1, r3
 800a908:	1ad3      	subs	r3, r2, r3
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d110      	bne.n	800a930 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a90e:	78fa      	ldrb	r2, [r7, #3]
 800a910:	6879      	ldr	r1, [r7, #4]
 800a912:	4613      	mov	r3, r2
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	4413      	add	r3, r2
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	440b      	add	r3, r1
 800a91c:	331c      	adds	r3, #28
 800a91e:	2200      	movs	r2, #0
 800a920:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a922:	78f9      	ldrb	r1, [r7, #3]
 800a924:	2300      	movs	r3, #0
 800a926:	2200      	movs	r2, #0
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f001 fdff 	bl	800c52c <USBD_LL_Transmit>
 800a92e:	e003      	b.n	800a938 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	2200      	movs	r2, #0
 800a934:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800a938:	2300      	movs	r3, #0
 800a93a:	e000      	b.n	800a93e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a93c:	2302      	movs	r3, #2
  }
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	460b      	mov	r3, r1
 800a950:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a958:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a95a:	78fb      	ldrb	r3, [r7, #3]
 800a95c:	4619      	mov	r1, r3
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f001 fe2a 	bl	800c5b8 <USBD_LL_GetRxDataSize>
 800a964:	4602      	mov	r2, r0
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00d      	beq.n	800a992 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	68fa      	ldr	r2, [r7, #12]
 800a980:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a98a:	4611      	mov	r1, r2
 800a98c:	4798      	blx	r3

    return USBD_OK;
 800a98e:	2300      	movs	r3, #0
 800a990:	e000      	b.n	800a994 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a992:	2302      	movs	r3, #2
  }
}
 800a994:	4618      	mov	r0, r3
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9aa:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d014      	beq.n	800a9e0 <USBD_CDC_EP0_RxReady+0x44>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a9bc:	2bff      	cmp	r3, #255	@ 0xff
 800a9be:	d00f      	beq.n	800a9e0 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	68fa      	ldr	r2, [r7, #12]
 800a9ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a9ce:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a9d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	22ff      	movs	r2, #255	@ 0xff
 800a9dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
	...

0800a9ec <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b083      	sub	sp, #12
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2243      	movs	r2, #67	@ 0x43
 800a9f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a9fa:	4b03      	ldr	r3, [pc, #12]	@ (800aa08 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	370c      	adds	r7, #12
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bc80      	pop	{r7}
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	200000d8 	.word	0x200000d8

0800aa0c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2243      	movs	r2, #67	@ 0x43
 800aa18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800aa1a:	4b03      	ldr	r3, [pc, #12]	@ (800aa28 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	370c      	adds	r7, #12
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bc80      	pop	{r7}
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	20000094 	.word	0x20000094

0800aa2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b083      	sub	sp, #12
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2243      	movs	r2, #67	@ 0x43
 800aa38:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800aa3a:	4b03      	ldr	r3, [pc, #12]	@ (800aa48 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bc80      	pop	{r7}
 800aa44:	4770      	bx	lr
 800aa46:	bf00      	nop
 800aa48:	2000011c 	.word	0x2000011c

0800aa4c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b083      	sub	sp, #12
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	220a      	movs	r2, #10
 800aa58:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800aa5a:	4b03      	ldr	r3, [pc, #12]	@ (800aa68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bc80      	pop	{r7}
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	20000050 	.word	0x20000050

0800aa6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b085      	sub	sp, #20
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800aa76:	2302      	movs	r3, #2
 800aa78:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d005      	beq.n	800aa8c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800aa8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3714      	adds	r7, #20
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bc80      	pop	{r7}
 800aa96:	4770      	bx	lr

0800aa98 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b087      	sub	sp, #28
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaac:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	68ba      	ldr	r2, [r7, #8]
 800aab2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800aab6:	88fa      	ldrh	r2, [r7, #6]
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	371c      	adds	r7, #28
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bc80      	pop	{r7}
 800aac8:	4770      	bx	lr

0800aaca <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800aaca:	b480      	push	{r7}
 800aacc:	b085      	sub	sp, #20
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
 800aad2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aada:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	683a      	ldr	r2, [r7, #0]
 800aae0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800aae4:	2300      	movs	r3, #0
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3714      	adds	r7, #20
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bc80      	pop	{r7}
 800aaee:	4770      	bx	lr

0800aaf0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aafe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d01c      	beq.n	800ab44 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d115      	bne.n	800ab40 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	2181      	movs	r1, #129	@ 0x81
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f001 fcf8 	bl	800c52c <USBD_LL_Transmit>

      return USBD_OK;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	e002      	b.n	800ab46 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800ab40:	2301      	movs	r3, #1
 800ab42:	e000      	b.n	800ab46 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800ab44:	2302      	movs	r3, #2
  }
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b084      	sub	sp, #16
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab5c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d017      	beq.n	800ab98 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	7c1b      	ldrb	r3, [r3, #16]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d109      	bne.n	800ab84 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab7a:	2101      	movs	r1, #1
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f001 fcf8 	bl	800c572 <USBD_LL_PrepareReceive>
 800ab82:	e007      	b.n	800ab94 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab8a:	2340      	movs	r3, #64	@ 0x40
 800ab8c:	2101      	movs	r1, #1
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f001 fcef 	bl	800c572 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800ab94:	2300      	movs	r3, #0
 800ab96:	e000      	b.n	800ab9a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800ab98:	2302      	movs	r3, #2
  }
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}

0800aba2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aba2:	b580      	push	{r7, lr}
 800aba4:	b084      	sub	sp, #16
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	60f8      	str	r0, [r7, #12]
 800abaa:	60b9      	str	r1, [r7, #8]
 800abac:	4613      	mov	r3, r2
 800abae:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d101      	bne.n	800abba <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800abb6:	2302      	movs	r3, #2
 800abb8:	e01a      	b.n	800abf0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d003      	beq.n	800abcc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d003      	beq.n	800abda <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	68ba      	ldr	r2, [r7, #8]
 800abd6:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2201      	movs	r2, #1
 800abde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	79fa      	ldrb	r2, [r7, #7]
 800abe6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800abe8:	68f8      	ldr	r0, [r7, #12]
 800abea:	f001 fb5d 	bl	800c2a8 <USBD_LL_Init>

  return USBD_OK;
 800abee:	2300      	movs	r3, #0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b085      	sub	sp, #20
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d006      	beq.n	800ac1a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800ac14:	2300      	movs	r3, #0
 800ac16:	73fb      	strb	r3, [r7, #15]
 800ac18:	e001      	b.n	800ac1e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ac1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3714      	adds	r7, #20
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bc80      	pop	{r7}
 800ac28:	4770      	bx	lr

0800ac2a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b082      	sub	sp, #8
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f001 fb92 	bl	800c35c <USBD_LL_Start>

  return USBD_OK;
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3708      	adds	r7, #8
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ac42:	b480      	push	{r7}
 800ac44:	b083      	sub	sp, #12
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ac4a:	2300      	movs	r3, #0
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bc80      	pop	{r7}
 800ac54:	4770      	bx	lr

0800ac56 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ac56:	b580      	push	{r7, lr}
 800ac58:	b084      	sub	sp, #16
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
 800ac5e:	460b      	mov	r3, r1
 800ac60:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ac62:	2302      	movs	r3, #2
 800ac64:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00c      	beq.n	800ac8a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	78fa      	ldrb	r2, [r7, #3]
 800ac7a:	4611      	mov	r1, r2
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	4798      	blx	r3
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d101      	bne.n	800ac8a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800ac86:	2300      	movs	r3, #0
 800ac88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800ac8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3710      	adds	r7, #16
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b082      	sub	sp, #8
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	78fa      	ldrb	r2, [r7, #3]
 800acaa:	4611      	mov	r1, r2
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	4798      	blx	r3

  return USBD_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3708      	adds	r7, #8
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b082      	sub	sp, #8
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
 800acc2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800acca:	6839      	ldr	r1, [r7, #0]
 800accc:	4618      	mov	r0, r3
 800acce:	f000 fed8 	bl	800ba82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2201      	movs	r2, #1
 800acd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ace0:	461a      	mov	r2, r3
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800acee:	f003 031f 	and.w	r3, r3, #31
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d016      	beq.n	800ad24 <USBD_LL_SetupStage+0x6a>
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	d81c      	bhi.n	800ad34 <USBD_LL_SetupStage+0x7a>
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d002      	beq.n	800ad04 <USBD_LL_SetupStage+0x4a>
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d008      	beq.n	800ad14 <USBD_LL_SetupStage+0x5a>
 800ad02:	e017      	b.n	800ad34 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 f9cb 	bl	800b0a8 <USBD_StdDevReq>
      break;
 800ad12:	e01a      	b.n	800ad4a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 fa2d 	bl	800b17c <USBD_StdItfReq>
      break;
 800ad22:	e012      	b.n	800ad4a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 fa6d 	bl	800b20c <USBD_StdEPReq>
      break;
 800ad32:	e00a      	b.n	800ad4a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800ad3a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	4619      	mov	r1, r3
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f001 fb6a 	bl	800c41c <USBD_LL_StallEP>
      break;
 800ad48:	bf00      	nop
  }

  return USBD_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3708      	adds	r7, #8
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b086      	sub	sp, #24
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	607a      	str	r2, [r7, #4]
 800ad60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ad62:	7afb      	ldrb	r3, [r7, #11]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d14b      	bne.n	800ae00 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ad6e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad76:	2b03      	cmp	r3, #3
 800ad78:	d134      	bne.n	800ade4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	68da      	ldr	r2, [r3, #12]
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d919      	bls.n	800adba <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	68da      	ldr	r2, [r3, #12]
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	1ad2      	subs	r2, r2, r3
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	68da      	ldr	r2, [r3, #12]
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d203      	bcs.n	800ada8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	e002      	b.n	800adae <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800adac:	b29b      	uxth	r3, r3
 800adae:	461a      	mov	r2, r3
 800adb0:	6879      	ldr	r1, [r7, #4]
 800adb2:	68f8      	ldr	r0, [r7, #12]
 800adb4:	f000 ff54 	bl	800bc60 <USBD_CtlContinueRx>
 800adb8:	e038      	b.n	800ae2c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00a      	beq.n	800addc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800adcc:	2b03      	cmp	r3, #3
 800adce:	d105      	bne.n	800addc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800add6:	691b      	ldr	r3, [r3, #16]
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800addc:	68f8      	ldr	r0, [r7, #12]
 800adde:	f000 ff51 	bl	800bc84 <USBD_CtlSendStatus>
 800ade2:	e023      	b.n	800ae2c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800adea:	2b05      	cmp	r3, #5
 800adec:	d11e      	bne.n	800ae2c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	2200      	movs	r2, #0
 800adf2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800adf6:	2100      	movs	r1, #0
 800adf8:	68f8      	ldr	r0, [r7, #12]
 800adfa:	f001 fb0f 	bl	800c41c <USBD_LL_StallEP>
 800adfe:	e015      	b.n	800ae2c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae06:	699b      	ldr	r3, [r3, #24]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00d      	beq.n	800ae28 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ae12:	2b03      	cmp	r3, #3
 800ae14:	d108      	bne.n	800ae28 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae1c:	699b      	ldr	r3, [r3, #24]
 800ae1e:	7afa      	ldrb	r2, [r7, #11]
 800ae20:	4611      	mov	r1, r2
 800ae22:	68f8      	ldr	r0, [r7, #12]
 800ae24:	4798      	blx	r3
 800ae26:	e001      	b.n	800ae2c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ae28:	2302      	movs	r3, #2
 800ae2a:	e000      	b.n	800ae2e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3718      	adds	r7, #24
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b086      	sub	sp, #24
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	60f8      	str	r0, [r7, #12]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	607a      	str	r2, [r7, #4]
 800ae42:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ae44:	7afb      	ldrb	r3, [r7, #11]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d17f      	bne.n	800af4a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	3314      	adds	r3, #20
 800ae4e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d15c      	bne.n	800af14 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	68da      	ldr	r2, [r3, #12]
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	691b      	ldr	r3, [r3, #16]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d915      	bls.n	800ae92 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	68da      	ldr	r2, [r3, #12]
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	691b      	ldr	r3, [r3, #16]
 800ae6e:	1ad2      	subs	r2, r2, r3
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	6879      	ldr	r1, [r7, #4]
 800ae7e:	68f8      	ldr	r0, [r7, #12]
 800ae80:	f000 febe 	bl	800bc00 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae84:	2300      	movs	r3, #0
 800ae86:	2200      	movs	r2, #0
 800ae88:	2100      	movs	r1, #0
 800ae8a:	68f8      	ldr	r0, [r7, #12]
 800ae8c:	f001 fb71 	bl	800c572 <USBD_LL_PrepareReceive>
 800ae90:	e04e      	b.n	800af30 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	689b      	ldr	r3, [r3, #8]
 800ae96:	697a      	ldr	r2, [r7, #20]
 800ae98:	6912      	ldr	r2, [r2, #16]
 800ae9a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ae9e:	fb01 f202 	mul.w	r2, r1, r2
 800aea2:	1a9b      	subs	r3, r3, r2
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d11c      	bne.n	800aee2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	689a      	ldr	r2, [r3, #8]
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d316      	bcc.n	800aee2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	689a      	ldr	r2, [r3, #8]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d20f      	bcs.n	800aee2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aec2:	2200      	movs	r2, #0
 800aec4:	2100      	movs	r1, #0
 800aec6:	68f8      	ldr	r0, [r7, #12]
 800aec8:	f000 fe9a 	bl	800bc00 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2200      	movs	r2, #0
 800aed0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aed4:	2300      	movs	r3, #0
 800aed6:	2200      	movs	r2, #0
 800aed8:	2100      	movs	r1, #0
 800aeda:	68f8      	ldr	r0, [r7, #12]
 800aedc:	f001 fb49 	bl	800c572 <USBD_LL_PrepareReceive>
 800aee0:	e026      	b.n	800af30 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aee8:	68db      	ldr	r3, [r3, #12]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00a      	beq.n	800af04 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800aef4:	2b03      	cmp	r3, #3
 800aef6:	d105      	bne.n	800af04 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aefe:	68db      	ldr	r3, [r3, #12]
 800af00:	68f8      	ldr	r0, [r7, #12]
 800af02:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800af04:	2180      	movs	r1, #128	@ 0x80
 800af06:	68f8      	ldr	r0, [r7, #12]
 800af08:	f001 fa88 	bl	800c41c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f000 fecc 	bl	800bcaa <USBD_CtlReceiveStatus>
 800af12:	e00d      	b.n	800af30 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800af1a:	2b04      	cmp	r3, #4
 800af1c:	d004      	beq.n	800af28 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800af24:	2b00      	cmp	r3, #0
 800af26:	d103      	bne.n	800af30 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800af28:	2180      	movs	r1, #128	@ 0x80
 800af2a:	68f8      	ldr	r0, [r7, #12]
 800af2c:	f001 fa76 	bl	800c41c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800af36:	2b01      	cmp	r3, #1
 800af38:	d11d      	bne.n	800af76 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800af3a:	68f8      	ldr	r0, [r7, #12]
 800af3c:	f7ff fe81 	bl	800ac42 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2200      	movs	r2, #0
 800af44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800af48:	e015      	b.n	800af76 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af50:	695b      	ldr	r3, [r3, #20]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d00d      	beq.n	800af72 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800af5c:	2b03      	cmp	r3, #3
 800af5e:	d108      	bne.n	800af72 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af66:	695b      	ldr	r3, [r3, #20]
 800af68:	7afa      	ldrb	r2, [r7, #11]
 800af6a:	4611      	mov	r1, r2
 800af6c:	68f8      	ldr	r0, [r7, #12]
 800af6e:	4798      	blx	r3
 800af70:	e001      	b.n	800af76 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800af72:	2302      	movs	r3, #2
 800af74:	e000      	b.n	800af78 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800af76:	2300      	movs	r3, #0
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3718      	adds	r7, #24
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800af88:	2340      	movs	r3, #64	@ 0x40
 800af8a:	2200      	movs	r2, #0
 800af8c:	2100      	movs	r1, #0
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f001 f9ff 	bl	800c392 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2201      	movs	r2, #1
 800af98:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2240      	movs	r2, #64	@ 0x40
 800afa0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800afa4:	2340      	movs	r3, #64	@ 0x40
 800afa6:	2200      	movs	r2, #0
 800afa8:	2180      	movs	r1, #128	@ 0x80
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f001 f9f1 	bl	800c392 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2240      	movs	r2, #64	@ 0x40
 800afba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2201      	movs	r2, #1
 800afc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2200      	movs	r2, #0
 800afc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2200      	movs	r2, #0
 800afd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d009      	beq.n	800aff8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	6852      	ldr	r2, [r2, #4]
 800aff0:	b2d2      	uxtb	r2, r2
 800aff2:	4611      	mov	r1, r2
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	4798      	blx	r3
  }

  return USBD_OK;
 800aff8:	2300      	movs	r3, #0
}
 800affa:	4618      	mov	r0, r3
 800affc:	3708      	adds	r7, #8
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}

0800b002 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b002:	b480      	push	{r7}
 800b004:	b083      	sub	sp, #12
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	460b      	mov	r3, r1
 800b00c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	78fa      	ldrb	r2, [r7, #3]
 800b012:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b014:	2300      	movs	r3, #0
}
 800b016:	4618      	mov	r0, r3
 800b018:	370c      	adds	r7, #12
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bc80      	pop	{r7}
 800b01e:	4770      	bx	lr

0800b020 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b020:	b480      	push	{r7}
 800b022:	b083      	sub	sp, #12
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2204      	movs	r2, #4
 800b038:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	370c      	adds	r7, #12
 800b042:	46bd      	mov	sp, r7
 800b044:	bc80      	pop	{r7}
 800b046:	4770      	bx	lr

0800b048 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b048:	b480      	push	{r7}
 800b04a:	b083      	sub	sp, #12
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b056:	2b04      	cmp	r3, #4
 800b058:	d105      	bne.n	800b066 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b066:	2300      	movs	r3, #0
}
 800b068:	4618      	mov	r0, r3
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bc80      	pop	{r7}
 800b070:	4770      	bx	lr

0800b072 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b082      	sub	sp, #8
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b080:	2b03      	cmp	r3, #3
 800b082:	d10b      	bne.n	800b09c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b08a:	69db      	ldr	r3, [r3, #28]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d005      	beq.n	800b09c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b096:	69db      	ldr	r3, [r3, #28]
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b09c:	2300      	movs	r3, #0
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3708      	adds	r7, #8
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
	...

0800b0a8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b0be:	2b40      	cmp	r3, #64	@ 0x40
 800b0c0:	d005      	beq.n	800b0ce <USBD_StdDevReq+0x26>
 800b0c2:	2b40      	cmp	r3, #64	@ 0x40
 800b0c4:	d84f      	bhi.n	800b166 <USBD_StdDevReq+0xbe>
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d009      	beq.n	800b0de <USBD_StdDevReq+0x36>
 800b0ca:	2b20      	cmp	r3, #32
 800b0cc:	d14b      	bne.n	800b166 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	6839      	ldr	r1, [r7, #0]
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	4798      	blx	r3
      break;
 800b0dc:	e048      	b.n	800b170 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	785b      	ldrb	r3, [r3, #1]
 800b0e2:	2b09      	cmp	r3, #9
 800b0e4:	d839      	bhi.n	800b15a <USBD_StdDevReq+0xb2>
 800b0e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b0ec <USBD_StdDevReq+0x44>)
 800b0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0ec:	0800b13d 	.word	0x0800b13d
 800b0f0:	0800b151 	.word	0x0800b151
 800b0f4:	0800b15b 	.word	0x0800b15b
 800b0f8:	0800b147 	.word	0x0800b147
 800b0fc:	0800b15b 	.word	0x0800b15b
 800b100:	0800b11f 	.word	0x0800b11f
 800b104:	0800b115 	.word	0x0800b115
 800b108:	0800b15b 	.word	0x0800b15b
 800b10c:	0800b133 	.word	0x0800b133
 800b110:	0800b129 	.word	0x0800b129
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b114:	6839      	ldr	r1, [r7, #0]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 f9dc 	bl	800b4d4 <USBD_GetDescriptor>
          break;
 800b11c:	e022      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b11e:	6839      	ldr	r1, [r7, #0]
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 fb3f 	bl	800b7a4 <USBD_SetAddress>
          break;
 800b126:	e01d      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b128:	6839      	ldr	r1, [r7, #0]
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f000 fb7e 	bl	800b82c <USBD_SetConfig>
          break;
 800b130:	e018      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b132:	6839      	ldr	r1, [r7, #0]
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 fc07 	bl	800b948 <USBD_GetConfig>
          break;
 800b13a:	e013      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b13c:	6839      	ldr	r1, [r7, #0]
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 fc37 	bl	800b9b2 <USBD_GetStatus>
          break;
 800b144:	e00e      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b146:	6839      	ldr	r1, [r7, #0]
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fc65 	bl	800ba18 <USBD_SetFeature>
          break;
 800b14e:	e009      	b.n	800b164 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b150:	6839      	ldr	r1, [r7, #0]
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f000 fc74 	bl	800ba40 <USBD_ClrFeature>
          break;
 800b158:	e004      	b.n	800b164 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b15a:	6839      	ldr	r1, [r7, #0]
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 fcc9 	bl	800baf4 <USBD_CtlError>
          break;
 800b162:	bf00      	nop
      }
      break;
 800b164:	e004      	b.n	800b170 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800b166:	6839      	ldr	r1, [r7, #0]
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 fcc3 	bl	800baf4 <USBD_CtlError>
      break;
 800b16e:	bf00      	nop
  }

  return ret;
 800b170:	7bfb      	ldrb	r3, [r7, #15]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop

0800b17c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b084      	sub	sp, #16
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b186:	2300      	movs	r3, #0
 800b188:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b192:	2b40      	cmp	r3, #64	@ 0x40
 800b194:	d005      	beq.n	800b1a2 <USBD_StdItfReq+0x26>
 800b196:	2b40      	cmp	r3, #64	@ 0x40
 800b198:	d82e      	bhi.n	800b1f8 <USBD_StdItfReq+0x7c>
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d001      	beq.n	800b1a2 <USBD_StdItfReq+0x26>
 800b19e:	2b20      	cmp	r3, #32
 800b1a0:	d12a      	bne.n	800b1f8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d81d      	bhi.n	800b1ea <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	889b      	ldrh	r3, [r3, #4]
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d813      	bhi.n	800b1e0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	6839      	ldr	r1, [r7, #0]
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	4798      	blx	r3
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	88db      	ldrh	r3, [r3, #6]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d110      	bne.n	800b1f4 <USBD_StdItfReq+0x78>
 800b1d2:	7bfb      	ldrb	r3, [r7, #15]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d10d      	bne.n	800b1f4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 fd53 	bl	800bc84 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b1de:	e009      	b.n	800b1f4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800b1e0:	6839      	ldr	r1, [r7, #0]
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f000 fc86 	bl	800baf4 <USBD_CtlError>
          break;
 800b1e8:	e004      	b.n	800b1f4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800b1ea:	6839      	ldr	r1, [r7, #0]
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 fc81 	bl	800baf4 <USBD_CtlError>
          break;
 800b1f2:	e000      	b.n	800b1f6 <USBD_StdItfReq+0x7a>
          break;
 800b1f4:	bf00      	nop
      }
      break;
 800b1f6:	e004      	b.n	800b202 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800b1f8:	6839      	ldr	r1, [r7, #0]
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 fc7a 	bl	800baf4 <USBD_CtlError>
      break;
 800b200:	bf00      	nop
  }

  return USBD_OK;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	889b      	ldrh	r3, [r3, #4]
 800b21e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b228:	2b40      	cmp	r3, #64	@ 0x40
 800b22a:	d007      	beq.n	800b23c <USBD_StdEPReq+0x30>
 800b22c:	2b40      	cmp	r3, #64	@ 0x40
 800b22e:	f200 8146 	bhi.w	800b4be <USBD_StdEPReq+0x2b2>
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00a      	beq.n	800b24c <USBD_StdEPReq+0x40>
 800b236:	2b20      	cmp	r3, #32
 800b238:	f040 8141 	bne.w	800b4be <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b242:	689b      	ldr	r3, [r3, #8]
 800b244:	6839      	ldr	r1, [r7, #0]
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	4798      	blx	r3
      break;
 800b24a:	e13d      	b.n	800b4c8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b254:	2b20      	cmp	r3, #32
 800b256:	d10a      	bne.n	800b26e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	6839      	ldr	r1, [r7, #0]
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	4798      	blx	r3
 800b266:	4603      	mov	r3, r0
 800b268:	73fb      	strb	r3, [r7, #15]

        return ret;
 800b26a:	7bfb      	ldrb	r3, [r7, #15]
 800b26c:	e12d      	b.n	800b4ca <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	785b      	ldrb	r3, [r3, #1]
 800b272:	2b03      	cmp	r3, #3
 800b274:	d007      	beq.n	800b286 <USBD_StdEPReq+0x7a>
 800b276:	2b03      	cmp	r3, #3
 800b278:	f300 811b 	bgt.w	800b4b2 <USBD_StdEPReq+0x2a6>
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d072      	beq.n	800b366 <USBD_StdEPReq+0x15a>
 800b280:	2b01      	cmp	r3, #1
 800b282:	d03a      	beq.n	800b2fa <USBD_StdEPReq+0xee>
 800b284:	e115      	b.n	800b4b2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d002      	beq.n	800b296 <USBD_StdEPReq+0x8a>
 800b290:	2b03      	cmp	r3, #3
 800b292:	d015      	beq.n	800b2c0 <USBD_StdEPReq+0xb4>
 800b294:	e02b      	b.n	800b2ee <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b296:	7bbb      	ldrb	r3, [r7, #14]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d00c      	beq.n	800b2b6 <USBD_StdEPReq+0xaa>
 800b29c:	7bbb      	ldrb	r3, [r7, #14]
 800b29e:	2b80      	cmp	r3, #128	@ 0x80
 800b2a0:	d009      	beq.n	800b2b6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b2a2:	7bbb      	ldrb	r3, [r7, #14]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f001 f8b8 	bl	800c41c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b2ac:	2180      	movs	r1, #128	@ 0x80
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f001 f8b4 	bl	800c41c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b2b4:	e020      	b.n	800b2f8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800b2b6:	6839      	ldr	r1, [r7, #0]
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 fc1b 	bl	800baf4 <USBD_CtlError>
              break;
 800b2be:	e01b      	b.n	800b2f8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	885b      	ldrh	r3, [r3, #2]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10e      	bne.n	800b2e6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800b2c8:	7bbb      	ldrb	r3, [r7, #14]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00b      	beq.n	800b2e6 <USBD_StdEPReq+0xda>
 800b2ce:	7bbb      	ldrb	r3, [r7, #14]
 800b2d0:	2b80      	cmp	r3, #128	@ 0x80
 800b2d2:	d008      	beq.n	800b2e6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	88db      	ldrh	r3, [r3, #6]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d104      	bne.n	800b2e6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b2dc:	7bbb      	ldrb	r3, [r7, #14]
 800b2de:	4619      	mov	r1, r3
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f001 f89b 	bl	800c41c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 fccc 	bl	800bc84 <USBD_CtlSendStatus>

              break;
 800b2ec:	e004      	b.n	800b2f8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800b2ee:	6839      	ldr	r1, [r7, #0]
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 fbff 	bl	800baf4 <USBD_CtlError>
              break;
 800b2f6:	bf00      	nop
          }
          break;
 800b2f8:	e0e0      	b.n	800b4bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b300:	2b02      	cmp	r3, #2
 800b302:	d002      	beq.n	800b30a <USBD_StdEPReq+0xfe>
 800b304:	2b03      	cmp	r3, #3
 800b306:	d015      	beq.n	800b334 <USBD_StdEPReq+0x128>
 800b308:	e026      	b.n	800b358 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b30a:	7bbb      	ldrb	r3, [r7, #14]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00c      	beq.n	800b32a <USBD_StdEPReq+0x11e>
 800b310:	7bbb      	ldrb	r3, [r7, #14]
 800b312:	2b80      	cmp	r3, #128	@ 0x80
 800b314:	d009      	beq.n	800b32a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b316:	7bbb      	ldrb	r3, [r7, #14]
 800b318:	4619      	mov	r1, r3
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f001 f87e 	bl	800c41c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b320:	2180      	movs	r1, #128	@ 0x80
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f001 f87a 	bl	800c41c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b328:	e01c      	b.n	800b364 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800b32a:	6839      	ldr	r1, [r7, #0]
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 fbe1 	bl	800baf4 <USBD_CtlError>
              break;
 800b332:	e017      	b.n	800b364 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	885b      	ldrh	r3, [r3, #2]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d112      	bne.n	800b362 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b33c:	7bbb      	ldrb	r3, [r7, #14]
 800b33e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b342:	2b00      	cmp	r3, #0
 800b344:	d004      	beq.n	800b350 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b346:	7bbb      	ldrb	r3, [r7, #14]
 800b348:	4619      	mov	r1, r3
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f001 f885 	bl	800c45a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 fc97 	bl	800bc84 <USBD_CtlSendStatus>
              }
              break;
 800b356:	e004      	b.n	800b362 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b358:	6839      	ldr	r1, [r7, #0]
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f000 fbca 	bl	800baf4 <USBD_CtlError>
              break;
 800b360:	e000      	b.n	800b364 <USBD_StdEPReq+0x158>
              break;
 800b362:	bf00      	nop
          }
          break;
 800b364:	e0aa      	b.n	800b4bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b36c:	2b02      	cmp	r3, #2
 800b36e:	d002      	beq.n	800b376 <USBD_StdEPReq+0x16a>
 800b370:	2b03      	cmp	r3, #3
 800b372:	d032      	beq.n	800b3da <USBD_StdEPReq+0x1ce>
 800b374:	e097      	b.n	800b4a6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b376:	7bbb      	ldrb	r3, [r7, #14]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d007      	beq.n	800b38c <USBD_StdEPReq+0x180>
 800b37c:	7bbb      	ldrb	r3, [r7, #14]
 800b37e:	2b80      	cmp	r3, #128	@ 0x80
 800b380:	d004      	beq.n	800b38c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b382:	6839      	ldr	r1, [r7, #0]
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f000 fbb5 	bl	800baf4 <USBD_CtlError>
                break;
 800b38a:	e091      	b.n	800b4b0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b38c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b390:	2b00      	cmp	r3, #0
 800b392:	da0b      	bge.n	800b3ac <USBD_StdEPReq+0x1a0>
 800b394:	7bbb      	ldrb	r3, [r7, #14]
 800b396:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b39a:	4613      	mov	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4413      	add	r3, r2
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	3310      	adds	r3, #16
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	4413      	add	r3, r2
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	e00b      	b.n	800b3c4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b3ac:	7bbb      	ldrb	r3, [r7, #14]
 800b3ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	4413      	add	r3, r2
 800b3b8:	009b      	lsls	r3, r3, #2
 800b3ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	4413      	add	r3, r2
 800b3c2:	3304      	adds	r3, #4
 800b3c4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	2202      	movs	r2, #2
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 fbf8 	bl	800bbc8 <USBD_CtlSendData>
              break;
 800b3d8:	e06a      	b.n	800b4b0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b3da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	da11      	bge.n	800b406 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b3e2:	7bbb      	ldrb	r3, [r7, #14]
 800b3e4:	f003 020f 	and.w	r2, r3, #15
 800b3e8:	6879      	ldr	r1, [r7, #4]
 800b3ea:	4613      	mov	r3, r2
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	4413      	add	r3, r2
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	440b      	add	r3, r1
 800b3f4:	3318      	adds	r3, #24
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d117      	bne.n	800b42c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b3fc:	6839      	ldr	r1, [r7, #0]
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 fb78 	bl	800baf4 <USBD_CtlError>
                  break;
 800b404:	e054      	b.n	800b4b0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b406:	7bbb      	ldrb	r3, [r7, #14]
 800b408:	f003 020f 	and.w	r2, r3, #15
 800b40c:	6879      	ldr	r1, [r7, #4]
 800b40e:	4613      	mov	r3, r2
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	4413      	add	r3, r2
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	440b      	add	r3, r1
 800b418:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d104      	bne.n	800b42c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b422:	6839      	ldr	r1, [r7, #0]
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f000 fb65 	bl	800baf4 <USBD_CtlError>
                  break;
 800b42a:	e041      	b.n	800b4b0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b42c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b430:	2b00      	cmp	r3, #0
 800b432:	da0b      	bge.n	800b44c <USBD_StdEPReq+0x240>
 800b434:	7bbb      	ldrb	r3, [r7, #14]
 800b436:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b43a:	4613      	mov	r3, r2
 800b43c:	009b      	lsls	r3, r3, #2
 800b43e:	4413      	add	r3, r2
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	3310      	adds	r3, #16
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	4413      	add	r3, r2
 800b448:	3304      	adds	r3, #4
 800b44a:	e00b      	b.n	800b464 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b452:	4613      	mov	r3, r2
 800b454:	009b      	lsls	r3, r3, #2
 800b456:	4413      	add	r3, r2
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b45e:	687a      	ldr	r2, [r7, #4]
 800b460:	4413      	add	r3, r2
 800b462:	3304      	adds	r3, #4
 800b464:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b466:	7bbb      	ldrb	r3, [r7, #14]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d002      	beq.n	800b472 <USBD_StdEPReq+0x266>
 800b46c:	7bbb      	ldrb	r3, [r7, #14]
 800b46e:	2b80      	cmp	r3, #128	@ 0x80
 800b470:	d103      	bne.n	800b47a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	2200      	movs	r2, #0
 800b476:	601a      	str	r2, [r3, #0]
 800b478:	e00e      	b.n	800b498 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b47a:	7bbb      	ldrb	r3, [r7, #14]
 800b47c:	4619      	mov	r1, r3
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f001 f80a 	bl	800c498 <USBD_LL_IsStallEP>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d003      	beq.n	800b492 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	2201      	movs	r2, #1
 800b48e:	601a      	str	r2, [r3, #0]
 800b490:	e002      	b.n	800b498 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	2200      	movs	r2, #0
 800b496:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	2202      	movs	r2, #2
 800b49c:	4619      	mov	r1, r3
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 fb92 	bl	800bbc8 <USBD_CtlSendData>
              break;
 800b4a4:	e004      	b.n	800b4b0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b4a6:	6839      	ldr	r1, [r7, #0]
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 fb23 	bl	800baf4 <USBD_CtlError>
              break;
 800b4ae:	bf00      	nop
          }
          break;
 800b4b0:	e004      	b.n	800b4bc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 fb1d 	bl	800baf4 <USBD_CtlError>
          break;
 800b4ba:	bf00      	nop
      }
      break;
 800b4bc:	e004      	b.n	800b4c8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b4be:	6839      	ldr	r1, [r7, #0]
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f000 fb17 	bl	800baf4 <USBD_CtlError>
      break;
 800b4c6:	bf00      	nop
  }

  return ret;
 800b4c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}
	...

0800b4d4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b084      	sub	sp, #16
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	885b      	ldrh	r3, [r3, #2]
 800b4ee:	0a1b      	lsrs	r3, r3, #8
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	2b06      	cmp	r3, #6
 800b4f6:	f200 8128 	bhi.w	800b74a <USBD_GetDescriptor+0x276>
 800b4fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b500 <USBD_GetDescriptor+0x2c>)
 800b4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b500:	0800b51d 	.word	0x0800b51d
 800b504:	0800b535 	.word	0x0800b535
 800b508:	0800b575 	.word	0x0800b575
 800b50c:	0800b74b 	.word	0x0800b74b
 800b510:	0800b74b 	.word	0x0800b74b
 800b514:	0800b6eb 	.word	0x0800b6eb
 800b518:	0800b717 	.word	0x0800b717
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	7c12      	ldrb	r2, [r2, #16]
 800b528:	f107 0108 	add.w	r1, r7, #8
 800b52c:	4610      	mov	r0, r2
 800b52e:	4798      	blx	r3
 800b530:	60f8      	str	r0, [r7, #12]
      break;
 800b532:	e112      	b.n	800b75a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	7c1b      	ldrb	r3, [r3, #16]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d10d      	bne.n	800b558 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b544:	f107 0208 	add.w	r2, r7, #8
 800b548:	4610      	mov	r0, r2
 800b54a:	4798      	blx	r3
 800b54c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	3301      	adds	r3, #1
 800b552:	2202      	movs	r2, #2
 800b554:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b556:	e100      	b.n	800b75a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b560:	f107 0208 	add.w	r2, r7, #8
 800b564:	4610      	mov	r0, r2
 800b566:	4798      	blx	r3
 800b568:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	3301      	adds	r3, #1
 800b56e:	2202      	movs	r2, #2
 800b570:	701a      	strb	r2, [r3, #0]
      break;
 800b572:	e0f2      	b.n	800b75a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	885b      	ldrh	r3, [r3, #2]
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	2b05      	cmp	r3, #5
 800b57c:	f200 80ac 	bhi.w	800b6d8 <USBD_GetDescriptor+0x204>
 800b580:	a201      	add	r2, pc, #4	@ (adr r2, 800b588 <USBD_GetDescriptor+0xb4>)
 800b582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b586:	bf00      	nop
 800b588:	0800b5a1 	.word	0x0800b5a1
 800b58c:	0800b5d5 	.word	0x0800b5d5
 800b590:	0800b609 	.word	0x0800b609
 800b594:	0800b63d 	.word	0x0800b63d
 800b598:	0800b671 	.word	0x0800b671
 800b59c:	0800b6a5 	.word	0x0800b6a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d00b      	beq.n	800b5c4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	687a      	ldr	r2, [r7, #4]
 800b5b6:	7c12      	ldrb	r2, [r2, #16]
 800b5b8:	f107 0108 	add.w	r1, r7, #8
 800b5bc:	4610      	mov	r0, r2
 800b5be:	4798      	blx	r3
 800b5c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5c2:	e091      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5c4:	6839      	ldr	r1, [r7, #0]
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 fa94 	bl	800baf4 <USBD_CtlError>
            err++;
 800b5cc:	7afb      	ldrb	r3, [r7, #11]
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	72fb      	strb	r3, [r7, #11]
          break;
 800b5d2:	e089      	b.n	800b6e8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d00b      	beq.n	800b5f8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	7c12      	ldrb	r2, [r2, #16]
 800b5ec:	f107 0108 	add.w	r1, r7, #8
 800b5f0:	4610      	mov	r0, r2
 800b5f2:	4798      	blx	r3
 800b5f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5f6:	e077      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5f8:	6839      	ldr	r1, [r7, #0]
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f000 fa7a 	bl	800baf4 <USBD_CtlError>
            err++;
 800b600:	7afb      	ldrb	r3, [r7, #11]
 800b602:	3301      	adds	r3, #1
 800b604:	72fb      	strb	r3, [r7, #11]
          break;
 800b606:	e06f      	b.n	800b6e8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00b      	beq.n	800b62c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	7c12      	ldrb	r2, [r2, #16]
 800b620:	f107 0108 	add.w	r1, r7, #8
 800b624:	4610      	mov	r0, r2
 800b626:	4798      	blx	r3
 800b628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b62a:	e05d      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b62c:	6839      	ldr	r1, [r7, #0]
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f000 fa60 	bl	800baf4 <USBD_CtlError>
            err++;
 800b634:	7afb      	ldrb	r3, [r7, #11]
 800b636:	3301      	adds	r3, #1
 800b638:	72fb      	strb	r3, [r7, #11]
          break;
 800b63a:	e055      	b.n	800b6e8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b642:	691b      	ldr	r3, [r3, #16]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d00b      	beq.n	800b660 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b64e:	691b      	ldr	r3, [r3, #16]
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	7c12      	ldrb	r2, [r2, #16]
 800b654:	f107 0108 	add.w	r1, r7, #8
 800b658:	4610      	mov	r0, r2
 800b65a:	4798      	blx	r3
 800b65c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b65e:	e043      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b660:	6839      	ldr	r1, [r7, #0]
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 fa46 	bl	800baf4 <USBD_CtlError>
            err++;
 800b668:	7afb      	ldrb	r3, [r7, #11]
 800b66a:	3301      	adds	r3, #1
 800b66c:	72fb      	strb	r3, [r7, #11]
          break;
 800b66e:	e03b      	b.n	800b6e8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00b      	beq.n	800b694 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b682:	695b      	ldr	r3, [r3, #20]
 800b684:	687a      	ldr	r2, [r7, #4]
 800b686:	7c12      	ldrb	r2, [r2, #16]
 800b688:	f107 0108 	add.w	r1, r7, #8
 800b68c:	4610      	mov	r0, r2
 800b68e:	4798      	blx	r3
 800b690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b692:	e029      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b694:	6839      	ldr	r1, [r7, #0]
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 fa2c 	bl	800baf4 <USBD_CtlError>
            err++;
 800b69c:	7afb      	ldrb	r3, [r7, #11]
 800b69e:	3301      	adds	r3, #1
 800b6a0:	72fb      	strb	r3, [r7, #11]
          break;
 800b6a2:	e021      	b.n	800b6e8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b6aa:	699b      	ldr	r3, [r3, #24]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00b      	beq.n	800b6c8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	7c12      	ldrb	r2, [r2, #16]
 800b6bc:	f107 0108 	add.w	r1, r7, #8
 800b6c0:	4610      	mov	r0, r2
 800b6c2:	4798      	blx	r3
 800b6c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6c6:	e00f      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b6c8:	6839      	ldr	r1, [r7, #0]
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f000 fa12 	bl	800baf4 <USBD_CtlError>
            err++;
 800b6d0:	7afb      	ldrb	r3, [r7, #11]
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	72fb      	strb	r3, [r7, #11]
          break;
 800b6d6:	e007      	b.n	800b6e8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b6d8:	6839      	ldr	r1, [r7, #0]
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f000 fa0a 	bl	800baf4 <USBD_CtlError>
          err++;
 800b6e0:	7afb      	ldrb	r3, [r7, #11]
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b6e6:	e038      	b.n	800b75a <USBD_GetDescriptor+0x286>
 800b6e8:	e037      	b.n	800b75a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	7c1b      	ldrb	r3, [r3, #16]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d109      	bne.n	800b706 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6fa:	f107 0208 	add.w	r2, r7, #8
 800b6fe:	4610      	mov	r0, r2
 800b700:	4798      	blx	r3
 800b702:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b704:	e029      	b.n	800b75a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b706:	6839      	ldr	r1, [r7, #0]
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 f9f3 	bl	800baf4 <USBD_CtlError>
        err++;
 800b70e:	7afb      	ldrb	r3, [r7, #11]
 800b710:	3301      	adds	r3, #1
 800b712:	72fb      	strb	r3, [r7, #11]
      break;
 800b714:	e021      	b.n	800b75a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	7c1b      	ldrb	r3, [r3, #16]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10d      	bne.n	800b73a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b726:	f107 0208 	add.w	r2, r7, #8
 800b72a:	4610      	mov	r0, r2
 800b72c:	4798      	blx	r3
 800b72e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	3301      	adds	r3, #1
 800b734:	2207      	movs	r2, #7
 800b736:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b738:	e00f      	b.n	800b75a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b73a:	6839      	ldr	r1, [r7, #0]
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 f9d9 	bl	800baf4 <USBD_CtlError>
        err++;
 800b742:	7afb      	ldrb	r3, [r7, #11]
 800b744:	3301      	adds	r3, #1
 800b746:	72fb      	strb	r3, [r7, #11]
      break;
 800b748:	e007      	b.n	800b75a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b74a:	6839      	ldr	r1, [r7, #0]
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 f9d1 	bl	800baf4 <USBD_CtlError>
      err++;
 800b752:	7afb      	ldrb	r3, [r7, #11]
 800b754:	3301      	adds	r3, #1
 800b756:	72fb      	strb	r3, [r7, #11]
      break;
 800b758:	bf00      	nop
  }

  if (err != 0U)
 800b75a:	7afb      	ldrb	r3, [r7, #11]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d11c      	bne.n	800b79a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b760:	893b      	ldrh	r3, [r7, #8]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d011      	beq.n	800b78a <USBD_GetDescriptor+0x2b6>
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	88db      	ldrh	r3, [r3, #6]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d00d      	beq.n	800b78a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	88da      	ldrh	r2, [r3, #6]
 800b772:	893b      	ldrh	r3, [r7, #8]
 800b774:	4293      	cmp	r3, r2
 800b776:	bf28      	it	cs
 800b778:	4613      	movcs	r3, r2
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b77e:	893b      	ldrh	r3, [r7, #8]
 800b780:	461a      	mov	r2, r3
 800b782:	68f9      	ldr	r1, [r7, #12]
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f000 fa1f 	bl	800bbc8 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	88db      	ldrh	r3, [r3, #6]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d104      	bne.n	800b79c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f000 fa76 	bl	800bc84 <USBD_CtlSendStatus>
 800b798:	e000      	b.n	800b79c <USBD_GetDescriptor+0x2c8>
    return;
 800b79a:	bf00      	nop
    }
  }
}
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop

0800b7a4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	889b      	ldrh	r3, [r3, #4]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d130      	bne.n	800b818 <USBD_SetAddress+0x74>
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	88db      	ldrh	r3, [r3, #6]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d12c      	bne.n	800b818 <USBD_SetAddress+0x74>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	885b      	ldrh	r3, [r3, #2]
 800b7c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7c4:	d828      	bhi.n	800b818 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	885b      	ldrh	r3, [r3, #2]
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7d8:	2b03      	cmp	r3, #3
 800b7da:	d104      	bne.n	800b7e6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b7dc:	6839      	ldr	r1, [r7, #0]
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 f988 	bl	800baf4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7e4:	e01d      	b.n	800b822 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	7bfa      	ldrb	r2, [r7, #15]
 800b7ea:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b7ee:	7bfb      	ldrb	r3, [r7, #15]
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 fe7b 	bl	800c4ee <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f000 fa43 	bl	800bc84 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d004      	beq.n	800b80e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2202      	movs	r2, #2
 800b808:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b80c:	e009      	b.n	800b822 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2201      	movs	r2, #1
 800b812:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b816:	e004      	b.n	800b822 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b818:	6839      	ldr	r1, [r7, #0]
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f000 f96a 	bl	800baf4 <USBD_CtlError>
  }
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
	...

0800b82c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	885b      	ldrh	r3, [r3, #2]
 800b83a:	b2da      	uxtb	r2, r3
 800b83c:	4b41      	ldr	r3, [pc, #260]	@ (800b944 <USBD_SetConfig+0x118>)
 800b83e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b840:	4b40      	ldr	r3, [pc, #256]	@ (800b944 <USBD_SetConfig+0x118>)
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d904      	bls.n	800b852 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b848:	6839      	ldr	r1, [r7, #0]
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 f952 	bl	800baf4 <USBD_CtlError>
 800b850:	e075      	b.n	800b93e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b858:	2b02      	cmp	r3, #2
 800b85a:	d002      	beq.n	800b862 <USBD_SetConfig+0x36>
 800b85c:	2b03      	cmp	r3, #3
 800b85e:	d023      	beq.n	800b8a8 <USBD_SetConfig+0x7c>
 800b860:	e062      	b.n	800b928 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b862:	4b38      	ldr	r3, [pc, #224]	@ (800b944 <USBD_SetConfig+0x118>)
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d01a      	beq.n	800b8a0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b86a:	4b36      	ldr	r3, [pc, #216]	@ (800b944 <USBD_SetConfig+0x118>)
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	461a      	mov	r2, r3
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2203      	movs	r2, #3
 800b878:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b87c:	4b31      	ldr	r3, [pc, #196]	@ (800b944 <USBD_SetConfig+0x118>)
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	4619      	mov	r1, r3
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f7ff f9e7 	bl	800ac56 <USBD_SetClassConfig>
 800b888:	4603      	mov	r3, r0
 800b88a:	2b02      	cmp	r3, #2
 800b88c:	d104      	bne.n	800b898 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b88e:	6839      	ldr	r1, [r7, #0]
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f000 f92f 	bl	800baf4 <USBD_CtlError>
            return;
 800b896:	e052      	b.n	800b93e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f9f3 	bl	800bc84 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b89e:	e04e      	b.n	800b93e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 f9ef 	bl	800bc84 <USBD_CtlSendStatus>
        break;
 800b8a6:	e04a      	b.n	800b93e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b8a8:	4b26      	ldr	r3, [pc, #152]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d112      	bne.n	800b8d6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2202      	movs	r2, #2
 800b8b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800b8b8:	4b22      	ldr	r3, [pc, #136]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	461a      	mov	r2, r3
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b8c2:	4b20      	ldr	r3, [pc, #128]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8c4:	781b      	ldrb	r3, [r3, #0]
 800b8c6:	4619      	mov	r1, r3
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f7ff f9e3 	bl	800ac94 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f9d8 	bl	800bc84 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b8d4:	e033      	b.n	800b93e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b8d6:	4b1b      	ldr	r3, [pc, #108]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	461a      	mov	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d01d      	beq.n	800b920 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	685b      	ldr	r3, [r3, #4]
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f7ff f9d1 	bl	800ac94 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b8f2:	4b14      	ldr	r3, [pc, #80]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b8fc:	4b11      	ldr	r3, [pc, #68]	@ (800b944 <USBD_SetConfig+0x118>)
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	4619      	mov	r1, r3
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7ff f9a7 	bl	800ac56 <USBD_SetClassConfig>
 800b908:	4603      	mov	r3, r0
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	d104      	bne.n	800b918 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b90e:	6839      	ldr	r1, [r7, #0]
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f000 f8ef 	bl	800baf4 <USBD_CtlError>
            return;
 800b916:	e012      	b.n	800b93e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f000 f9b3 	bl	800bc84 <USBD_CtlSendStatus>
        break;
 800b91e:	e00e      	b.n	800b93e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f000 f9af 	bl	800bc84 <USBD_CtlSendStatus>
        break;
 800b926:	e00a      	b.n	800b93e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b928:	6839      	ldr	r1, [r7, #0]
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 f8e2 	bl	800baf4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b930:	4b04      	ldr	r3, [pc, #16]	@ (800b944 <USBD_SetConfig+0x118>)
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	4619      	mov	r1, r3
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f7ff f9ac 	bl	800ac94 <USBD_ClrClassConfig>
        break;
 800b93c:	bf00      	nop
    }
  }
}
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}
 800b944:	20004fcc 	.word	0x20004fcc

0800b948 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	88db      	ldrh	r3, [r3, #6]
 800b956:	2b01      	cmp	r3, #1
 800b958:	d004      	beq.n	800b964 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b95a:	6839      	ldr	r1, [r7, #0]
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f000 f8c9 	bl	800baf4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b962:	e022      	b.n	800b9aa <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	dc02      	bgt.n	800b974 <USBD_GetConfig+0x2c>
 800b96e:	2b00      	cmp	r3, #0
 800b970:	dc03      	bgt.n	800b97a <USBD_GetConfig+0x32>
 800b972:	e015      	b.n	800b9a0 <USBD_GetConfig+0x58>
 800b974:	2b03      	cmp	r3, #3
 800b976:	d00b      	beq.n	800b990 <USBD_GetConfig+0x48>
 800b978:	e012      	b.n	800b9a0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2200      	movs	r2, #0
 800b97e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	3308      	adds	r3, #8
 800b984:	2201      	movs	r2, #1
 800b986:	4619      	mov	r1, r3
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 f91d 	bl	800bbc8 <USBD_CtlSendData>
        break;
 800b98e:	e00c      	b.n	800b9aa <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	3304      	adds	r3, #4
 800b994:	2201      	movs	r2, #1
 800b996:	4619      	mov	r1, r3
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f915 	bl	800bbc8 <USBD_CtlSendData>
        break;
 800b99e:	e004      	b.n	800b9aa <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b9a0:	6839      	ldr	r1, [r7, #0]
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 f8a6 	bl	800baf4 <USBD_CtlError>
        break;
 800b9a8:	bf00      	nop
}
 800b9aa:	bf00      	nop
 800b9ac:	3708      	adds	r7, #8
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	bd80      	pop	{r7, pc}

0800b9b2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9b2:	b580      	push	{r7, lr}
 800b9b4:	b082      	sub	sp, #8
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
 800b9ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9c2:	3b01      	subs	r3, #1
 800b9c4:	2b02      	cmp	r3, #2
 800b9c6:	d81e      	bhi.n	800ba06 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	88db      	ldrh	r3, [r3, #6]
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	d004      	beq.n	800b9da <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b9d0:	6839      	ldr	r1, [r7, #0]
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f88e 	bl	800baf4 <USBD_CtlError>
        break;
 800b9d8:	e01a      	b.n	800ba10 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2201      	movs	r2, #1
 800b9de:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d005      	beq.n	800b9f6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	68db      	ldr	r3, [r3, #12]
 800b9ee:	f043 0202 	orr.w	r2, r3, #2
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	330c      	adds	r3, #12
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f000 f8e2 	bl	800bbc8 <USBD_CtlSendData>
      break;
 800ba04:	e004      	b.n	800ba10 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800ba06:	6839      	ldr	r1, [r7, #0]
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f000 f873 	bl	800baf4 <USBD_CtlError>
      break;
 800ba0e:	bf00      	nop
  }
}
 800ba10:	bf00      	nop
 800ba12:	3708      	adds	r7, #8
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b082      	sub	sp, #8
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	885b      	ldrh	r3, [r3, #2]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d106      	bne.n	800ba38 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 f926 	bl	800bc84 <USBD_CtlSendStatus>
  }
}
 800ba38:	bf00      	nop
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b082      	sub	sp, #8
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba50:	3b01      	subs	r3, #1
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d80b      	bhi.n	800ba6e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	885b      	ldrh	r3, [r3, #2]
 800ba5a:	2b01      	cmp	r3, #1
 800ba5c:	d10c      	bne.n	800ba78 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2200      	movs	r2, #0
 800ba62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f000 f90c 	bl	800bc84 <USBD_CtlSendStatus>
      }
      break;
 800ba6c:	e004      	b.n	800ba78 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ba6e:	6839      	ldr	r1, [r7, #0]
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f000 f83f 	bl	800baf4 <USBD_CtlError>
      break;
 800ba76:	e000      	b.n	800ba7a <USBD_ClrFeature+0x3a>
      break;
 800ba78:	bf00      	nop
  }
}
 800ba7a:	bf00      	nop
 800ba7c:	3708      	adds	r7, #8
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ba82:	b480      	push	{r7}
 800ba84:	b083      	sub	sp, #12
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	6078      	str	r0, [r7, #4]
 800ba8a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	781a      	ldrb	r2, [r3, #0]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	785a      	ldrb	r2, [r3, #1]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	3302      	adds	r3, #2
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	461a      	mov	r2, r3
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	3303      	adds	r3, #3
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	021b      	lsls	r3, r3, #8
 800baac:	b29b      	uxth	r3, r3
 800baae:	4413      	add	r3, r2
 800bab0:	b29a      	uxth	r2, r3
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	3304      	adds	r3, #4
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	461a      	mov	r2, r3
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	3305      	adds	r3, #5
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	021b      	lsls	r3, r3, #8
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	4413      	add	r3, r2
 800baca:	b29a      	uxth	r2, r3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	3306      	adds	r3, #6
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	3307      	adds	r3, #7
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	021b      	lsls	r3, r3, #8
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	4413      	add	r3, r2
 800bae4:	b29a      	uxth	r2, r3
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	80da      	strh	r2, [r3, #6]

}
 800baea:	bf00      	nop
 800baec:	370c      	adds	r7, #12
 800baee:	46bd      	mov	sp, r7
 800baf0:	bc80      	pop	{r7}
 800baf2:	4770      	bx	lr

0800baf4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800bafe:	2180      	movs	r1, #128	@ 0x80
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 fc8b 	bl	800c41c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800bb06:	2100      	movs	r1, #0
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f000 fc87 	bl	800c41c <USBD_LL_StallEP>
}
 800bb0e:	bf00      	nop
 800bb10:	3708      	adds	r7, #8
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b086      	sub	sp, #24
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	60f8      	str	r0, [r7, #12]
 800bb1e:	60b9      	str	r1, [r7, #8]
 800bb20:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb22:	2300      	movs	r3, #0
 800bb24:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d032      	beq.n	800bb92 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800bb2c:	68f8      	ldr	r0, [r7, #12]
 800bb2e:	f000 f834 	bl	800bb9a <USBD_GetLen>
 800bb32:	4603      	mov	r3, r0
 800bb34:	3301      	adds	r3, #1
 800bb36:	b29b      	uxth	r3, r3
 800bb38:	005b      	lsls	r3, r3, #1
 800bb3a:	b29a      	uxth	r2, r3
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800bb40:	7dfb      	ldrb	r3, [r7, #23]
 800bb42:	1c5a      	adds	r2, r3, #1
 800bb44:	75fa      	strb	r2, [r7, #23]
 800bb46:	461a      	mov	r2, r3
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	687a      	ldr	r2, [r7, #4]
 800bb4e:	7812      	ldrb	r2, [r2, #0]
 800bb50:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800bb52:	7dfb      	ldrb	r3, [r7, #23]
 800bb54:	1c5a      	adds	r2, r3, #1
 800bb56:	75fa      	strb	r2, [r7, #23]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	4413      	add	r3, r2
 800bb5e:	2203      	movs	r2, #3
 800bb60:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800bb62:	e012      	b.n	800bb8a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	1c5a      	adds	r2, r3, #1
 800bb68:	60fa      	str	r2, [r7, #12]
 800bb6a:	7dfa      	ldrb	r2, [r7, #23]
 800bb6c:	1c51      	adds	r1, r2, #1
 800bb6e:	75f9      	strb	r1, [r7, #23]
 800bb70:	4611      	mov	r1, r2
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	440a      	add	r2, r1
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800bb7a:	7dfb      	ldrb	r3, [r7, #23]
 800bb7c:	1c5a      	adds	r2, r3, #1
 800bb7e:	75fa      	strb	r2, [r7, #23]
 800bb80:	461a      	mov	r2, r3
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	4413      	add	r3, r2
 800bb86:	2200      	movs	r2, #0
 800bb88:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	781b      	ldrb	r3, [r3, #0]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1e8      	bne.n	800bb64 <USBD_GetString+0x4e>
    }
  }
}
 800bb92:	bf00      	nop
 800bb94:	3718      	adds	r7, #24
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b085      	sub	sp, #20
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bba2:	2300      	movs	r3, #0
 800bba4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800bba6:	e005      	b.n	800bbb4 <USBD_GetLen+0x1a>
  {
    len++;
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	73fb      	strb	r3, [r7, #15]
    buf++;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d1f5      	bne.n	800bba8 <USBD_GetLen+0xe>
  }

  return len;
 800bbbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3714      	adds	r7, #20
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bc80      	pop	{r7}
 800bbc6:	4770      	bx	lr

0800bbc8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	60b9      	str	r1, [r7, #8]
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2202      	movs	r2, #2
 800bbda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bbde:	88fa      	ldrh	r2, [r7, #6]
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800bbe4:	88fa      	ldrh	r2, [r7, #6]
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bbea:	88fb      	ldrh	r3, [r7, #6]
 800bbec:	68ba      	ldr	r2, [r7, #8]
 800bbee:	2100      	movs	r1, #0
 800bbf0:	68f8      	ldr	r0, [r7, #12]
 800bbf2:	f000 fc9b 	bl	800c52c <USBD_LL_Transmit>

  return USBD_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3710      	adds	r7, #16
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	60b9      	str	r1, [r7, #8]
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc0e:	88fb      	ldrh	r3, [r7, #6]
 800bc10:	68ba      	ldr	r2, [r7, #8]
 800bc12:	2100      	movs	r1, #0
 800bc14:	68f8      	ldr	r0, [r7, #12]
 800bc16:	f000 fc89 	bl	800c52c <USBD_LL_Transmit>

  return USBD_OK;
 800bc1a:	2300      	movs	r3, #0
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3710      	adds	r7, #16
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}

0800bc24 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	60f8      	str	r0, [r7, #12]
 800bc2c:	60b9      	str	r1, [r7, #8]
 800bc2e:	4613      	mov	r3, r2
 800bc30:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2203      	movs	r2, #3
 800bc36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bc3a:	88fa      	ldrh	r2, [r7, #6]
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800bc42:	88fa      	ldrh	r2, [r7, #6]
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bc4a:	88fb      	ldrh	r3, [r7, #6]
 800bc4c:	68ba      	ldr	r2, [r7, #8]
 800bc4e:	2100      	movs	r1, #0
 800bc50:	68f8      	ldr	r0, [r7, #12]
 800bc52:	f000 fc8e 	bl	800c572 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	60b9      	str	r1, [r7, #8]
 800bc6a:	4613      	mov	r3, r2
 800bc6c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bc6e:	88fb      	ldrh	r3, [r7, #6]
 800bc70:	68ba      	ldr	r2, [r7, #8]
 800bc72:	2100      	movs	r1, #0
 800bc74:	68f8      	ldr	r0, [r7, #12]
 800bc76:	f000 fc7c 	bl	800c572 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc7a:	2300      	movs	r3, #0
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3710      	adds	r7, #16
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}

0800bc84 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b082      	sub	sp, #8
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2204      	movs	r2, #4
 800bc90:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bc94:	2300      	movs	r3, #0
 800bc96:	2200      	movs	r2, #0
 800bc98:	2100      	movs	r1, #0
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f000 fc46 	bl	800c52c <USBD_LL_Transmit>

  return USBD_OK;
 800bca0:	2300      	movs	r3, #0
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3708      	adds	r7, #8
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b082      	sub	sp, #8
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2205      	movs	r2, #5
 800bcb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcba:	2300      	movs	r3, #0
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	2100      	movs	r1, #0
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f000 fc56 	bl	800c572 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcc6:	2300      	movs	r3, #0
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3708      	adds	r7, #8
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}

0800bcd0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	4912      	ldr	r1, [pc, #72]	@ (800bd20 <MX_USB_DEVICE_Init+0x50>)
 800bcd8:	4812      	ldr	r0, [pc, #72]	@ (800bd24 <MX_USB_DEVICE_Init+0x54>)
 800bcda:	f7fe ff62 	bl	800aba2 <USBD_Init>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bce4:	f7f6 f9f0 	bl	80020c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bce8:	490f      	ldr	r1, [pc, #60]	@ (800bd28 <MX_USB_DEVICE_Init+0x58>)
 800bcea:	480e      	ldr	r0, [pc, #56]	@ (800bd24 <MX_USB_DEVICE_Init+0x54>)
 800bcec:	f7fe ff84 	bl	800abf8 <USBD_RegisterClass>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d001      	beq.n	800bcfa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bcf6:	f7f6 f9e7 	bl	80020c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bcfa:	490c      	ldr	r1, [pc, #48]	@ (800bd2c <MX_USB_DEVICE_Init+0x5c>)
 800bcfc:	4809      	ldr	r0, [pc, #36]	@ (800bd24 <MX_USB_DEVICE_Init+0x54>)
 800bcfe:	f7fe feb5 	bl	800aa6c <USBD_CDC_RegisterInterface>
 800bd02:	4603      	mov	r3, r0
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d001      	beq.n	800bd0c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bd08:	f7f6 f9de 	bl	80020c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bd0c:	4805      	ldr	r0, [pc, #20]	@ (800bd24 <MX_USB_DEVICE_Init+0x54>)
 800bd0e:	f7fe ff8c 	bl	800ac2a <USBD_Start>
 800bd12:	4603      	mov	r3, r0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d001      	beq.n	800bd1c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bd18:	f7f6 f9d6 	bl	80020c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bd1c:	bf00      	nop
 800bd1e:	bd80      	pop	{r7, pc}
 800bd20:	20000170 	.word	0x20000170
 800bd24:	20004fd0 	.word	0x20004fd0
 800bd28:	2000005c 	.word	0x2000005c
 800bd2c:	20000160 	.word	0x20000160

0800bd30 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bd34:	2200      	movs	r2, #0
 800bd36:	4905      	ldr	r1, [pc, #20]	@ (800bd4c <CDC_Init_FS+0x1c>)
 800bd38:	4805      	ldr	r0, [pc, #20]	@ (800bd50 <CDC_Init_FS+0x20>)
 800bd3a:	f7fe fead 	bl	800aa98 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bd3e:	4905      	ldr	r1, [pc, #20]	@ (800bd54 <CDC_Init_FS+0x24>)
 800bd40:	4803      	ldr	r0, [pc, #12]	@ (800bd50 <CDC_Init_FS+0x20>)
 800bd42:	f7fe fec2 	bl	800aaca <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bd46:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	20005694 	.word	0x20005694
 800bd50:	20004fd0 	.word	0x20004fd0
 800bd54:	20005294 	.word	0x20005294

0800bd58 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bd5c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bc80      	pop	{r7}
 800bd64:	4770      	bx	lr
	...

0800bd68 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	b083      	sub	sp, #12
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	4603      	mov	r3, r0
 800bd70:	6039      	str	r1, [r7, #0]
 800bd72:	71fb      	strb	r3, [r7, #7]
 800bd74:	4613      	mov	r3, r2
 800bd76:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bd78:	79fb      	ldrb	r3, [r7, #7]
 800bd7a:	2b23      	cmp	r3, #35	@ 0x23
 800bd7c:	d84a      	bhi.n	800be14 <CDC_Control_FS+0xac>
 800bd7e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd84 <CDC_Control_FS+0x1c>)
 800bd80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd84:	0800be15 	.word	0x0800be15
 800bd88:	0800be15 	.word	0x0800be15
 800bd8c:	0800be15 	.word	0x0800be15
 800bd90:	0800be15 	.word	0x0800be15
 800bd94:	0800be15 	.word	0x0800be15
 800bd98:	0800be15 	.word	0x0800be15
 800bd9c:	0800be15 	.word	0x0800be15
 800bda0:	0800be15 	.word	0x0800be15
 800bda4:	0800be15 	.word	0x0800be15
 800bda8:	0800be15 	.word	0x0800be15
 800bdac:	0800be15 	.word	0x0800be15
 800bdb0:	0800be15 	.word	0x0800be15
 800bdb4:	0800be15 	.word	0x0800be15
 800bdb8:	0800be15 	.word	0x0800be15
 800bdbc:	0800be15 	.word	0x0800be15
 800bdc0:	0800be15 	.word	0x0800be15
 800bdc4:	0800be15 	.word	0x0800be15
 800bdc8:	0800be15 	.word	0x0800be15
 800bdcc:	0800be15 	.word	0x0800be15
 800bdd0:	0800be15 	.word	0x0800be15
 800bdd4:	0800be15 	.word	0x0800be15
 800bdd8:	0800be15 	.word	0x0800be15
 800bddc:	0800be15 	.word	0x0800be15
 800bde0:	0800be15 	.word	0x0800be15
 800bde4:	0800be15 	.word	0x0800be15
 800bde8:	0800be15 	.word	0x0800be15
 800bdec:	0800be15 	.word	0x0800be15
 800bdf0:	0800be15 	.word	0x0800be15
 800bdf4:	0800be15 	.word	0x0800be15
 800bdf8:	0800be15 	.word	0x0800be15
 800bdfc:	0800be15 	.word	0x0800be15
 800be00:	0800be15 	.word	0x0800be15
 800be04:	0800be15 	.word	0x0800be15
 800be08:	0800be15 	.word	0x0800be15
 800be0c:	0800be15 	.word	0x0800be15
 800be10:	0800be15 	.word	0x0800be15
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800be14:	bf00      	nop
  }

  return (USBD_OK);
 800be16:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800be18:	4618      	mov	r0, r3
 800be1a:	370c      	adds	r7, #12
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bc80      	pop	{r7}
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop

0800be24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b084      	sub	sp, #16
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  for (uint32_t i = 0; i < *Len; i++)
 800be2e:	2300      	movs	r3, #0
 800be30:	60fb      	str	r3, [r7, #12]
 800be32:	e009      	b.n	800be48 <CDC_Receive_FS+0x24>
  {
      usb_rx_process(Buf[i]);
 800be34:	687a      	ldr	r2, [r7, #4]
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	4413      	add	r3, r2
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	4618      	mov	r0, r3
 800be3e:	f000 f83d 	bl	800bebc <usb_rx_process>
  for (uint32_t i = 0; i < *Len; i++)
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	3301      	adds	r3, #1
 800be46:	60fb      	str	r3, [r7, #12]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	68fa      	ldr	r2, [r7, #12]
 800be4e:	429a      	cmp	r2, r3
 800be50:	d3f0      	bcc.n	800be34 <CDC_Receive_FS+0x10>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800be52:	6879      	ldr	r1, [r7, #4]
 800be54:	4805      	ldr	r0, [pc, #20]	@ (800be6c <CDC_Receive_FS+0x48>)
 800be56:	f7fe fe38 	bl	800aaca <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800be5a:	4804      	ldr	r0, [pc, #16]	@ (800be6c <CDC_Receive_FS+0x48>)
 800be5c:	f7fe fe77 	bl	800ab4e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800be60:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800be62:	4618      	mov	r0, r3
 800be64:	3710      	adds	r7, #16
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	20004fd0 	.word	0x20004fd0

0800be70 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b084      	sub	sp, #16
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	460b      	mov	r3, r1
 800be7a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800be7c:	2300      	movs	r3, #0
 800be7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800be80:	4b0d      	ldr	r3, [pc, #52]	@ (800beb8 <CDC_Transmit_FS+0x48>)
 800be82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be86:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800be88:	68bb      	ldr	r3, [r7, #8]
 800be8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d001      	beq.n	800be96 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800be92:	2301      	movs	r3, #1
 800be94:	e00b      	b.n	800beae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800be96:	887b      	ldrh	r3, [r7, #2]
 800be98:	461a      	mov	r2, r3
 800be9a:	6879      	ldr	r1, [r7, #4]
 800be9c:	4806      	ldr	r0, [pc, #24]	@ (800beb8 <CDC_Transmit_FS+0x48>)
 800be9e:	f7fe fdfb 	bl	800aa98 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bea2:	4805      	ldr	r0, [pc, #20]	@ (800beb8 <CDC_Transmit_FS+0x48>)
 800bea4:	f7fe fe24 	bl	800aaf0 <USBD_CDC_TransmitPacket>
 800bea8:	4603      	mov	r3, r0
 800beaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800beac:	7bfb      	ldrb	r3, [r7, #15]
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3710      	adds	r7, #16
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	20004fd0 	.word	0x20004fd0

0800bebc <usb_rx_process>:

extern volatile uint8_t request_dump_long_term;
extern volatile uint8_t stream_enabled;

void usb_rx_process(uint8_t c)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b083      	sub	sp, #12
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	4603      	mov	r3, r0
 800bec4:	71fb      	strb	r3, [r7, #7]
    switch (c)
 800bec6:	79fb      	ldrb	r3, [r7, #7]
 800bec8:	2b78      	cmp	r3, #120	@ 0x78
 800beca:	d00a      	beq.n	800bee2 <usb_rx_process+0x26>
 800becc:	2b78      	cmp	r3, #120	@ 0x78
 800bece:	dc10      	bgt.n	800bef2 <usb_rx_process+0x36>
 800bed0:	2b64      	cmp	r3, #100	@ 0x64
 800bed2:	d002      	beq.n	800beda <usb_rx_process+0x1e>
 800bed4:	2b73      	cmp	r3, #115	@ 0x73
 800bed6:	d008      	beq.n	800beea <usb_rx_process+0x2e>
        case 's':   // start streaming
            stream_enabled = 1;
            break;

        default:
            break;
 800bed8:	e00b      	b.n	800bef2 <usb_rx_process+0x36>
            request_dump_long_term = 1;
 800beda:	4b09      	ldr	r3, [pc, #36]	@ (800bf00 <usb_rx_process+0x44>)
 800bedc:	2201      	movs	r2, #1
 800bede:	701a      	strb	r2, [r3, #0]
            break;
 800bee0:	e008      	b.n	800bef4 <usb_rx_process+0x38>
            stream_enabled = 0;
 800bee2:	4b08      	ldr	r3, [pc, #32]	@ (800bf04 <usb_rx_process+0x48>)
 800bee4:	2200      	movs	r2, #0
 800bee6:	701a      	strb	r2, [r3, #0]
            break;
 800bee8:	e004      	b.n	800bef4 <usb_rx_process+0x38>
            stream_enabled = 1;
 800beea:	4b06      	ldr	r3, [pc, #24]	@ (800bf04 <usb_rx_process+0x48>)
 800beec:	2201      	movs	r2, #1
 800beee:	701a      	strb	r2, [r3, #0]
            break;
 800bef0:	e000      	b.n	800bef4 <usb_rx_process+0x38>
            break;
 800bef2:	bf00      	nop
    }
}
 800bef4:	bf00      	nop
 800bef6:	370c      	adds	r7, #12
 800bef8:	46bd      	mov	sp, r7
 800befa:	bc80      	pop	{r7}
 800befc:	4770      	bx	lr
 800befe:	bf00      	nop
 800bf00:	200003e4 	.word	0x200003e4
 800bf04:	200003e5 	.word	0x200003e5

0800bf08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b083      	sub	sp, #12
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	4603      	mov	r3, r0
 800bf10:	6039      	str	r1, [r7, #0]
 800bf12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	2212      	movs	r2, #18
 800bf18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bf1a:	4b03      	ldr	r3, [pc, #12]	@ (800bf28 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	370c      	adds	r7, #12
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bc80      	pop	{r7}
 800bf24:	4770      	bx	lr
 800bf26:	bf00      	nop
 800bf28:	2000018c 	.word	0x2000018c

0800bf2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	4603      	mov	r3, r0
 800bf34:	6039      	str	r1, [r7, #0]
 800bf36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	2204      	movs	r2, #4
 800bf3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bf3e:	4b03      	ldr	r3, [pc, #12]	@ (800bf4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	370c      	adds	r7, #12
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bc80      	pop	{r7}
 800bf48:	4770      	bx	lr
 800bf4a:	bf00      	nop
 800bf4c:	200001a0 	.word	0x200001a0

0800bf50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b082      	sub	sp, #8
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	4603      	mov	r3, r0
 800bf58:	6039      	str	r1, [r7, #0]
 800bf5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bf5c:	79fb      	ldrb	r3, [r7, #7]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d105      	bne.n	800bf6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf62:	683a      	ldr	r2, [r7, #0]
 800bf64:	4907      	ldr	r1, [pc, #28]	@ (800bf84 <USBD_FS_ProductStrDescriptor+0x34>)
 800bf66:	4808      	ldr	r0, [pc, #32]	@ (800bf88 <USBD_FS_ProductStrDescriptor+0x38>)
 800bf68:	f7ff fdd5 	bl	800bb16 <USBD_GetString>
 800bf6c:	e004      	b.n	800bf78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	4904      	ldr	r1, [pc, #16]	@ (800bf84 <USBD_FS_ProductStrDescriptor+0x34>)
 800bf72:	4805      	ldr	r0, [pc, #20]	@ (800bf88 <USBD_FS_ProductStrDescriptor+0x38>)
 800bf74:	f7ff fdcf 	bl	800bb16 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf78:	4b02      	ldr	r3, [pc, #8]	@ (800bf84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	20005a94 	.word	0x20005a94
 800bf88:	0800f4dc 	.word	0x0800f4dc

0800bf8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b082      	sub	sp, #8
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	4603      	mov	r3, r0
 800bf94:	6039      	str	r1, [r7, #0]
 800bf96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bf98:	683a      	ldr	r2, [r7, #0]
 800bf9a:	4904      	ldr	r1, [pc, #16]	@ (800bfac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bf9c:	4804      	ldr	r0, [pc, #16]	@ (800bfb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bf9e:	f7ff fdba 	bl	800bb16 <USBD_GetString>
  return USBD_StrDesc;
 800bfa2:	4b02      	ldr	r3, [pc, #8]	@ (800bfac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	3708      	adds	r7, #8
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bd80      	pop	{r7, pc}
 800bfac:	20005a94 	.word	0x20005a94
 800bfb0:	0800f4f4 	.word	0x0800f4f4

0800bfb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b082      	sub	sp, #8
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	4603      	mov	r3, r0
 800bfbc:	6039      	str	r1, [r7, #0]
 800bfbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	221a      	movs	r2, #26
 800bfc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bfc6:	f000 f843 	bl	800c050 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bfca:	4b02      	ldr	r3, [pc, #8]	@ (800bfd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3708      	adds	r7, #8
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	200001a4 	.word	0x200001a4

0800bfd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b082      	sub	sp, #8
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	4603      	mov	r3, r0
 800bfe0:	6039      	str	r1, [r7, #0]
 800bfe2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bfe4:	79fb      	ldrb	r3, [r7, #7]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d105      	bne.n	800bff6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bfea:	683a      	ldr	r2, [r7, #0]
 800bfec:	4907      	ldr	r1, [pc, #28]	@ (800c00c <USBD_FS_ConfigStrDescriptor+0x34>)
 800bfee:	4808      	ldr	r0, [pc, #32]	@ (800c010 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bff0:	f7ff fd91 	bl	800bb16 <USBD_GetString>
 800bff4:	e004      	b.n	800c000 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bff6:	683a      	ldr	r2, [r7, #0]
 800bff8:	4904      	ldr	r1, [pc, #16]	@ (800c00c <USBD_FS_ConfigStrDescriptor+0x34>)
 800bffa:	4805      	ldr	r0, [pc, #20]	@ (800c010 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bffc:	f7ff fd8b 	bl	800bb16 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c000:	4b02      	ldr	r3, [pc, #8]	@ (800c00c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c002:	4618      	mov	r0, r3
 800c004:	3708      	adds	r7, #8
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	20005a94 	.word	0x20005a94
 800c010:	0800f508 	.word	0x0800f508

0800c014 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	4603      	mov	r3, r0
 800c01c:	6039      	str	r1, [r7, #0]
 800c01e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c020:	79fb      	ldrb	r3, [r7, #7]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d105      	bne.n	800c032 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	4907      	ldr	r1, [pc, #28]	@ (800c048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c02a:	4808      	ldr	r0, [pc, #32]	@ (800c04c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c02c:	f7ff fd73 	bl	800bb16 <USBD_GetString>
 800c030:	e004      	b.n	800c03c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c032:	683a      	ldr	r2, [r7, #0]
 800c034:	4904      	ldr	r1, [pc, #16]	@ (800c048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c036:	4805      	ldr	r0, [pc, #20]	@ (800c04c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c038:	f7ff fd6d 	bl	800bb16 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c03c:	4b02      	ldr	r3, [pc, #8]	@ (800c048 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c03e:	4618      	mov	r0, r3
 800c040:	3708      	adds	r7, #8
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}
 800c046:	bf00      	nop
 800c048:	20005a94 	.word	0x20005a94
 800c04c:	0800f514 	.word	0x0800f514

0800c050 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c056:	4b0f      	ldr	r3, [pc, #60]	@ (800c094 <Get_SerialNum+0x44>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c05c:	4b0e      	ldr	r3, [pc, #56]	@ (800c098 <Get_SerialNum+0x48>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c062:	4b0e      	ldr	r3, [pc, #56]	@ (800c09c <Get_SerialNum+0x4c>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4413      	add	r3, r2
 800c06e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d009      	beq.n	800c08a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c076:	2208      	movs	r2, #8
 800c078:	4909      	ldr	r1, [pc, #36]	@ (800c0a0 <Get_SerialNum+0x50>)
 800c07a:	68f8      	ldr	r0, [r7, #12]
 800c07c:	f000 f814 	bl	800c0a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c080:	2204      	movs	r2, #4
 800c082:	4908      	ldr	r1, [pc, #32]	@ (800c0a4 <Get_SerialNum+0x54>)
 800c084:	68b8      	ldr	r0, [r7, #8]
 800c086:	f000 f80f 	bl	800c0a8 <IntToUnicode>
  }
}
 800c08a:	bf00      	nop
 800c08c:	3710      	adds	r7, #16
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop
 800c094:	1ffff7e8 	.word	0x1ffff7e8
 800c098:	1ffff7ec 	.word	0x1ffff7ec
 800c09c:	1ffff7f0 	.word	0x1ffff7f0
 800c0a0:	200001a6 	.word	0x200001a6
 800c0a4:	200001b6 	.word	0x200001b6

0800c0a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b087      	sub	sp, #28
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	60f8      	str	r0, [r7, #12]
 800c0b0:	60b9      	str	r1, [r7, #8]
 800c0b2:	4613      	mov	r3, r2
 800c0b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	75fb      	strb	r3, [r7, #23]
 800c0be:	e027      	b.n	800c110 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	0f1b      	lsrs	r3, r3, #28
 800c0c4:	2b09      	cmp	r3, #9
 800c0c6:	d80b      	bhi.n	800c0e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	0f1b      	lsrs	r3, r3, #28
 800c0cc:	b2da      	uxtb	r2, r3
 800c0ce:	7dfb      	ldrb	r3, [r7, #23]
 800c0d0:	005b      	lsls	r3, r3, #1
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	440b      	add	r3, r1
 800c0d8:	3230      	adds	r2, #48	@ 0x30
 800c0da:	b2d2      	uxtb	r2, r2
 800c0dc:	701a      	strb	r2, [r3, #0]
 800c0de:	e00a      	b.n	800c0f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	0f1b      	lsrs	r3, r3, #28
 800c0e4:	b2da      	uxtb	r2, r3
 800c0e6:	7dfb      	ldrb	r3, [r7, #23]
 800c0e8:	005b      	lsls	r3, r3, #1
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	440b      	add	r3, r1
 800c0f0:	3237      	adds	r2, #55	@ 0x37
 800c0f2:	b2d2      	uxtb	r2, r2
 800c0f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	011b      	lsls	r3, r3, #4
 800c0fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c0fc:	7dfb      	ldrb	r3, [r7, #23]
 800c0fe:	005b      	lsls	r3, r3, #1
 800c100:	3301      	adds	r3, #1
 800c102:	68ba      	ldr	r2, [r7, #8]
 800c104:	4413      	add	r3, r2
 800c106:	2200      	movs	r2, #0
 800c108:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c10a:	7dfb      	ldrb	r3, [r7, #23]
 800c10c:	3301      	adds	r3, #1
 800c10e:	75fb      	strb	r3, [r7, #23]
 800c110:	7dfa      	ldrb	r2, [r7, #23]
 800c112:	79fb      	ldrb	r3, [r7, #7]
 800c114:	429a      	cmp	r2, r3
 800c116:	d3d3      	bcc.n	800c0c0 <IntToUnicode+0x18>
  }
}
 800c118:	bf00      	nop
 800c11a:	bf00      	nop
 800c11c:	371c      	adds	r7, #28
 800c11e:	46bd      	mov	sp, r7
 800c120:	bc80      	pop	{r7}
 800c122:	4770      	bx	lr

0800c124 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a0d      	ldr	r2, [pc, #52]	@ (800c168 <HAL_PCD_MspInit+0x44>)
 800c132:	4293      	cmp	r3, r2
 800c134:	d113      	bne.n	800c15e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c136:	4b0d      	ldr	r3, [pc, #52]	@ (800c16c <HAL_PCD_MspInit+0x48>)
 800c138:	69db      	ldr	r3, [r3, #28]
 800c13a:	4a0c      	ldr	r2, [pc, #48]	@ (800c16c <HAL_PCD_MspInit+0x48>)
 800c13c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c140:	61d3      	str	r3, [r2, #28]
 800c142:	4b0a      	ldr	r3, [pc, #40]	@ (800c16c <HAL_PCD_MspInit+0x48>)
 800c144:	69db      	ldr	r3, [r3, #28]
 800c146:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c14a:	60fb      	str	r3, [r7, #12]
 800c14c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800c14e:	2200      	movs	r2, #0
 800c150:	2100      	movs	r1, #0
 800c152:	2014      	movs	r0, #20
 800c154:	f7f7 f93d 	bl	80033d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800c158:	2014      	movs	r0, #20
 800c15a:	f7f7 f956 	bl	800340a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c15e:	bf00      	nop
 800c160:	3710      	adds	r7, #16
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	40005c00 	.word	0x40005c00
 800c16c:	40021000 	.word	0x40021000

0800c170 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b082      	sub	sp, #8
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800c184:	4619      	mov	r1, r3
 800c186:	4610      	mov	r0, r2
 800c188:	f7fe fd97 	bl	800acba <USBD_LL_SetupStage>
}
 800c18c:	bf00      	nop
 800c18e:	3708      	adds	r7, #8
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}

0800c194 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	460b      	mov	r3, r1
 800c19e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800c1a6:	78fa      	ldrb	r2, [r7, #3]
 800c1a8:	6879      	ldr	r1, [r7, #4]
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	4413      	add	r3, r2
 800c1b0:	00db      	lsls	r3, r3, #3
 800c1b2:	440b      	add	r3, r1
 800c1b4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c1b8:	681a      	ldr	r2, [r3, #0]
 800c1ba:	78fb      	ldrb	r3, [r7, #3]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	f7fe fdc9 	bl	800ad54 <USBD_LL_DataOutStage>
}
 800c1c2:	bf00      	nop
 800c1c4:	3708      	adds	r7, #8
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	bd80      	pop	{r7, pc}

0800c1ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1ca:	b580      	push	{r7, lr}
 800c1cc:	b082      	sub	sp, #8
 800c1ce:	af00      	add	r7, sp, #0
 800c1d0:	6078      	str	r0, [r7, #4]
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800c1dc:	78fa      	ldrb	r2, [r7, #3]
 800c1de:	6879      	ldr	r1, [r7, #4]
 800c1e0:	4613      	mov	r3, r2
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4413      	add	r3, r2
 800c1e6:	00db      	lsls	r3, r3, #3
 800c1e8:	440b      	add	r3, r1
 800c1ea:	3324      	adds	r3, #36	@ 0x24
 800c1ec:	681a      	ldr	r2, [r3, #0]
 800c1ee:	78fb      	ldrb	r3, [r7, #3]
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	f7fe fe20 	bl	800ae36 <USBD_LL_DataInStage>
}
 800c1f6:	bf00      	nop
 800c1f8:	3708      	adds	r7, #8
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b082      	sub	sp, #8
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7fe ff30 	bl	800b072 <USBD_LL_SOF>
}
 800c212:	bf00      	nop
 800c214:	3708      	adds	r7, #8
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}

0800c21a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c21a:	b580      	push	{r7, lr}
 800c21c:	b084      	sub	sp, #16
 800c21e:	af00      	add	r7, sp, #0
 800c220:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c222:	2301      	movs	r3, #1
 800c224:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	799b      	ldrb	r3, [r3, #6]
 800c22a:	2b02      	cmp	r3, #2
 800c22c:	d001      	beq.n	800c232 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c22e:	f7f5 ff4b 	bl	80020c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c238:	7bfa      	ldrb	r2, [r7, #15]
 800c23a:	4611      	mov	r1, r2
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7fe fee0 	bl	800b002 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c248:	4618      	mov	r0, r3
 800c24a:	f7fe fe99 	bl	800af80 <USBD_LL_Reset>
}
 800c24e:	bf00      	nop
 800c250:	3710      	adds	r7, #16
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
	...

0800c258 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b082      	sub	sp, #8
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c266:	4618      	mov	r0, r3
 800c268:	f7fe feda 	bl	800b020 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	7a9b      	ldrb	r3, [r3, #10]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d005      	beq.n	800c280 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c274:	4b04      	ldr	r3, [pc, #16]	@ (800c288 <HAL_PCD_SuspendCallback+0x30>)
 800c276:	691b      	ldr	r3, [r3, #16]
 800c278:	4a03      	ldr	r2, [pc, #12]	@ (800c288 <HAL_PCD_SuspendCallback+0x30>)
 800c27a:	f043 0306 	orr.w	r3, r3, #6
 800c27e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c280:	bf00      	nop
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	e000ed00 	.word	0xe000ed00

0800c28c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c29a:	4618      	mov	r0, r3
 800c29c:	f7fe fed4 	bl	800b048 <USBD_LL_Resume>
}
 800c2a0:	bf00      	nop
 800c2a2:	3708      	adds	r7, #8
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b082      	sub	sp, #8
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c2b0:	4a28      	ldr	r2, [pc, #160]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	4a26      	ldr	r2, [pc, #152]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2bc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800c2c0:	4b24      	ldr	r3, [pc, #144]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2c2:	4a25      	ldr	r2, [pc, #148]	@ (800c358 <USBD_LL_Init+0xb0>)
 800c2c4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c2c6:	4b23      	ldr	r3, [pc, #140]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2c8:	2208      	movs	r2, #8
 800c2ca:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c2cc:	4b21      	ldr	r3, [pc, #132]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2ce:	2202      	movs	r2, #2
 800c2d0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c2d2:	4b20      	ldr	r3, [pc, #128]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c2d8:	4b1e      	ldr	r3, [pc, #120]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2da:	2200      	movs	r2, #0
 800c2dc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c2de:	4b1d      	ldr	r3, [pc, #116]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c2e4:	481b      	ldr	r0, [pc, #108]	@ (800c354 <USBD_LL_Init+0xac>)
 800c2e6:	f7f7 fbb0 	bl	8003a4a <HAL_PCD_Init>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d001      	beq.n	800c2f4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800c2f0:	f7f5 feea 	bl	80020c8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c2fa:	2318      	movs	r3, #24
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	2100      	movs	r1, #0
 800c300:	f7f9 f8c1 	bl	8005486 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c30a:	2358      	movs	r3, #88	@ 0x58
 800c30c:	2200      	movs	r2, #0
 800c30e:	2180      	movs	r1, #128	@ 0x80
 800c310:	f7f9 f8b9 	bl	8005486 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c31a:	23c0      	movs	r3, #192	@ 0xc0
 800c31c:	2200      	movs	r2, #0
 800c31e:	2181      	movs	r1, #129	@ 0x81
 800c320:	f7f9 f8b1 	bl	8005486 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c32a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800c32e:	2200      	movs	r2, #0
 800c330:	2101      	movs	r1, #1
 800c332:	f7f9 f8a8 	bl	8005486 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c33c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c340:	2200      	movs	r2, #0
 800c342:	2182      	movs	r1, #130	@ 0x82
 800c344:	f7f9 f89f 	bl	8005486 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c348:	2300      	movs	r3, #0
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3708      	adds	r7, #8
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}
 800c352:	bf00      	nop
 800c354:	20005c94 	.word	0x20005c94
 800c358:	40005c00 	.word	0x40005c00

0800c35c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b084      	sub	sp, #16
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c364:	2300      	movs	r3, #0
 800c366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c368:	2300      	movs	r3, #0
 800c36a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c372:	4618      	mov	r0, r3
 800c374:	f7f7 fc5f 	bl	8003c36 <HAL_PCD_Start>
 800c378:	4603      	mov	r3, r0
 800c37a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c37c:	7bfb      	ldrb	r3, [r7, #15]
 800c37e:	4618      	mov	r0, r3
 800c380:	f000 f94e 	bl	800c620 <USBD_Get_USB_Status>
 800c384:	4603      	mov	r3, r0
 800c386:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c388:	7bbb      	ldrb	r3, [r7, #14]
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3710      	adds	r7, #16
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}

0800c392 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c392:	b580      	push	{r7, lr}
 800c394:	b084      	sub	sp, #16
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
 800c39a:	4608      	mov	r0, r1
 800c39c:	4611      	mov	r1, r2
 800c39e:	461a      	mov	r2, r3
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	70fb      	strb	r3, [r7, #3]
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	70bb      	strb	r3, [r7, #2]
 800c3a8:	4613      	mov	r3, r2
 800c3aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c3ba:	78bb      	ldrb	r3, [r7, #2]
 800c3bc:	883a      	ldrh	r2, [r7, #0]
 800c3be:	78f9      	ldrb	r1, [r7, #3]
 800c3c0:	f7f7 fdb3 	bl	8003f2a <HAL_PCD_EP_Open>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3c8:	7bfb      	ldrb	r3, [r7, #15]
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f000 f928 	bl	800c620 <USBD_Get_USB_Status>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3710      	adds	r7, #16
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}

0800c3de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3de:	b580      	push	{r7, lr}
 800c3e0:	b084      	sub	sp, #16
 800c3e2:	af00      	add	r7, sp, #0
 800c3e4:	6078      	str	r0, [r7, #4]
 800c3e6:	460b      	mov	r3, r1
 800c3e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c3f8:	78fa      	ldrb	r2, [r7, #3]
 800c3fa:	4611      	mov	r1, r2
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7f7 fdf1 	bl	8003fe4 <HAL_PCD_EP_Close>
 800c402:	4603      	mov	r3, r0
 800c404:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c406:	7bfb      	ldrb	r3, [r7, #15]
 800c408:	4618      	mov	r0, r3
 800c40a:	f000 f909 	bl	800c620 <USBD_Get_USB_Status>
 800c40e:	4603      	mov	r3, r0
 800c410:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c412:	7bbb      	ldrb	r3, [r7, #14]
}
 800c414:	4618      	mov	r0, r3
 800c416:	3710      	adds	r7, #16
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}

0800c41c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	460b      	mov	r3, r1
 800c426:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c428:	2300      	movs	r3, #0
 800c42a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c42c:	2300      	movs	r3, #0
 800c42e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c436:	78fa      	ldrb	r2, [r7, #3]
 800c438:	4611      	mov	r1, r2
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7f7 fe99 	bl	8004172 <HAL_PCD_EP_SetStall>
 800c440:	4603      	mov	r3, r0
 800c442:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c444:	7bfb      	ldrb	r3, [r7, #15]
 800c446:	4618      	mov	r0, r3
 800c448:	f000 f8ea 	bl	800c620 <USBD_Get_USB_Status>
 800c44c:	4603      	mov	r3, r0
 800c44e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c450:	7bbb      	ldrb	r3, [r7, #14]
}
 800c452:	4618      	mov	r0, r3
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}

0800c45a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c45a:	b580      	push	{r7, lr}
 800c45c:	b084      	sub	sp, #16
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
 800c462:	460b      	mov	r3, r1
 800c464:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c474:	78fa      	ldrb	r2, [r7, #3]
 800c476:	4611      	mov	r1, r2
 800c478:	4618      	mov	r0, r3
 800c47a:	f7f7 feda 	bl	8004232 <HAL_PCD_EP_ClrStall>
 800c47e:	4603      	mov	r3, r0
 800c480:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c482:	7bfb      	ldrb	r3, [r7, #15]
 800c484:	4618      	mov	r0, r3
 800c486:	f000 f8cb 	bl	800c620 <USBD_Get_USB_Status>
 800c48a:	4603      	mov	r3, r0
 800c48c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c48e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c490:	4618      	mov	r0, r3
 800c492:	3710      	adds	r7, #16
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c498:	b480      	push	{r7}
 800c49a:	b085      	sub	sp, #20
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c4aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c4ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	da0b      	bge.n	800c4cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c4b4:	78fb      	ldrb	r3, [r7, #3]
 800c4b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4ba:	68f9      	ldr	r1, [r7, #12]
 800c4bc:	4613      	mov	r3, r2
 800c4be:	009b      	lsls	r3, r3, #2
 800c4c0:	4413      	add	r3, r2
 800c4c2:	00db      	lsls	r3, r3, #3
 800c4c4:	440b      	add	r3, r1
 800c4c6:	3312      	adds	r3, #18
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	e00b      	b.n	800c4e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c4cc:	78fb      	ldrb	r3, [r7, #3]
 800c4ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4d2:	68f9      	ldr	r1, [r7, #12]
 800c4d4:	4613      	mov	r3, r2
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	4413      	add	r3, r2
 800c4da:	00db      	lsls	r3, r3, #3
 800c4dc:	440b      	add	r3, r1
 800c4de:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800c4e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3714      	adds	r7, #20
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	bc80      	pop	{r7}
 800c4ec:	4770      	bx	lr

0800c4ee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c4ee:	b580      	push	{r7, lr}
 800c4f0:	b084      	sub	sp, #16
 800c4f2:	af00      	add	r7, sp, #0
 800c4f4:	6078      	str	r0, [r7, #4]
 800c4f6:	460b      	mov	r3, r1
 800c4f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4fe:	2300      	movs	r3, #0
 800c500:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c508:	78fa      	ldrb	r2, [r7, #3]
 800c50a:	4611      	mov	r1, r2
 800c50c:	4618      	mov	r0, r3
 800c50e:	f7f7 fce8 	bl	8003ee2 <HAL_PCD_SetAddress>
 800c512:	4603      	mov	r3, r0
 800c514:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c516:	7bfb      	ldrb	r3, [r7, #15]
 800c518:	4618      	mov	r0, r3
 800c51a:	f000 f881 	bl	800c620 <USBD_Get_USB_Status>
 800c51e:	4603      	mov	r3, r0
 800c520:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c522:	7bbb      	ldrb	r3, [r7, #14]
}
 800c524:	4618      	mov	r0, r3
 800c526:	3710      	adds	r7, #16
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b086      	sub	sp, #24
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	607a      	str	r2, [r7, #4]
 800c536:	461a      	mov	r2, r3
 800c538:	460b      	mov	r3, r1
 800c53a:	72fb      	strb	r3, [r7, #11]
 800c53c:	4613      	mov	r3, r2
 800c53e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c540:	2300      	movs	r3, #0
 800c542:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c544:	2300      	movs	r3, #0
 800c546:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c54e:	893b      	ldrh	r3, [r7, #8]
 800c550:	7af9      	ldrb	r1, [r7, #11]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	f7f7 fdd6 	bl	8004104 <HAL_PCD_EP_Transmit>
 800c558:	4603      	mov	r3, r0
 800c55a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c55c:	7dfb      	ldrb	r3, [r7, #23]
 800c55e:	4618      	mov	r0, r3
 800c560:	f000 f85e 	bl	800c620 <USBD_Get_USB_Status>
 800c564:	4603      	mov	r3, r0
 800c566:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c568:	7dbb      	ldrb	r3, [r7, #22]
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3718      	adds	r7, #24
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b086      	sub	sp, #24
 800c576:	af00      	add	r7, sp, #0
 800c578:	60f8      	str	r0, [r7, #12]
 800c57a:	607a      	str	r2, [r7, #4]
 800c57c:	461a      	mov	r2, r3
 800c57e:	460b      	mov	r3, r1
 800c580:	72fb      	strb	r3, [r7, #11]
 800c582:	4613      	mov	r3, r2
 800c584:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c586:	2300      	movs	r3, #0
 800c588:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c58a:	2300      	movs	r3, #0
 800c58c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800c594:	893b      	ldrh	r3, [r7, #8]
 800c596:	7af9      	ldrb	r1, [r7, #11]
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	f7f7 fd6b 	bl	8004074 <HAL_PCD_EP_Receive>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5a2:	7dfb      	ldrb	r3, [r7, #23]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 f83b 	bl	800c620 <USBD_Get_USB_Status>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c5ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3718      	adds	r7, #24
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}

0800c5b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c5ca:	78fa      	ldrb	r2, [r7, #3]
 800c5cc:	4611      	mov	r1, r2
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7f7 fd81 	bl	80040d6 <HAL_PCD_EP_GetRxCount>
 800c5d4:	4603      	mov	r3, r0
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3708      	adds	r7, #8
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
	...

0800c5e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	b083      	sub	sp, #12
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c5e8:	4b02      	ldr	r3, [pc, #8]	@ (800c5f4 <USBD_static_malloc+0x14>)
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	370c      	adds	r7, #12
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bc80      	pop	{r7}
 800c5f2:	4770      	bx	lr
 800c5f4:	20005f6c 	.word	0x20005f6c

0800c5f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]

}
 800c600:	bf00      	nop
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	bc80      	pop	{r7}
 800c608:	4770      	bx	lr

0800c60a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c60a:	b480      	push	{r7}
 800c60c:	b083      	sub	sp, #12
 800c60e:	af00      	add	r7, sp, #0
 800c610:	6078      	str	r0, [r7, #4]
 800c612:	460b      	mov	r3, r1
 800c614:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c616:	bf00      	nop
 800c618:	370c      	adds	r7, #12
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bc80      	pop	{r7}
 800c61e:	4770      	bx	lr

0800c620 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c620:	b480      	push	{r7}
 800c622:	b085      	sub	sp, #20
 800c624:	af00      	add	r7, sp, #0
 800c626:	4603      	mov	r3, r0
 800c628:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c62a:	2300      	movs	r3, #0
 800c62c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c62e:	79fb      	ldrb	r3, [r7, #7]
 800c630:	2b03      	cmp	r3, #3
 800c632:	d817      	bhi.n	800c664 <USBD_Get_USB_Status+0x44>
 800c634:	a201      	add	r2, pc, #4	@ (adr r2, 800c63c <USBD_Get_USB_Status+0x1c>)
 800c636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c63a:	bf00      	nop
 800c63c:	0800c64d 	.word	0x0800c64d
 800c640:	0800c653 	.word	0x0800c653
 800c644:	0800c659 	.word	0x0800c659
 800c648:	0800c65f 	.word	0x0800c65f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c64c:	2300      	movs	r3, #0
 800c64e:	73fb      	strb	r3, [r7, #15]
    break;
 800c650:	e00b      	b.n	800c66a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c652:	2302      	movs	r3, #2
 800c654:	73fb      	strb	r3, [r7, #15]
    break;
 800c656:	e008      	b.n	800c66a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c658:	2301      	movs	r3, #1
 800c65a:	73fb      	strb	r3, [r7, #15]
    break;
 800c65c:	e005      	b.n	800c66a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c65e:	2302      	movs	r3, #2
 800c660:	73fb      	strb	r3, [r7, #15]
    break;
 800c662:	e002      	b.n	800c66a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c664:	2302      	movs	r3, #2
 800c666:	73fb      	strb	r3, [r7, #15]
    break;
 800c668:	bf00      	nop
  }
  return usb_status;
 800c66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3714      	adds	r7, #20
 800c670:	46bd      	mov	sp, r7
 800c672:	bc80      	pop	{r7}
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop

0800c678 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800c678:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800c67a:	e003      	b.n	800c684 <LoopCopyDataInit>

0800c67c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800c67c:	4b0b      	ldr	r3, [pc, #44]	@ (800c6ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800c67e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800c680:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800c682:	3104      	adds	r1, #4

0800c684 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800c684:	480a      	ldr	r0, [pc, #40]	@ (800c6b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800c686:	4b0b      	ldr	r3, [pc, #44]	@ (800c6b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800c688:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800c68a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800c68c:	d3f6      	bcc.n	800c67c <CopyDataInit>
  ldr r2, =_sbss
 800c68e:	4a0a      	ldr	r2, [pc, #40]	@ (800c6b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800c690:	e002      	b.n	800c698 <LoopFillZerobss>

0800c692 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800c692:	2300      	movs	r3, #0
  str r3, [r2], #4
 800c694:	f842 3b04 	str.w	r3, [r2], #4

0800c698 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800c698:	4b08      	ldr	r3, [pc, #32]	@ (800c6bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800c69a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800c69c:	d3f9      	bcc.n	800c692 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c69e:	f7f5 ffb3 	bl	8002608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c6a2:	f000 fdf7 	bl	800d294 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800c6a6:	f7f5 fbc3 	bl	8001e30 <main>
  bx lr
 800c6aa:	4770      	bx	lr
  ldr r3, =_sidata
 800c6ac:	0800f8d4 	.word	0x0800f8d4
  ldr r0, =_sdata
 800c6b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800c6b4:	20000388 	.word	0x20000388
  ldr r2, =_sbss
 800c6b8:	20000388 	.word	0x20000388
  ldr r3, = _ebss
 800c6bc:	200062dc 	.word	0x200062dc

0800c6c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800c6c0:	e7fe      	b.n	800c6c0 <ADC1_2_IRQHandler>

0800c6c2 <__cvt>:
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6c8:	461d      	mov	r5, r3
 800c6ca:	bfbb      	ittet	lt
 800c6cc:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800c6d0:	461d      	movlt	r5, r3
 800c6d2:	2300      	movge	r3, #0
 800c6d4:	232d      	movlt	r3, #45	@ 0x2d
 800c6d6:	b088      	sub	sp, #32
 800c6d8:	4614      	mov	r4, r2
 800c6da:	bfb8      	it	lt
 800c6dc:	4614      	movlt	r4, r2
 800c6de:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c6e0:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c6e2:	7013      	strb	r3, [r2, #0]
 800c6e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6e6:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800c6ea:	f023 0820 	bic.w	r8, r3, #32
 800c6ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c6f2:	d005      	beq.n	800c700 <__cvt+0x3e>
 800c6f4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c6f8:	d100      	bne.n	800c6fc <__cvt+0x3a>
 800c6fa:	3601      	adds	r6, #1
 800c6fc:	2302      	movs	r3, #2
 800c6fe:	e000      	b.n	800c702 <__cvt+0x40>
 800c700:	2303      	movs	r3, #3
 800c702:	aa07      	add	r2, sp, #28
 800c704:	9204      	str	r2, [sp, #16]
 800c706:	aa06      	add	r2, sp, #24
 800c708:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c70c:	e9cd 3600 	strd	r3, r6, [sp]
 800c710:	4622      	mov	r2, r4
 800c712:	462b      	mov	r3, r5
 800c714:	f000 fe7c 	bl	800d410 <_dtoa_r>
 800c718:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c71c:	4607      	mov	r7, r0
 800c71e:	d119      	bne.n	800c754 <__cvt+0x92>
 800c720:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c722:	07db      	lsls	r3, r3, #31
 800c724:	d50e      	bpl.n	800c744 <__cvt+0x82>
 800c726:	eb00 0906 	add.w	r9, r0, r6
 800c72a:	2200      	movs	r2, #0
 800c72c:	2300      	movs	r3, #0
 800c72e:	4620      	mov	r0, r4
 800c730:	4629      	mov	r1, r5
 800c732:	f7f4 f9a5 	bl	8000a80 <__aeabi_dcmpeq>
 800c736:	b108      	cbz	r0, 800c73c <__cvt+0x7a>
 800c738:	f8cd 901c 	str.w	r9, [sp, #28]
 800c73c:	2230      	movs	r2, #48	@ 0x30
 800c73e:	9b07      	ldr	r3, [sp, #28]
 800c740:	454b      	cmp	r3, r9
 800c742:	d31e      	bcc.n	800c782 <__cvt+0xc0>
 800c744:	4638      	mov	r0, r7
 800c746:	9b07      	ldr	r3, [sp, #28]
 800c748:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c74a:	1bdb      	subs	r3, r3, r7
 800c74c:	6013      	str	r3, [r2, #0]
 800c74e:	b008      	add	sp, #32
 800c750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c754:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c758:	eb00 0906 	add.w	r9, r0, r6
 800c75c:	d1e5      	bne.n	800c72a <__cvt+0x68>
 800c75e:	7803      	ldrb	r3, [r0, #0]
 800c760:	2b30      	cmp	r3, #48	@ 0x30
 800c762:	d10a      	bne.n	800c77a <__cvt+0xb8>
 800c764:	2200      	movs	r2, #0
 800c766:	2300      	movs	r3, #0
 800c768:	4620      	mov	r0, r4
 800c76a:	4629      	mov	r1, r5
 800c76c:	f7f4 f988 	bl	8000a80 <__aeabi_dcmpeq>
 800c770:	b918      	cbnz	r0, 800c77a <__cvt+0xb8>
 800c772:	f1c6 0601 	rsb	r6, r6, #1
 800c776:	f8ca 6000 	str.w	r6, [sl]
 800c77a:	f8da 3000 	ldr.w	r3, [sl]
 800c77e:	4499      	add	r9, r3
 800c780:	e7d3      	b.n	800c72a <__cvt+0x68>
 800c782:	1c59      	adds	r1, r3, #1
 800c784:	9107      	str	r1, [sp, #28]
 800c786:	701a      	strb	r2, [r3, #0]
 800c788:	e7d9      	b.n	800c73e <__cvt+0x7c>

0800c78a <__exponent>:
 800c78a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c78c:	2900      	cmp	r1, #0
 800c78e:	bfb6      	itet	lt
 800c790:	232d      	movlt	r3, #45	@ 0x2d
 800c792:	232b      	movge	r3, #43	@ 0x2b
 800c794:	4249      	neglt	r1, r1
 800c796:	2909      	cmp	r1, #9
 800c798:	7002      	strb	r2, [r0, #0]
 800c79a:	7043      	strb	r3, [r0, #1]
 800c79c:	dd29      	ble.n	800c7f2 <__exponent+0x68>
 800c79e:	f10d 0307 	add.w	r3, sp, #7
 800c7a2:	461d      	mov	r5, r3
 800c7a4:	270a      	movs	r7, #10
 800c7a6:	fbb1 f6f7 	udiv	r6, r1, r7
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	fb07 1416 	mls	r4, r7, r6, r1
 800c7b0:	3430      	adds	r4, #48	@ 0x30
 800c7b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c7b6:	460c      	mov	r4, r1
 800c7b8:	2c63      	cmp	r4, #99	@ 0x63
 800c7ba:	4631      	mov	r1, r6
 800c7bc:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c7c0:	dcf1      	bgt.n	800c7a6 <__exponent+0x1c>
 800c7c2:	3130      	adds	r1, #48	@ 0x30
 800c7c4:	1e94      	subs	r4, r2, #2
 800c7c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c7ca:	4623      	mov	r3, r4
 800c7cc:	1c41      	adds	r1, r0, #1
 800c7ce:	42ab      	cmp	r3, r5
 800c7d0:	d30a      	bcc.n	800c7e8 <__exponent+0x5e>
 800c7d2:	f10d 0309 	add.w	r3, sp, #9
 800c7d6:	1a9b      	subs	r3, r3, r2
 800c7d8:	42ac      	cmp	r4, r5
 800c7da:	bf88      	it	hi
 800c7dc:	2300      	movhi	r3, #0
 800c7de:	3302      	adds	r3, #2
 800c7e0:	4403      	add	r3, r0
 800c7e2:	1a18      	subs	r0, r3, r0
 800c7e4:	b003      	add	sp, #12
 800c7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c7ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c7f0:	e7ed      	b.n	800c7ce <__exponent+0x44>
 800c7f2:	2330      	movs	r3, #48	@ 0x30
 800c7f4:	3130      	adds	r1, #48	@ 0x30
 800c7f6:	7083      	strb	r3, [r0, #2]
 800c7f8:	70c1      	strb	r1, [r0, #3]
 800c7fa:	1d03      	adds	r3, r0, #4
 800c7fc:	e7f1      	b.n	800c7e2 <__exponent+0x58>
	...

0800c800 <_printf_float>:
 800c800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c804:	b091      	sub	sp, #68	@ 0x44
 800c806:	460c      	mov	r4, r1
 800c808:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800c80c:	4616      	mov	r6, r2
 800c80e:	461f      	mov	r7, r3
 800c810:	4605      	mov	r5, r0
 800c812:	f000 fcf5 	bl	800d200 <_localeconv_r>
 800c816:	6803      	ldr	r3, [r0, #0]
 800c818:	4618      	mov	r0, r3
 800c81a:	9308      	str	r3, [sp, #32]
 800c81c:	f7f3 fd04 	bl	8000228 <strlen>
 800c820:	2300      	movs	r3, #0
 800c822:	930e      	str	r3, [sp, #56]	@ 0x38
 800c824:	f8d8 3000 	ldr.w	r3, [r8]
 800c828:	9009      	str	r0, [sp, #36]	@ 0x24
 800c82a:	3307      	adds	r3, #7
 800c82c:	f023 0307 	bic.w	r3, r3, #7
 800c830:	f103 0208 	add.w	r2, r3, #8
 800c834:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c838:	f8d4 b000 	ldr.w	fp, [r4]
 800c83c:	f8c8 2000 	str.w	r2, [r8]
 800c840:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c844:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c848:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c84a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c84e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c852:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c856:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c85a:	4b9c      	ldr	r3, [pc, #624]	@ (800cacc <_printf_float+0x2cc>)
 800c85c:	f7f4 f942 	bl	8000ae4 <__aeabi_dcmpun>
 800c860:	bb70      	cbnz	r0, 800c8c0 <_printf_float+0xc0>
 800c862:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c866:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c86a:	4b98      	ldr	r3, [pc, #608]	@ (800cacc <_printf_float+0x2cc>)
 800c86c:	f7f4 f91c 	bl	8000aa8 <__aeabi_dcmple>
 800c870:	bb30      	cbnz	r0, 800c8c0 <_printf_float+0xc0>
 800c872:	2200      	movs	r2, #0
 800c874:	2300      	movs	r3, #0
 800c876:	4640      	mov	r0, r8
 800c878:	4649      	mov	r1, r9
 800c87a:	f7f4 f90b 	bl	8000a94 <__aeabi_dcmplt>
 800c87e:	b110      	cbz	r0, 800c886 <_printf_float+0x86>
 800c880:	232d      	movs	r3, #45	@ 0x2d
 800c882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c886:	4a92      	ldr	r2, [pc, #584]	@ (800cad0 <_printf_float+0x2d0>)
 800c888:	4b92      	ldr	r3, [pc, #584]	@ (800cad4 <_printf_float+0x2d4>)
 800c88a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c88e:	bf8c      	ite	hi
 800c890:	4690      	movhi	r8, r2
 800c892:	4698      	movls	r8, r3
 800c894:	2303      	movs	r3, #3
 800c896:	f04f 0900 	mov.w	r9, #0
 800c89a:	6123      	str	r3, [r4, #16]
 800c89c:	f02b 0304 	bic.w	r3, fp, #4
 800c8a0:	6023      	str	r3, [r4, #0]
 800c8a2:	4633      	mov	r3, r6
 800c8a4:	4621      	mov	r1, r4
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	9700      	str	r7, [sp, #0]
 800c8aa:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c8ac:	f000 f9d4 	bl	800cc58 <_printf_common>
 800c8b0:	3001      	adds	r0, #1
 800c8b2:	f040 8090 	bne.w	800c9d6 <_printf_float+0x1d6>
 800c8b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8ba:	b011      	add	sp, #68	@ 0x44
 800c8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	464b      	mov	r3, r9
 800c8c4:	4640      	mov	r0, r8
 800c8c6:	4649      	mov	r1, r9
 800c8c8:	f7f4 f90c 	bl	8000ae4 <__aeabi_dcmpun>
 800c8cc:	b148      	cbz	r0, 800c8e2 <_printf_float+0xe2>
 800c8ce:	464b      	mov	r3, r9
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	bfb8      	it	lt
 800c8d4:	232d      	movlt	r3, #45	@ 0x2d
 800c8d6:	4a80      	ldr	r2, [pc, #512]	@ (800cad8 <_printf_float+0x2d8>)
 800c8d8:	bfb8      	it	lt
 800c8da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c8de:	4b7f      	ldr	r3, [pc, #508]	@ (800cadc <_printf_float+0x2dc>)
 800c8e0:	e7d3      	b.n	800c88a <_printf_float+0x8a>
 800c8e2:	6863      	ldr	r3, [r4, #4]
 800c8e4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c8e8:	1c5a      	adds	r2, r3, #1
 800c8ea:	d13f      	bne.n	800c96c <_printf_float+0x16c>
 800c8ec:	2306      	movs	r3, #6
 800c8ee:	6063      	str	r3, [r4, #4]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c8f6:	6023      	str	r3, [r4, #0]
 800c8f8:	9206      	str	r2, [sp, #24]
 800c8fa:	aa0e      	add	r2, sp, #56	@ 0x38
 800c8fc:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c900:	aa0d      	add	r2, sp, #52	@ 0x34
 800c902:	9203      	str	r2, [sp, #12]
 800c904:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c908:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c90c:	6863      	ldr	r3, [r4, #4]
 800c90e:	4642      	mov	r2, r8
 800c910:	9300      	str	r3, [sp, #0]
 800c912:	4628      	mov	r0, r5
 800c914:	464b      	mov	r3, r9
 800c916:	910a      	str	r1, [sp, #40]	@ 0x28
 800c918:	f7ff fed3 	bl	800c6c2 <__cvt>
 800c91c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c91e:	4680      	mov	r8, r0
 800c920:	2947      	cmp	r1, #71	@ 0x47
 800c922:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c924:	d128      	bne.n	800c978 <_printf_float+0x178>
 800c926:	1cc8      	adds	r0, r1, #3
 800c928:	db02      	blt.n	800c930 <_printf_float+0x130>
 800c92a:	6863      	ldr	r3, [r4, #4]
 800c92c:	4299      	cmp	r1, r3
 800c92e:	dd40      	ble.n	800c9b2 <_printf_float+0x1b2>
 800c930:	f1aa 0a02 	sub.w	sl, sl, #2
 800c934:	fa5f fa8a 	uxtb.w	sl, sl
 800c938:	4652      	mov	r2, sl
 800c93a:	3901      	subs	r1, #1
 800c93c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c940:	910d      	str	r1, [sp, #52]	@ 0x34
 800c942:	f7ff ff22 	bl	800c78a <__exponent>
 800c946:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c948:	4681      	mov	r9, r0
 800c94a:	1813      	adds	r3, r2, r0
 800c94c:	2a01      	cmp	r2, #1
 800c94e:	6123      	str	r3, [r4, #16]
 800c950:	dc02      	bgt.n	800c958 <_printf_float+0x158>
 800c952:	6822      	ldr	r2, [r4, #0]
 800c954:	07d2      	lsls	r2, r2, #31
 800c956:	d501      	bpl.n	800c95c <_printf_float+0x15c>
 800c958:	3301      	adds	r3, #1
 800c95a:	6123      	str	r3, [r4, #16]
 800c95c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c960:	2b00      	cmp	r3, #0
 800c962:	d09e      	beq.n	800c8a2 <_printf_float+0xa2>
 800c964:	232d      	movs	r3, #45	@ 0x2d
 800c966:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c96a:	e79a      	b.n	800c8a2 <_printf_float+0xa2>
 800c96c:	2947      	cmp	r1, #71	@ 0x47
 800c96e:	d1bf      	bne.n	800c8f0 <_printf_float+0xf0>
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1bd      	bne.n	800c8f0 <_printf_float+0xf0>
 800c974:	2301      	movs	r3, #1
 800c976:	e7ba      	b.n	800c8ee <_printf_float+0xee>
 800c978:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c97c:	d9dc      	bls.n	800c938 <_printf_float+0x138>
 800c97e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c982:	d118      	bne.n	800c9b6 <_printf_float+0x1b6>
 800c984:	2900      	cmp	r1, #0
 800c986:	6863      	ldr	r3, [r4, #4]
 800c988:	dd0b      	ble.n	800c9a2 <_printf_float+0x1a2>
 800c98a:	6121      	str	r1, [r4, #16]
 800c98c:	b913      	cbnz	r3, 800c994 <_printf_float+0x194>
 800c98e:	6822      	ldr	r2, [r4, #0]
 800c990:	07d0      	lsls	r0, r2, #31
 800c992:	d502      	bpl.n	800c99a <_printf_float+0x19a>
 800c994:	3301      	adds	r3, #1
 800c996:	440b      	add	r3, r1
 800c998:	6123      	str	r3, [r4, #16]
 800c99a:	f04f 0900 	mov.w	r9, #0
 800c99e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c9a0:	e7dc      	b.n	800c95c <_printf_float+0x15c>
 800c9a2:	b913      	cbnz	r3, 800c9aa <_printf_float+0x1aa>
 800c9a4:	6822      	ldr	r2, [r4, #0]
 800c9a6:	07d2      	lsls	r2, r2, #31
 800c9a8:	d501      	bpl.n	800c9ae <_printf_float+0x1ae>
 800c9aa:	3302      	adds	r3, #2
 800c9ac:	e7f4      	b.n	800c998 <_printf_float+0x198>
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	e7f2      	b.n	800c998 <_printf_float+0x198>
 800c9b2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c9b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9b8:	4299      	cmp	r1, r3
 800c9ba:	db05      	blt.n	800c9c8 <_printf_float+0x1c8>
 800c9bc:	6823      	ldr	r3, [r4, #0]
 800c9be:	6121      	str	r1, [r4, #16]
 800c9c0:	07d8      	lsls	r0, r3, #31
 800c9c2:	d5ea      	bpl.n	800c99a <_printf_float+0x19a>
 800c9c4:	1c4b      	adds	r3, r1, #1
 800c9c6:	e7e7      	b.n	800c998 <_printf_float+0x198>
 800c9c8:	2900      	cmp	r1, #0
 800c9ca:	bfcc      	ite	gt
 800c9cc:	2201      	movgt	r2, #1
 800c9ce:	f1c1 0202 	rsble	r2, r1, #2
 800c9d2:	4413      	add	r3, r2
 800c9d4:	e7e0      	b.n	800c998 <_printf_float+0x198>
 800c9d6:	6823      	ldr	r3, [r4, #0]
 800c9d8:	055a      	lsls	r2, r3, #21
 800c9da:	d407      	bmi.n	800c9ec <_printf_float+0x1ec>
 800c9dc:	6923      	ldr	r3, [r4, #16]
 800c9de:	4642      	mov	r2, r8
 800c9e0:	4631      	mov	r1, r6
 800c9e2:	4628      	mov	r0, r5
 800c9e4:	47b8      	blx	r7
 800c9e6:	3001      	adds	r0, #1
 800c9e8:	d12b      	bne.n	800ca42 <_printf_float+0x242>
 800c9ea:	e764      	b.n	800c8b6 <_printf_float+0xb6>
 800c9ec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c9f0:	f240 80dc 	bls.w	800cbac <_printf_float+0x3ac>
 800c9f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	f7f4 f840 	bl	8000a80 <__aeabi_dcmpeq>
 800ca00:	2800      	cmp	r0, #0
 800ca02:	d033      	beq.n	800ca6c <_printf_float+0x26c>
 800ca04:	2301      	movs	r3, #1
 800ca06:	4631      	mov	r1, r6
 800ca08:	4628      	mov	r0, r5
 800ca0a:	4a35      	ldr	r2, [pc, #212]	@ (800cae0 <_printf_float+0x2e0>)
 800ca0c:	47b8      	blx	r7
 800ca0e:	3001      	adds	r0, #1
 800ca10:	f43f af51 	beq.w	800c8b6 <_printf_float+0xb6>
 800ca14:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800ca18:	4543      	cmp	r3, r8
 800ca1a:	db02      	blt.n	800ca22 <_printf_float+0x222>
 800ca1c:	6823      	ldr	r3, [r4, #0]
 800ca1e:	07d8      	lsls	r0, r3, #31
 800ca20:	d50f      	bpl.n	800ca42 <_printf_float+0x242>
 800ca22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca26:	4631      	mov	r1, r6
 800ca28:	4628      	mov	r0, r5
 800ca2a:	47b8      	blx	r7
 800ca2c:	3001      	adds	r0, #1
 800ca2e:	f43f af42 	beq.w	800c8b6 <_printf_float+0xb6>
 800ca32:	f04f 0900 	mov.w	r9, #0
 800ca36:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ca3a:	f104 0a1a 	add.w	sl, r4, #26
 800ca3e:	45c8      	cmp	r8, r9
 800ca40:	dc09      	bgt.n	800ca56 <_printf_float+0x256>
 800ca42:	6823      	ldr	r3, [r4, #0]
 800ca44:	079b      	lsls	r3, r3, #30
 800ca46:	f100 8102 	bmi.w	800cc4e <_printf_float+0x44e>
 800ca4a:	68e0      	ldr	r0, [r4, #12]
 800ca4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca4e:	4298      	cmp	r0, r3
 800ca50:	bfb8      	it	lt
 800ca52:	4618      	movlt	r0, r3
 800ca54:	e731      	b.n	800c8ba <_printf_float+0xba>
 800ca56:	2301      	movs	r3, #1
 800ca58:	4652      	mov	r2, sl
 800ca5a:	4631      	mov	r1, r6
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	47b8      	blx	r7
 800ca60:	3001      	adds	r0, #1
 800ca62:	f43f af28 	beq.w	800c8b6 <_printf_float+0xb6>
 800ca66:	f109 0901 	add.w	r9, r9, #1
 800ca6a:	e7e8      	b.n	800ca3e <_printf_float+0x23e>
 800ca6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	dc38      	bgt.n	800cae4 <_printf_float+0x2e4>
 800ca72:	2301      	movs	r3, #1
 800ca74:	4631      	mov	r1, r6
 800ca76:	4628      	mov	r0, r5
 800ca78:	4a19      	ldr	r2, [pc, #100]	@ (800cae0 <_printf_float+0x2e0>)
 800ca7a:	47b8      	blx	r7
 800ca7c:	3001      	adds	r0, #1
 800ca7e:	f43f af1a 	beq.w	800c8b6 <_printf_float+0xb6>
 800ca82:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800ca86:	ea59 0303 	orrs.w	r3, r9, r3
 800ca8a:	d102      	bne.n	800ca92 <_printf_float+0x292>
 800ca8c:	6823      	ldr	r3, [r4, #0]
 800ca8e:	07d9      	lsls	r1, r3, #31
 800ca90:	d5d7      	bpl.n	800ca42 <_printf_float+0x242>
 800ca92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca96:	4631      	mov	r1, r6
 800ca98:	4628      	mov	r0, r5
 800ca9a:	47b8      	blx	r7
 800ca9c:	3001      	adds	r0, #1
 800ca9e:	f43f af0a 	beq.w	800c8b6 <_printf_float+0xb6>
 800caa2:	f04f 0a00 	mov.w	sl, #0
 800caa6:	f104 0b1a 	add.w	fp, r4, #26
 800caaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800caac:	425b      	negs	r3, r3
 800caae:	4553      	cmp	r3, sl
 800cab0:	dc01      	bgt.n	800cab6 <_printf_float+0x2b6>
 800cab2:	464b      	mov	r3, r9
 800cab4:	e793      	b.n	800c9de <_printf_float+0x1de>
 800cab6:	2301      	movs	r3, #1
 800cab8:	465a      	mov	r2, fp
 800caba:	4631      	mov	r1, r6
 800cabc:	4628      	mov	r0, r5
 800cabe:	47b8      	blx	r7
 800cac0:	3001      	adds	r0, #1
 800cac2:	f43f aef8 	beq.w	800c8b6 <_printf_float+0xb6>
 800cac6:	f10a 0a01 	add.w	sl, sl, #1
 800caca:	e7ee      	b.n	800caaa <_printf_float+0x2aa>
 800cacc:	7fefffff 	.word	0x7fefffff
 800cad0:	0800f552 	.word	0x0800f552
 800cad4:	0800f54e 	.word	0x0800f54e
 800cad8:	0800f55a 	.word	0x0800f55a
 800cadc:	0800f556 	.word	0x0800f556
 800cae0:	0800f55e 	.word	0x0800f55e
 800cae4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cae6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800caea:	4553      	cmp	r3, sl
 800caec:	bfa8      	it	ge
 800caee:	4653      	movge	r3, sl
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	4699      	mov	r9, r3
 800caf4:	dc36      	bgt.n	800cb64 <_printf_float+0x364>
 800caf6:	f04f 0b00 	mov.w	fp, #0
 800cafa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cafe:	f104 021a 	add.w	r2, r4, #26
 800cb02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cb04:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb06:	eba3 0309 	sub.w	r3, r3, r9
 800cb0a:	455b      	cmp	r3, fp
 800cb0c:	dc31      	bgt.n	800cb72 <_printf_float+0x372>
 800cb0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb10:	459a      	cmp	sl, r3
 800cb12:	dc3a      	bgt.n	800cb8a <_printf_float+0x38a>
 800cb14:	6823      	ldr	r3, [r4, #0]
 800cb16:	07da      	lsls	r2, r3, #31
 800cb18:	d437      	bmi.n	800cb8a <_printf_float+0x38a>
 800cb1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb1c:	ebaa 0903 	sub.w	r9, sl, r3
 800cb20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb22:	ebaa 0303 	sub.w	r3, sl, r3
 800cb26:	4599      	cmp	r9, r3
 800cb28:	bfa8      	it	ge
 800cb2a:	4699      	movge	r9, r3
 800cb2c:	f1b9 0f00 	cmp.w	r9, #0
 800cb30:	dc33      	bgt.n	800cb9a <_printf_float+0x39a>
 800cb32:	f04f 0800 	mov.w	r8, #0
 800cb36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb3a:	f104 0b1a 	add.w	fp, r4, #26
 800cb3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb40:	ebaa 0303 	sub.w	r3, sl, r3
 800cb44:	eba3 0309 	sub.w	r3, r3, r9
 800cb48:	4543      	cmp	r3, r8
 800cb4a:	f77f af7a 	ble.w	800ca42 <_printf_float+0x242>
 800cb4e:	2301      	movs	r3, #1
 800cb50:	465a      	mov	r2, fp
 800cb52:	4631      	mov	r1, r6
 800cb54:	4628      	mov	r0, r5
 800cb56:	47b8      	blx	r7
 800cb58:	3001      	adds	r0, #1
 800cb5a:	f43f aeac 	beq.w	800c8b6 <_printf_float+0xb6>
 800cb5e:	f108 0801 	add.w	r8, r8, #1
 800cb62:	e7ec      	b.n	800cb3e <_printf_float+0x33e>
 800cb64:	4642      	mov	r2, r8
 800cb66:	4631      	mov	r1, r6
 800cb68:	4628      	mov	r0, r5
 800cb6a:	47b8      	blx	r7
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	d1c2      	bne.n	800caf6 <_printf_float+0x2f6>
 800cb70:	e6a1      	b.n	800c8b6 <_printf_float+0xb6>
 800cb72:	2301      	movs	r3, #1
 800cb74:	4631      	mov	r1, r6
 800cb76:	4628      	mov	r0, r5
 800cb78:	920a      	str	r2, [sp, #40]	@ 0x28
 800cb7a:	47b8      	blx	r7
 800cb7c:	3001      	adds	r0, #1
 800cb7e:	f43f ae9a 	beq.w	800c8b6 <_printf_float+0xb6>
 800cb82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb84:	f10b 0b01 	add.w	fp, fp, #1
 800cb88:	e7bb      	b.n	800cb02 <_printf_float+0x302>
 800cb8a:	4631      	mov	r1, r6
 800cb8c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cb90:	4628      	mov	r0, r5
 800cb92:	47b8      	blx	r7
 800cb94:	3001      	adds	r0, #1
 800cb96:	d1c0      	bne.n	800cb1a <_printf_float+0x31a>
 800cb98:	e68d      	b.n	800c8b6 <_printf_float+0xb6>
 800cb9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb9c:	464b      	mov	r3, r9
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4628      	mov	r0, r5
 800cba2:	4442      	add	r2, r8
 800cba4:	47b8      	blx	r7
 800cba6:	3001      	adds	r0, #1
 800cba8:	d1c3      	bne.n	800cb32 <_printf_float+0x332>
 800cbaa:	e684      	b.n	800c8b6 <_printf_float+0xb6>
 800cbac:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800cbb0:	f1ba 0f01 	cmp.w	sl, #1
 800cbb4:	dc01      	bgt.n	800cbba <_printf_float+0x3ba>
 800cbb6:	07db      	lsls	r3, r3, #31
 800cbb8:	d536      	bpl.n	800cc28 <_printf_float+0x428>
 800cbba:	2301      	movs	r3, #1
 800cbbc:	4642      	mov	r2, r8
 800cbbe:	4631      	mov	r1, r6
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	47b8      	blx	r7
 800cbc4:	3001      	adds	r0, #1
 800cbc6:	f43f ae76 	beq.w	800c8b6 <_printf_float+0xb6>
 800cbca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cbce:	4631      	mov	r1, r6
 800cbd0:	4628      	mov	r0, r5
 800cbd2:	47b8      	blx	r7
 800cbd4:	3001      	adds	r0, #1
 800cbd6:	f43f ae6e 	beq.w	800c8b6 <_printf_float+0xb6>
 800cbda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cbde:	2200      	movs	r2, #0
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800cbe6:	f7f3 ff4b 	bl	8000a80 <__aeabi_dcmpeq>
 800cbea:	b9c0      	cbnz	r0, 800cc1e <_printf_float+0x41e>
 800cbec:	4653      	mov	r3, sl
 800cbee:	f108 0201 	add.w	r2, r8, #1
 800cbf2:	4631      	mov	r1, r6
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	47b8      	blx	r7
 800cbf8:	3001      	adds	r0, #1
 800cbfa:	d10c      	bne.n	800cc16 <_printf_float+0x416>
 800cbfc:	e65b      	b.n	800c8b6 <_printf_float+0xb6>
 800cbfe:	2301      	movs	r3, #1
 800cc00:	465a      	mov	r2, fp
 800cc02:	4631      	mov	r1, r6
 800cc04:	4628      	mov	r0, r5
 800cc06:	47b8      	blx	r7
 800cc08:	3001      	adds	r0, #1
 800cc0a:	f43f ae54 	beq.w	800c8b6 <_printf_float+0xb6>
 800cc0e:	f108 0801 	add.w	r8, r8, #1
 800cc12:	45d0      	cmp	r8, sl
 800cc14:	dbf3      	blt.n	800cbfe <_printf_float+0x3fe>
 800cc16:	464b      	mov	r3, r9
 800cc18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cc1c:	e6e0      	b.n	800c9e0 <_printf_float+0x1e0>
 800cc1e:	f04f 0800 	mov.w	r8, #0
 800cc22:	f104 0b1a 	add.w	fp, r4, #26
 800cc26:	e7f4      	b.n	800cc12 <_printf_float+0x412>
 800cc28:	2301      	movs	r3, #1
 800cc2a:	4642      	mov	r2, r8
 800cc2c:	e7e1      	b.n	800cbf2 <_printf_float+0x3f2>
 800cc2e:	2301      	movs	r3, #1
 800cc30:	464a      	mov	r2, r9
 800cc32:	4631      	mov	r1, r6
 800cc34:	4628      	mov	r0, r5
 800cc36:	47b8      	blx	r7
 800cc38:	3001      	adds	r0, #1
 800cc3a:	f43f ae3c 	beq.w	800c8b6 <_printf_float+0xb6>
 800cc3e:	f108 0801 	add.w	r8, r8, #1
 800cc42:	68e3      	ldr	r3, [r4, #12]
 800cc44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cc46:	1a5b      	subs	r3, r3, r1
 800cc48:	4543      	cmp	r3, r8
 800cc4a:	dcf0      	bgt.n	800cc2e <_printf_float+0x42e>
 800cc4c:	e6fd      	b.n	800ca4a <_printf_float+0x24a>
 800cc4e:	f04f 0800 	mov.w	r8, #0
 800cc52:	f104 0919 	add.w	r9, r4, #25
 800cc56:	e7f4      	b.n	800cc42 <_printf_float+0x442>

0800cc58 <_printf_common>:
 800cc58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc5c:	4616      	mov	r6, r2
 800cc5e:	4698      	mov	r8, r3
 800cc60:	688a      	ldr	r2, [r1, #8]
 800cc62:	690b      	ldr	r3, [r1, #16]
 800cc64:	4607      	mov	r7, r0
 800cc66:	4293      	cmp	r3, r2
 800cc68:	bfb8      	it	lt
 800cc6a:	4613      	movlt	r3, r2
 800cc6c:	6033      	str	r3, [r6, #0]
 800cc6e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cc72:	460c      	mov	r4, r1
 800cc74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cc78:	b10a      	cbz	r2, 800cc7e <_printf_common+0x26>
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	6033      	str	r3, [r6, #0]
 800cc7e:	6823      	ldr	r3, [r4, #0]
 800cc80:	0699      	lsls	r1, r3, #26
 800cc82:	bf42      	ittt	mi
 800cc84:	6833      	ldrmi	r3, [r6, #0]
 800cc86:	3302      	addmi	r3, #2
 800cc88:	6033      	strmi	r3, [r6, #0]
 800cc8a:	6825      	ldr	r5, [r4, #0]
 800cc8c:	f015 0506 	ands.w	r5, r5, #6
 800cc90:	d106      	bne.n	800cca0 <_printf_common+0x48>
 800cc92:	f104 0a19 	add.w	sl, r4, #25
 800cc96:	68e3      	ldr	r3, [r4, #12]
 800cc98:	6832      	ldr	r2, [r6, #0]
 800cc9a:	1a9b      	subs	r3, r3, r2
 800cc9c:	42ab      	cmp	r3, r5
 800cc9e:	dc2b      	bgt.n	800ccf8 <_printf_common+0xa0>
 800cca0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cca4:	6822      	ldr	r2, [r4, #0]
 800cca6:	3b00      	subs	r3, #0
 800cca8:	bf18      	it	ne
 800ccaa:	2301      	movne	r3, #1
 800ccac:	0692      	lsls	r2, r2, #26
 800ccae:	d430      	bmi.n	800cd12 <_printf_common+0xba>
 800ccb0:	4641      	mov	r1, r8
 800ccb2:	4638      	mov	r0, r7
 800ccb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ccb8:	47c8      	blx	r9
 800ccba:	3001      	adds	r0, #1
 800ccbc:	d023      	beq.n	800cd06 <_printf_common+0xae>
 800ccbe:	6823      	ldr	r3, [r4, #0]
 800ccc0:	6922      	ldr	r2, [r4, #16]
 800ccc2:	f003 0306 	and.w	r3, r3, #6
 800ccc6:	2b04      	cmp	r3, #4
 800ccc8:	bf14      	ite	ne
 800ccca:	2500      	movne	r5, #0
 800cccc:	6833      	ldreq	r3, [r6, #0]
 800ccce:	f04f 0600 	mov.w	r6, #0
 800ccd2:	bf08      	it	eq
 800ccd4:	68e5      	ldreq	r5, [r4, #12]
 800ccd6:	f104 041a 	add.w	r4, r4, #26
 800ccda:	bf08      	it	eq
 800ccdc:	1aed      	subeq	r5, r5, r3
 800ccde:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cce2:	bf08      	it	eq
 800cce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cce8:	4293      	cmp	r3, r2
 800ccea:	bfc4      	itt	gt
 800ccec:	1a9b      	subgt	r3, r3, r2
 800ccee:	18ed      	addgt	r5, r5, r3
 800ccf0:	42b5      	cmp	r5, r6
 800ccf2:	d11a      	bne.n	800cd2a <_printf_common+0xd2>
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	e008      	b.n	800cd0a <_printf_common+0xb2>
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	4652      	mov	r2, sl
 800ccfc:	4641      	mov	r1, r8
 800ccfe:	4638      	mov	r0, r7
 800cd00:	47c8      	blx	r9
 800cd02:	3001      	adds	r0, #1
 800cd04:	d103      	bne.n	800cd0e <_printf_common+0xb6>
 800cd06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd0e:	3501      	adds	r5, #1
 800cd10:	e7c1      	b.n	800cc96 <_printf_common+0x3e>
 800cd12:	2030      	movs	r0, #48	@ 0x30
 800cd14:	18e1      	adds	r1, r4, r3
 800cd16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cd1a:	1c5a      	adds	r2, r3, #1
 800cd1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cd20:	4422      	add	r2, r4
 800cd22:	3302      	adds	r3, #2
 800cd24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cd28:	e7c2      	b.n	800ccb0 <_printf_common+0x58>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	4622      	mov	r2, r4
 800cd2e:	4641      	mov	r1, r8
 800cd30:	4638      	mov	r0, r7
 800cd32:	47c8      	blx	r9
 800cd34:	3001      	adds	r0, #1
 800cd36:	d0e6      	beq.n	800cd06 <_printf_common+0xae>
 800cd38:	3601      	adds	r6, #1
 800cd3a:	e7d9      	b.n	800ccf0 <_printf_common+0x98>

0800cd3c <_printf_i>:
 800cd3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd40:	7e0f      	ldrb	r7, [r1, #24]
 800cd42:	4691      	mov	r9, r2
 800cd44:	2f78      	cmp	r7, #120	@ 0x78
 800cd46:	4680      	mov	r8, r0
 800cd48:	460c      	mov	r4, r1
 800cd4a:	469a      	mov	sl, r3
 800cd4c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cd4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cd52:	d807      	bhi.n	800cd64 <_printf_i+0x28>
 800cd54:	2f62      	cmp	r7, #98	@ 0x62
 800cd56:	d80a      	bhi.n	800cd6e <_printf_i+0x32>
 800cd58:	2f00      	cmp	r7, #0
 800cd5a:	f000 80d1 	beq.w	800cf00 <_printf_i+0x1c4>
 800cd5e:	2f58      	cmp	r7, #88	@ 0x58
 800cd60:	f000 80b8 	beq.w	800ced4 <_printf_i+0x198>
 800cd64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cd6c:	e03a      	b.n	800cde4 <_printf_i+0xa8>
 800cd6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cd72:	2b15      	cmp	r3, #21
 800cd74:	d8f6      	bhi.n	800cd64 <_printf_i+0x28>
 800cd76:	a101      	add	r1, pc, #4	@ (adr r1, 800cd7c <_printf_i+0x40>)
 800cd78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd7c:	0800cdd5 	.word	0x0800cdd5
 800cd80:	0800cde9 	.word	0x0800cde9
 800cd84:	0800cd65 	.word	0x0800cd65
 800cd88:	0800cd65 	.word	0x0800cd65
 800cd8c:	0800cd65 	.word	0x0800cd65
 800cd90:	0800cd65 	.word	0x0800cd65
 800cd94:	0800cde9 	.word	0x0800cde9
 800cd98:	0800cd65 	.word	0x0800cd65
 800cd9c:	0800cd65 	.word	0x0800cd65
 800cda0:	0800cd65 	.word	0x0800cd65
 800cda4:	0800cd65 	.word	0x0800cd65
 800cda8:	0800cee7 	.word	0x0800cee7
 800cdac:	0800ce13 	.word	0x0800ce13
 800cdb0:	0800cea1 	.word	0x0800cea1
 800cdb4:	0800cd65 	.word	0x0800cd65
 800cdb8:	0800cd65 	.word	0x0800cd65
 800cdbc:	0800cf09 	.word	0x0800cf09
 800cdc0:	0800cd65 	.word	0x0800cd65
 800cdc4:	0800ce13 	.word	0x0800ce13
 800cdc8:	0800cd65 	.word	0x0800cd65
 800cdcc:	0800cd65 	.word	0x0800cd65
 800cdd0:	0800cea9 	.word	0x0800cea9
 800cdd4:	6833      	ldr	r3, [r6, #0]
 800cdd6:	1d1a      	adds	r2, r3, #4
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	6032      	str	r2, [r6, #0]
 800cddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cde0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cde4:	2301      	movs	r3, #1
 800cde6:	e09c      	b.n	800cf22 <_printf_i+0x1e6>
 800cde8:	6833      	ldr	r3, [r6, #0]
 800cdea:	6820      	ldr	r0, [r4, #0]
 800cdec:	1d19      	adds	r1, r3, #4
 800cdee:	6031      	str	r1, [r6, #0]
 800cdf0:	0606      	lsls	r6, r0, #24
 800cdf2:	d501      	bpl.n	800cdf8 <_printf_i+0xbc>
 800cdf4:	681d      	ldr	r5, [r3, #0]
 800cdf6:	e003      	b.n	800ce00 <_printf_i+0xc4>
 800cdf8:	0645      	lsls	r5, r0, #25
 800cdfa:	d5fb      	bpl.n	800cdf4 <_printf_i+0xb8>
 800cdfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ce00:	2d00      	cmp	r5, #0
 800ce02:	da03      	bge.n	800ce0c <_printf_i+0xd0>
 800ce04:	232d      	movs	r3, #45	@ 0x2d
 800ce06:	426d      	negs	r5, r5
 800ce08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce0c:	230a      	movs	r3, #10
 800ce0e:	4858      	ldr	r0, [pc, #352]	@ (800cf70 <_printf_i+0x234>)
 800ce10:	e011      	b.n	800ce36 <_printf_i+0xfa>
 800ce12:	6821      	ldr	r1, [r4, #0]
 800ce14:	6833      	ldr	r3, [r6, #0]
 800ce16:	0608      	lsls	r0, r1, #24
 800ce18:	f853 5b04 	ldr.w	r5, [r3], #4
 800ce1c:	d402      	bmi.n	800ce24 <_printf_i+0xe8>
 800ce1e:	0649      	lsls	r1, r1, #25
 800ce20:	bf48      	it	mi
 800ce22:	b2ad      	uxthmi	r5, r5
 800ce24:	2f6f      	cmp	r7, #111	@ 0x6f
 800ce26:	6033      	str	r3, [r6, #0]
 800ce28:	bf14      	ite	ne
 800ce2a:	230a      	movne	r3, #10
 800ce2c:	2308      	moveq	r3, #8
 800ce2e:	4850      	ldr	r0, [pc, #320]	@ (800cf70 <_printf_i+0x234>)
 800ce30:	2100      	movs	r1, #0
 800ce32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ce36:	6866      	ldr	r6, [r4, #4]
 800ce38:	2e00      	cmp	r6, #0
 800ce3a:	60a6      	str	r6, [r4, #8]
 800ce3c:	db05      	blt.n	800ce4a <_printf_i+0x10e>
 800ce3e:	6821      	ldr	r1, [r4, #0]
 800ce40:	432e      	orrs	r6, r5
 800ce42:	f021 0104 	bic.w	r1, r1, #4
 800ce46:	6021      	str	r1, [r4, #0]
 800ce48:	d04b      	beq.n	800cee2 <_printf_i+0x1a6>
 800ce4a:	4616      	mov	r6, r2
 800ce4c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ce50:	fb03 5711 	mls	r7, r3, r1, r5
 800ce54:	5dc7      	ldrb	r7, [r0, r7]
 800ce56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ce5a:	462f      	mov	r7, r5
 800ce5c:	42bb      	cmp	r3, r7
 800ce5e:	460d      	mov	r5, r1
 800ce60:	d9f4      	bls.n	800ce4c <_printf_i+0x110>
 800ce62:	2b08      	cmp	r3, #8
 800ce64:	d10b      	bne.n	800ce7e <_printf_i+0x142>
 800ce66:	6823      	ldr	r3, [r4, #0]
 800ce68:	07df      	lsls	r7, r3, #31
 800ce6a:	d508      	bpl.n	800ce7e <_printf_i+0x142>
 800ce6c:	6923      	ldr	r3, [r4, #16]
 800ce6e:	6861      	ldr	r1, [r4, #4]
 800ce70:	4299      	cmp	r1, r3
 800ce72:	bfde      	ittt	le
 800ce74:	2330      	movle	r3, #48	@ 0x30
 800ce76:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ce7a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ce7e:	1b92      	subs	r2, r2, r6
 800ce80:	6122      	str	r2, [r4, #16]
 800ce82:	464b      	mov	r3, r9
 800ce84:	4621      	mov	r1, r4
 800ce86:	4640      	mov	r0, r8
 800ce88:	f8cd a000 	str.w	sl, [sp]
 800ce8c:	aa03      	add	r2, sp, #12
 800ce8e:	f7ff fee3 	bl	800cc58 <_printf_common>
 800ce92:	3001      	adds	r0, #1
 800ce94:	d14a      	bne.n	800cf2c <_printf_i+0x1f0>
 800ce96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce9a:	b004      	add	sp, #16
 800ce9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cea0:	6823      	ldr	r3, [r4, #0]
 800cea2:	f043 0320 	orr.w	r3, r3, #32
 800cea6:	6023      	str	r3, [r4, #0]
 800cea8:	2778      	movs	r7, #120	@ 0x78
 800ceaa:	4832      	ldr	r0, [pc, #200]	@ (800cf74 <_printf_i+0x238>)
 800ceac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	6831      	ldr	r1, [r6, #0]
 800ceb4:	061f      	lsls	r7, r3, #24
 800ceb6:	f851 5b04 	ldr.w	r5, [r1], #4
 800ceba:	d402      	bmi.n	800cec2 <_printf_i+0x186>
 800cebc:	065f      	lsls	r7, r3, #25
 800cebe:	bf48      	it	mi
 800cec0:	b2ad      	uxthmi	r5, r5
 800cec2:	6031      	str	r1, [r6, #0]
 800cec4:	07d9      	lsls	r1, r3, #31
 800cec6:	bf44      	itt	mi
 800cec8:	f043 0320 	orrmi.w	r3, r3, #32
 800cecc:	6023      	strmi	r3, [r4, #0]
 800cece:	b11d      	cbz	r5, 800ced8 <_printf_i+0x19c>
 800ced0:	2310      	movs	r3, #16
 800ced2:	e7ad      	b.n	800ce30 <_printf_i+0xf4>
 800ced4:	4826      	ldr	r0, [pc, #152]	@ (800cf70 <_printf_i+0x234>)
 800ced6:	e7e9      	b.n	800ceac <_printf_i+0x170>
 800ced8:	6823      	ldr	r3, [r4, #0]
 800ceda:	f023 0320 	bic.w	r3, r3, #32
 800cede:	6023      	str	r3, [r4, #0]
 800cee0:	e7f6      	b.n	800ced0 <_printf_i+0x194>
 800cee2:	4616      	mov	r6, r2
 800cee4:	e7bd      	b.n	800ce62 <_printf_i+0x126>
 800cee6:	6833      	ldr	r3, [r6, #0]
 800cee8:	6825      	ldr	r5, [r4, #0]
 800ceea:	1d18      	adds	r0, r3, #4
 800ceec:	6961      	ldr	r1, [r4, #20]
 800ceee:	6030      	str	r0, [r6, #0]
 800cef0:	062e      	lsls	r6, r5, #24
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	d501      	bpl.n	800cefa <_printf_i+0x1be>
 800cef6:	6019      	str	r1, [r3, #0]
 800cef8:	e002      	b.n	800cf00 <_printf_i+0x1c4>
 800cefa:	0668      	lsls	r0, r5, #25
 800cefc:	d5fb      	bpl.n	800cef6 <_printf_i+0x1ba>
 800cefe:	8019      	strh	r1, [r3, #0]
 800cf00:	2300      	movs	r3, #0
 800cf02:	4616      	mov	r6, r2
 800cf04:	6123      	str	r3, [r4, #16]
 800cf06:	e7bc      	b.n	800ce82 <_printf_i+0x146>
 800cf08:	6833      	ldr	r3, [r6, #0]
 800cf0a:	2100      	movs	r1, #0
 800cf0c:	1d1a      	adds	r2, r3, #4
 800cf0e:	6032      	str	r2, [r6, #0]
 800cf10:	681e      	ldr	r6, [r3, #0]
 800cf12:	6862      	ldr	r2, [r4, #4]
 800cf14:	4630      	mov	r0, r6
 800cf16:	f000 f9e4 	bl	800d2e2 <memchr>
 800cf1a:	b108      	cbz	r0, 800cf20 <_printf_i+0x1e4>
 800cf1c:	1b80      	subs	r0, r0, r6
 800cf1e:	6060      	str	r0, [r4, #4]
 800cf20:	6863      	ldr	r3, [r4, #4]
 800cf22:	6123      	str	r3, [r4, #16]
 800cf24:	2300      	movs	r3, #0
 800cf26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf2a:	e7aa      	b.n	800ce82 <_printf_i+0x146>
 800cf2c:	4632      	mov	r2, r6
 800cf2e:	4649      	mov	r1, r9
 800cf30:	4640      	mov	r0, r8
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	47d0      	blx	sl
 800cf36:	3001      	adds	r0, #1
 800cf38:	d0ad      	beq.n	800ce96 <_printf_i+0x15a>
 800cf3a:	6823      	ldr	r3, [r4, #0]
 800cf3c:	079b      	lsls	r3, r3, #30
 800cf3e:	d413      	bmi.n	800cf68 <_printf_i+0x22c>
 800cf40:	68e0      	ldr	r0, [r4, #12]
 800cf42:	9b03      	ldr	r3, [sp, #12]
 800cf44:	4298      	cmp	r0, r3
 800cf46:	bfb8      	it	lt
 800cf48:	4618      	movlt	r0, r3
 800cf4a:	e7a6      	b.n	800ce9a <_printf_i+0x15e>
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	4632      	mov	r2, r6
 800cf50:	4649      	mov	r1, r9
 800cf52:	4640      	mov	r0, r8
 800cf54:	47d0      	blx	sl
 800cf56:	3001      	adds	r0, #1
 800cf58:	d09d      	beq.n	800ce96 <_printf_i+0x15a>
 800cf5a:	3501      	adds	r5, #1
 800cf5c:	68e3      	ldr	r3, [r4, #12]
 800cf5e:	9903      	ldr	r1, [sp, #12]
 800cf60:	1a5b      	subs	r3, r3, r1
 800cf62:	42ab      	cmp	r3, r5
 800cf64:	dcf2      	bgt.n	800cf4c <_printf_i+0x210>
 800cf66:	e7eb      	b.n	800cf40 <_printf_i+0x204>
 800cf68:	2500      	movs	r5, #0
 800cf6a:	f104 0619 	add.w	r6, r4, #25
 800cf6e:	e7f5      	b.n	800cf5c <_printf_i+0x220>
 800cf70:	0800f560 	.word	0x0800f560
 800cf74:	0800f571 	.word	0x0800f571

0800cf78 <std>:
 800cf78:	2300      	movs	r3, #0
 800cf7a:	b510      	push	{r4, lr}
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	e9c0 3300 	strd	r3, r3, [r0]
 800cf82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf86:	6083      	str	r3, [r0, #8]
 800cf88:	8181      	strh	r1, [r0, #12]
 800cf8a:	6643      	str	r3, [r0, #100]	@ 0x64
 800cf8c:	81c2      	strh	r2, [r0, #14]
 800cf8e:	6183      	str	r3, [r0, #24]
 800cf90:	4619      	mov	r1, r3
 800cf92:	2208      	movs	r2, #8
 800cf94:	305c      	adds	r0, #92	@ 0x5c
 800cf96:	f000 f92a 	bl	800d1ee <memset>
 800cf9a:	4b0d      	ldr	r3, [pc, #52]	@ (800cfd0 <std+0x58>)
 800cf9c:	6224      	str	r4, [r4, #32]
 800cf9e:	6263      	str	r3, [r4, #36]	@ 0x24
 800cfa0:	4b0c      	ldr	r3, [pc, #48]	@ (800cfd4 <std+0x5c>)
 800cfa2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cfa4:	4b0c      	ldr	r3, [pc, #48]	@ (800cfd8 <std+0x60>)
 800cfa6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cfa8:	4b0c      	ldr	r3, [pc, #48]	@ (800cfdc <std+0x64>)
 800cfaa:	6323      	str	r3, [r4, #48]	@ 0x30
 800cfac:	4b0c      	ldr	r3, [pc, #48]	@ (800cfe0 <std+0x68>)
 800cfae:	429c      	cmp	r4, r3
 800cfb0:	d006      	beq.n	800cfc0 <std+0x48>
 800cfb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cfb6:	4294      	cmp	r4, r2
 800cfb8:	d002      	beq.n	800cfc0 <std+0x48>
 800cfba:	33d0      	adds	r3, #208	@ 0xd0
 800cfbc:	429c      	cmp	r4, r3
 800cfbe:	d105      	bne.n	800cfcc <std+0x54>
 800cfc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cfc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfc8:	f000 b988 	b.w	800d2dc <__retarget_lock_init_recursive>
 800cfcc:	bd10      	pop	{r4, pc}
 800cfce:	bf00      	nop
 800cfd0:	0800d169 	.word	0x0800d169
 800cfd4:	0800d18b 	.word	0x0800d18b
 800cfd8:	0800d1c3 	.word	0x0800d1c3
 800cfdc:	0800d1e7 	.word	0x0800d1e7
 800cfe0:	2000618c 	.word	0x2000618c

0800cfe4 <stdio_exit_handler>:
 800cfe4:	4a02      	ldr	r2, [pc, #8]	@ (800cff0 <stdio_exit_handler+0xc>)
 800cfe6:	4903      	ldr	r1, [pc, #12]	@ (800cff4 <stdio_exit_handler+0x10>)
 800cfe8:	4803      	ldr	r0, [pc, #12]	@ (800cff8 <stdio_exit_handler+0x14>)
 800cfea:	f000 b869 	b.w	800d0c0 <_fwalk_sglue>
 800cfee:	bf00      	nop
 800cff0:	200001c0 	.word	0x200001c0
 800cff4:	0800ec59 	.word	0x0800ec59
 800cff8:	200001d0 	.word	0x200001d0

0800cffc <cleanup_stdio>:
 800cffc:	6841      	ldr	r1, [r0, #4]
 800cffe:	4b0c      	ldr	r3, [pc, #48]	@ (800d030 <cleanup_stdio+0x34>)
 800d000:	b510      	push	{r4, lr}
 800d002:	4299      	cmp	r1, r3
 800d004:	4604      	mov	r4, r0
 800d006:	d001      	beq.n	800d00c <cleanup_stdio+0x10>
 800d008:	f001 fe26 	bl	800ec58 <_fflush_r>
 800d00c:	68a1      	ldr	r1, [r4, #8]
 800d00e:	4b09      	ldr	r3, [pc, #36]	@ (800d034 <cleanup_stdio+0x38>)
 800d010:	4299      	cmp	r1, r3
 800d012:	d002      	beq.n	800d01a <cleanup_stdio+0x1e>
 800d014:	4620      	mov	r0, r4
 800d016:	f001 fe1f 	bl	800ec58 <_fflush_r>
 800d01a:	68e1      	ldr	r1, [r4, #12]
 800d01c:	4b06      	ldr	r3, [pc, #24]	@ (800d038 <cleanup_stdio+0x3c>)
 800d01e:	4299      	cmp	r1, r3
 800d020:	d004      	beq.n	800d02c <cleanup_stdio+0x30>
 800d022:	4620      	mov	r0, r4
 800d024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d028:	f001 be16 	b.w	800ec58 <_fflush_r>
 800d02c:	bd10      	pop	{r4, pc}
 800d02e:	bf00      	nop
 800d030:	2000618c 	.word	0x2000618c
 800d034:	200061f4 	.word	0x200061f4
 800d038:	2000625c 	.word	0x2000625c

0800d03c <global_stdio_init.part.0>:
 800d03c:	b510      	push	{r4, lr}
 800d03e:	4b0b      	ldr	r3, [pc, #44]	@ (800d06c <global_stdio_init.part.0+0x30>)
 800d040:	4c0b      	ldr	r4, [pc, #44]	@ (800d070 <global_stdio_init.part.0+0x34>)
 800d042:	4a0c      	ldr	r2, [pc, #48]	@ (800d074 <global_stdio_init.part.0+0x38>)
 800d044:	4620      	mov	r0, r4
 800d046:	601a      	str	r2, [r3, #0]
 800d048:	2104      	movs	r1, #4
 800d04a:	2200      	movs	r2, #0
 800d04c:	f7ff ff94 	bl	800cf78 <std>
 800d050:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d054:	2201      	movs	r2, #1
 800d056:	2109      	movs	r1, #9
 800d058:	f7ff ff8e 	bl	800cf78 <std>
 800d05c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d060:	2202      	movs	r2, #2
 800d062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d066:	2112      	movs	r1, #18
 800d068:	f7ff bf86 	b.w	800cf78 <std>
 800d06c:	200062c4 	.word	0x200062c4
 800d070:	2000618c 	.word	0x2000618c
 800d074:	0800cfe5 	.word	0x0800cfe5

0800d078 <__sfp_lock_acquire>:
 800d078:	4801      	ldr	r0, [pc, #4]	@ (800d080 <__sfp_lock_acquire+0x8>)
 800d07a:	f000 b930 	b.w	800d2de <__retarget_lock_acquire_recursive>
 800d07e:	bf00      	nop
 800d080:	200062cd 	.word	0x200062cd

0800d084 <__sfp_lock_release>:
 800d084:	4801      	ldr	r0, [pc, #4]	@ (800d08c <__sfp_lock_release+0x8>)
 800d086:	f000 b92b 	b.w	800d2e0 <__retarget_lock_release_recursive>
 800d08a:	bf00      	nop
 800d08c:	200062cd 	.word	0x200062cd

0800d090 <__sinit>:
 800d090:	b510      	push	{r4, lr}
 800d092:	4604      	mov	r4, r0
 800d094:	f7ff fff0 	bl	800d078 <__sfp_lock_acquire>
 800d098:	6a23      	ldr	r3, [r4, #32]
 800d09a:	b11b      	cbz	r3, 800d0a4 <__sinit+0x14>
 800d09c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0a0:	f7ff bff0 	b.w	800d084 <__sfp_lock_release>
 800d0a4:	4b04      	ldr	r3, [pc, #16]	@ (800d0b8 <__sinit+0x28>)
 800d0a6:	6223      	str	r3, [r4, #32]
 800d0a8:	4b04      	ldr	r3, [pc, #16]	@ (800d0bc <__sinit+0x2c>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d1f5      	bne.n	800d09c <__sinit+0xc>
 800d0b0:	f7ff ffc4 	bl	800d03c <global_stdio_init.part.0>
 800d0b4:	e7f2      	b.n	800d09c <__sinit+0xc>
 800d0b6:	bf00      	nop
 800d0b8:	0800cffd 	.word	0x0800cffd
 800d0bc:	200062c4 	.word	0x200062c4

0800d0c0 <_fwalk_sglue>:
 800d0c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0c4:	4607      	mov	r7, r0
 800d0c6:	4688      	mov	r8, r1
 800d0c8:	4614      	mov	r4, r2
 800d0ca:	2600      	movs	r6, #0
 800d0cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0d0:	f1b9 0901 	subs.w	r9, r9, #1
 800d0d4:	d505      	bpl.n	800d0e2 <_fwalk_sglue+0x22>
 800d0d6:	6824      	ldr	r4, [r4, #0]
 800d0d8:	2c00      	cmp	r4, #0
 800d0da:	d1f7      	bne.n	800d0cc <_fwalk_sglue+0xc>
 800d0dc:	4630      	mov	r0, r6
 800d0de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0e2:	89ab      	ldrh	r3, [r5, #12]
 800d0e4:	2b01      	cmp	r3, #1
 800d0e6:	d907      	bls.n	800d0f8 <_fwalk_sglue+0x38>
 800d0e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0ec:	3301      	adds	r3, #1
 800d0ee:	d003      	beq.n	800d0f8 <_fwalk_sglue+0x38>
 800d0f0:	4629      	mov	r1, r5
 800d0f2:	4638      	mov	r0, r7
 800d0f4:	47c0      	blx	r8
 800d0f6:	4306      	orrs	r6, r0
 800d0f8:	3568      	adds	r5, #104	@ 0x68
 800d0fa:	e7e9      	b.n	800d0d0 <_fwalk_sglue+0x10>

0800d0fc <sniprintf>:
 800d0fc:	b40c      	push	{r2, r3}
 800d0fe:	b530      	push	{r4, r5, lr}
 800d100:	4b18      	ldr	r3, [pc, #96]	@ (800d164 <sniprintf+0x68>)
 800d102:	1e0c      	subs	r4, r1, #0
 800d104:	681d      	ldr	r5, [r3, #0]
 800d106:	b09d      	sub	sp, #116	@ 0x74
 800d108:	da08      	bge.n	800d11c <sniprintf+0x20>
 800d10a:	238b      	movs	r3, #139	@ 0x8b
 800d10c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d110:	602b      	str	r3, [r5, #0]
 800d112:	b01d      	add	sp, #116	@ 0x74
 800d114:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d118:	b002      	add	sp, #8
 800d11a:	4770      	bx	lr
 800d11c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d120:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d124:	f04f 0300 	mov.w	r3, #0
 800d128:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d12a:	bf0c      	ite	eq
 800d12c:	4623      	moveq	r3, r4
 800d12e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800d132:	9304      	str	r3, [sp, #16]
 800d134:	9307      	str	r3, [sp, #28]
 800d136:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d13a:	9002      	str	r0, [sp, #8]
 800d13c:	9006      	str	r0, [sp, #24]
 800d13e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d142:	4628      	mov	r0, r5
 800d144:	ab21      	add	r3, sp, #132	@ 0x84
 800d146:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d148:	a902      	add	r1, sp, #8
 800d14a:	9301      	str	r3, [sp, #4]
 800d14c:	f001 fc08 	bl	800e960 <_svfiprintf_r>
 800d150:	1c43      	adds	r3, r0, #1
 800d152:	bfbc      	itt	lt
 800d154:	238b      	movlt	r3, #139	@ 0x8b
 800d156:	602b      	strlt	r3, [r5, #0]
 800d158:	2c00      	cmp	r4, #0
 800d15a:	d0da      	beq.n	800d112 <sniprintf+0x16>
 800d15c:	2200      	movs	r2, #0
 800d15e:	9b02      	ldr	r3, [sp, #8]
 800d160:	701a      	strb	r2, [r3, #0]
 800d162:	e7d6      	b.n	800d112 <sniprintf+0x16>
 800d164:	200001cc 	.word	0x200001cc

0800d168 <__sread>:
 800d168:	b510      	push	{r4, lr}
 800d16a:	460c      	mov	r4, r1
 800d16c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d170:	f000 f86c 	bl	800d24c <_read_r>
 800d174:	2800      	cmp	r0, #0
 800d176:	bfab      	itete	ge
 800d178:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d17a:	89a3      	ldrhlt	r3, [r4, #12]
 800d17c:	181b      	addge	r3, r3, r0
 800d17e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d182:	bfac      	ite	ge
 800d184:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d186:	81a3      	strhlt	r3, [r4, #12]
 800d188:	bd10      	pop	{r4, pc}

0800d18a <__swrite>:
 800d18a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d18e:	461f      	mov	r7, r3
 800d190:	898b      	ldrh	r3, [r1, #12]
 800d192:	4605      	mov	r5, r0
 800d194:	05db      	lsls	r3, r3, #23
 800d196:	460c      	mov	r4, r1
 800d198:	4616      	mov	r6, r2
 800d19a:	d505      	bpl.n	800d1a8 <__swrite+0x1e>
 800d19c:	2302      	movs	r3, #2
 800d19e:	2200      	movs	r2, #0
 800d1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1a4:	f000 f840 	bl	800d228 <_lseek_r>
 800d1a8:	89a3      	ldrh	r3, [r4, #12]
 800d1aa:	4632      	mov	r2, r6
 800d1ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d1b0:	81a3      	strh	r3, [r4, #12]
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	463b      	mov	r3, r7
 800d1b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1be:	f000 b857 	b.w	800d270 <_write_r>

0800d1c2 <__sseek>:
 800d1c2:	b510      	push	{r4, lr}
 800d1c4:	460c      	mov	r4, r1
 800d1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1ca:	f000 f82d 	bl	800d228 <_lseek_r>
 800d1ce:	1c43      	adds	r3, r0, #1
 800d1d0:	89a3      	ldrh	r3, [r4, #12]
 800d1d2:	bf15      	itete	ne
 800d1d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d1d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d1da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d1de:	81a3      	strheq	r3, [r4, #12]
 800d1e0:	bf18      	it	ne
 800d1e2:	81a3      	strhne	r3, [r4, #12]
 800d1e4:	bd10      	pop	{r4, pc}

0800d1e6 <__sclose>:
 800d1e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1ea:	f000 b80d 	b.w	800d208 <_close_r>

0800d1ee <memset>:
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	4402      	add	r2, r0
 800d1f2:	4293      	cmp	r3, r2
 800d1f4:	d100      	bne.n	800d1f8 <memset+0xa>
 800d1f6:	4770      	bx	lr
 800d1f8:	f803 1b01 	strb.w	r1, [r3], #1
 800d1fc:	e7f9      	b.n	800d1f2 <memset+0x4>
	...

0800d200 <_localeconv_r>:
 800d200:	4800      	ldr	r0, [pc, #0]	@ (800d204 <_localeconv_r+0x4>)
 800d202:	4770      	bx	lr
 800d204:	2000030c 	.word	0x2000030c

0800d208 <_close_r>:
 800d208:	b538      	push	{r3, r4, r5, lr}
 800d20a:	2300      	movs	r3, #0
 800d20c:	4d05      	ldr	r5, [pc, #20]	@ (800d224 <_close_r+0x1c>)
 800d20e:	4604      	mov	r4, r0
 800d210:	4608      	mov	r0, r1
 800d212:	602b      	str	r3, [r5, #0]
 800d214:	f002 f8bc 	bl	800f390 <_close>
 800d218:	1c43      	adds	r3, r0, #1
 800d21a:	d102      	bne.n	800d222 <_close_r+0x1a>
 800d21c:	682b      	ldr	r3, [r5, #0]
 800d21e:	b103      	cbz	r3, 800d222 <_close_r+0x1a>
 800d220:	6023      	str	r3, [r4, #0]
 800d222:	bd38      	pop	{r3, r4, r5, pc}
 800d224:	200062c8 	.word	0x200062c8

0800d228 <_lseek_r>:
 800d228:	b538      	push	{r3, r4, r5, lr}
 800d22a:	4604      	mov	r4, r0
 800d22c:	4608      	mov	r0, r1
 800d22e:	4611      	mov	r1, r2
 800d230:	2200      	movs	r2, #0
 800d232:	4d05      	ldr	r5, [pc, #20]	@ (800d248 <_lseek_r+0x20>)
 800d234:	602a      	str	r2, [r5, #0]
 800d236:	461a      	mov	r2, r3
 800d238:	f002 f8d2 	bl	800f3e0 <_lseek>
 800d23c:	1c43      	adds	r3, r0, #1
 800d23e:	d102      	bne.n	800d246 <_lseek_r+0x1e>
 800d240:	682b      	ldr	r3, [r5, #0]
 800d242:	b103      	cbz	r3, 800d246 <_lseek_r+0x1e>
 800d244:	6023      	str	r3, [r4, #0]
 800d246:	bd38      	pop	{r3, r4, r5, pc}
 800d248:	200062c8 	.word	0x200062c8

0800d24c <_read_r>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	4604      	mov	r4, r0
 800d250:	4608      	mov	r0, r1
 800d252:	4611      	mov	r1, r2
 800d254:	2200      	movs	r2, #0
 800d256:	4d05      	ldr	r5, [pc, #20]	@ (800d26c <_read_r+0x20>)
 800d258:	602a      	str	r2, [r5, #0]
 800d25a:	461a      	mov	r2, r3
 800d25c:	f002 f8c8 	bl	800f3f0 <_read>
 800d260:	1c43      	adds	r3, r0, #1
 800d262:	d102      	bne.n	800d26a <_read_r+0x1e>
 800d264:	682b      	ldr	r3, [r5, #0]
 800d266:	b103      	cbz	r3, 800d26a <_read_r+0x1e>
 800d268:	6023      	str	r3, [r4, #0]
 800d26a:	bd38      	pop	{r3, r4, r5, pc}
 800d26c:	200062c8 	.word	0x200062c8

0800d270 <_write_r>:
 800d270:	b538      	push	{r3, r4, r5, lr}
 800d272:	4604      	mov	r4, r0
 800d274:	4608      	mov	r0, r1
 800d276:	4611      	mov	r1, r2
 800d278:	2200      	movs	r2, #0
 800d27a:	4d05      	ldr	r5, [pc, #20]	@ (800d290 <_write_r+0x20>)
 800d27c:	602a      	str	r2, [r5, #0]
 800d27e:	461a      	mov	r2, r3
 800d280:	f002 f8cc 	bl	800f41c <_write>
 800d284:	1c43      	adds	r3, r0, #1
 800d286:	d102      	bne.n	800d28e <_write_r+0x1e>
 800d288:	682b      	ldr	r3, [r5, #0]
 800d28a:	b103      	cbz	r3, 800d28e <_write_r+0x1e>
 800d28c:	6023      	str	r3, [r4, #0]
 800d28e:	bd38      	pop	{r3, r4, r5, pc}
 800d290:	200062c8 	.word	0x200062c8

0800d294 <__libc_init_array>:
 800d294:	b570      	push	{r4, r5, r6, lr}
 800d296:	2600      	movs	r6, #0
 800d298:	4d0c      	ldr	r5, [pc, #48]	@ (800d2cc <__libc_init_array+0x38>)
 800d29a:	4c0d      	ldr	r4, [pc, #52]	@ (800d2d0 <__libc_init_array+0x3c>)
 800d29c:	1b64      	subs	r4, r4, r5
 800d29e:	10a4      	asrs	r4, r4, #2
 800d2a0:	42a6      	cmp	r6, r4
 800d2a2:	d109      	bne.n	800d2b8 <__libc_init_array+0x24>
 800d2a4:	f002 f8c4 	bl	800f430 <_init>
 800d2a8:	2600      	movs	r6, #0
 800d2aa:	4d0a      	ldr	r5, [pc, #40]	@ (800d2d4 <__libc_init_array+0x40>)
 800d2ac:	4c0a      	ldr	r4, [pc, #40]	@ (800d2d8 <__libc_init_array+0x44>)
 800d2ae:	1b64      	subs	r4, r4, r5
 800d2b0:	10a4      	asrs	r4, r4, #2
 800d2b2:	42a6      	cmp	r6, r4
 800d2b4:	d105      	bne.n	800d2c2 <__libc_init_array+0x2e>
 800d2b6:	bd70      	pop	{r4, r5, r6, pc}
 800d2b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2bc:	4798      	blx	r3
 800d2be:	3601      	adds	r6, #1
 800d2c0:	e7ee      	b.n	800d2a0 <__libc_init_array+0xc>
 800d2c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2c6:	4798      	blx	r3
 800d2c8:	3601      	adds	r6, #1
 800d2ca:	e7f2      	b.n	800d2b2 <__libc_init_array+0x1e>
 800d2cc:	0800f8cc 	.word	0x0800f8cc
 800d2d0:	0800f8cc 	.word	0x0800f8cc
 800d2d4:	0800f8cc 	.word	0x0800f8cc
 800d2d8:	0800f8d0 	.word	0x0800f8d0

0800d2dc <__retarget_lock_init_recursive>:
 800d2dc:	4770      	bx	lr

0800d2de <__retarget_lock_acquire_recursive>:
 800d2de:	4770      	bx	lr

0800d2e0 <__retarget_lock_release_recursive>:
 800d2e0:	4770      	bx	lr

0800d2e2 <memchr>:
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	b510      	push	{r4, lr}
 800d2e6:	b2c9      	uxtb	r1, r1
 800d2e8:	4402      	add	r2, r0
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	d101      	bne.n	800d2f4 <memchr+0x12>
 800d2f0:	2000      	movs	r0, #0
 800d2f2:	e003      	b.n	800d2fc <memchr+0x1a>
 800d2f4:	7804      	ldrb	r4, [r0, #0]
 800d2f6:	3301      	adds	r3, #1
 800d2f8:	428c      	cmp	r4, r1
 800d2fa:	d1f6      	bne.n	800d2ea <memchr+0x8>
 800d2fc:	bd10      	pop	{r4, pc}

0800d2fe <quorem>:
 800d2fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d302:	6903      	ldr	r3, [r0, #16]
 800d304:	690c      	ldr	r4, [r1, #16]
 800d306:	4607      	mov	r7, r0
 800d308:	42a3      	cmp	r3, r4
 800d30a:	db7e      	blt.n	800d40a <quorem+0x10c>
 800d30c:	3c01      	subs	r4, #1
 800d30e:	00a3      	lsls	r3, r4, #2
 800d310:	f100 0514 	add.w	r5, r0, #20
 800d314:	f101 0814 	add.w	r8, r1, #20
 800d318:	9300      	str	r3, [sp, #0]
 800d31a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d31e:	9301      	str	r3, [sp, #4]
 800d320:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d324:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d328:	3301      	adds	r3, #1
 800d32a:	429a      	cmp	r2, r3
 800d32c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d330:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d334:	d32e      	bcc.n	800d394 <quorem+0x96>
 800d336:	f04f 0a00 	mov.w	sl, #0
 800d33a:	46c4      	mov	ip, r8
 800d33c:	46ae      	mov	lr, r5
 800d33e:	46d3      	mov	fp, sl
 800d340:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d344:	b298      	uxth	r0, r3
 800d346:	fb06 a000 	mla	r0, r6, r0, sl
 800d34a:	0c1b      	lsrs	r3, r3, #16
 800d34c:	0c02      	lsrs	r2, r0, #16
 800d34e:	fb06 2303 	mla	r3, r6, r3, r2
 800d352:	f8de 2000 	ldr.w	r2, [lr]
 800d356:	b280      	uxth	r0, r0
 800d358:	b292      	uxth	r2, r2
 800d35a:	1a12      	subs	r2, r2, r0
 800d35c:	445a      	add	r2, fp
 800d35e:	f8de 0000 	ldr.w	r0, [lr]
 800d362:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d366:	b29b      	uxth	r3, r3
 800d368:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d36c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d370:	b292      	uxth	r2, r2
 800d372:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d376:	45e1      	cmp	r9, ip
 800d378:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d37c:	f84e 2b04 	str.w	r2, [lr], #4
 800d380:	d2de      	bcs.n	800d340 <quorem+0x42>
 800d382:	9b00      	ldr	r3, [sp, #0]
 800d384:	58eb      	ldr	r3, [r5, r3]
 800d386:	b92b      	cbnz	r3, 800d394 <quorem+0x96>
 800d388:	9b01      	ldr	r3, [sp, #4]
 800d38a:	3b04      	subs	r3, #4
 800d38c:	429d      	cmp	r5, r3
 800d38e:	461a      	mov	r2, r3
 800d390:	d32f      	bcc.n	800d3f2 <quorem+0xf4>
 800d392:	613c      	str	r4, [r7, #16]
 800d394:	4638      	mov	r0, r7
 800d396:	f001 f97f 	bl	800e698 <__mcmp>
 800d39a:	2800      	cmp	r0, #0
 800d39c:	db25      	blt.n	800d3ea <quorem+0xec>
 800d39e:	4629      	mov	r1, r5
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	f858 2b04 	ldr.w	r2, [r8], #4
 800d3a6:	f8d1 c000 	ldr.w	ip, [r1]
 800d3aa:	fa1f fe82 	uxth.w	lr, r2
 800d3ae:	fa1f f38c 	uxth.w	r3, ip
 800d3b2:	eba3 030e 	sub.w	r3, r3, lr
 800d3b6:	4403      	add	r3, r0
 800d3b8:	0c12      	lsrs	r2, r2, #16
 800d3ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d3be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d3c2:	b29b      	uxth	r3, r3
 800d3c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3c8:	45c1      	cmp	r9, r8
 800d3ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d3ce:	f841 3b04 	str.w	r3, [r1], #4
 800d3d2:	d2e6      	bcs.n	800d3a2 <quorem+0xa4>
 800d3d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d3dc:	b922      	cbnz	r2, 800d3e8 <quorem+0xea>
 800d3de:	3b04      	subs	r3, #4
 800d3e0:	429d      	cmp	r5, r3
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	d30b      	bcc.n	800d3fe <quorem+0x100>
 800d3e6:	613c      	str	r4, [r7, #16]
 800d3e8:	3601      	adds	r6, #1
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	b003      	add	sp, #12
 800d3ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3f2:	6812      	ldr	r2, [r2, #0]
 800d3f4:	3b04      	subs	r3, #4
 800d3f6:	2a00      	cmp	r2, #0
 800d3f8:	d1cb      	bne.n	800d392 <quorem+0x94>
 800d3fa:	3c01      	subs	r4, #1
 800d3fc:	e7c6      	b.n	800d38c <quorem+0x8e>
 800d3fe:	6812      	ldr	r2, [r2, #0]
 800d400:	3b04      	subs	r3, #4
 800d402:	2a00      	cmp	r2, #0
 800d404:	d1ef      	bne.n	800d3e6 <quorem+0xe8>
 800d406:	3c01      	subs	r4, #1
 800d408:	e7ea      	b.n	800d3e0 <quorem+0xe2>
 800d40a:	2000      	movs	r0, #0
 800d40c:	e7ee      	b.n	800d3ec <quorem+0xee>
	...

0800d410 <_dtoa_r>:
 800d410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d414:	4614      	mov	r4, r2
 800d416:	461d      	mov	r5, r3
 800d418:	69c7      	ldr	r7, [r0, #28]
 800d41a:	b097      	sub	sp, #92	@ 0x5c
 800d41c:	4681      	mov	r9, r0
 800d41e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d422:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800d424:	b97f      	cbnz	r7, 800d446 <_dtoa_r+0x36>
 800d426:	2010      	movs	r0, #16
 800d428:	f000 fe0e 	bl	800e048 <malloc>
 800d42c:	4602      	mov	r2, r0
 800d42e:	f8c9 001c 	str.w	r0, [r9, #28]
 800d432:	b920      	cbnz	r0, 800d43e <_dtoa_r+0x2e>
 800d434:	21ef      	movs	r1, #239	@ 0xef
 800d436:	4bac      	ldr	r3, [pc, #688]	@ (800d6e8 <_dtoa_r+0x2d8>)
 800d438:	48ac      	ldr	r0, [pc, #688]	@ (800d6ec <_dtoa_r+0x2dc>)
 800d43a:	f001 fc6d 	bl	800ed18 <__assert_func>
 800d43e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d442:	6007      	str	r7, [r0, #0]
 800d444:	60c7      	str	r7, [r0, #12]
 800d446:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d44a:	6819      	ldr	r1, [r3, #0]
 800d44c:	b159      	cbz	r1, 800d466 <_dtoa_r+0x56>
 800d44e:	685a      	ldr	r2, [r3, #4]
 800d450:	2301      	movs	r3, #1
 800d452:	4093      	lsls	r3, r2
 800d454:	604a      	str	r2, [r1, #4]
 800d456:	608b      	str	r3, [r1, #8]
 800d458:	4648      	mov	r0, r9
 800d45a:	f000 feeb 	bl	800e234 <_Bfree>
 800d45e:	2200      	movs	r2, #0
 800d460:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d464:	601a      	str	r2, [r3, #0]
 800d466:	1e2b      	subs	r3, r5, #0
 800d468:	bfaf      	iteee	ge
 800d46a:	2300      	movge	r3, #0
 800d46c:	2201      	movlt	r2, #1
 800d46e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d472:	9307      	strlt	r3, [sp, #28]
 800d474:	bfa8      	it	ge
 800d476:	6033      	strge	r3, [r6, #0]
 800d478:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d47c:	4b9c      	ldr	r3, [pc, #624]	@ (800d6f0 <_dtoa_r+0x2e0>)
 800d47e:	bfb8      	it	lt
 800d480:	6032      	strlt	r2, [r6, #0]
 800d482:	ea33 0308 	bics.w	r3, r3, r8
 800d486:	d112      	bne.n	800d4ae <_dtoa_r+0x9e>
 800d488:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d48c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d48e:	6013      	str	r3, [r2, #0]
 800d490:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d494:	4323      	orrs	r3, r4
 800d496:	f000 855e 	beq.w	800df56 <_dtoa_r+0xb46>
 800d49a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d49c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d6f4 <_dtoa_r+0x2e4>
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	f000 8560 	beq.w	800df66 <_dtoa_r+0xb56>
 800d4a6:	f10a 0303 	add.w	r3, sl, #3
 800d4aa:	f000 bd5a 	b.w	800df62 <_dtoa_r+0xb52>
 800d4ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d4b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d4b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	2300      	movs	r3, #0
 800d4be:	f7f3 fadf 	bl	8000a80 <__aeabi_dcmpeq>
 800d4c2:	4607      	mov	r7, r0
 800d4c4:	b158      	cbz	r0, 800d4de <_dtoa_r+0xce>
 800d4c6:	2301      	movs	r3, #1
 800d4c8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d4ca:	6013      	str	r3, [r2, #0]
 800d4cc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d4ce:	b113      	cbz	r3, 800d4d6 <_dtoa_r+0xc6>
 800d4d0:	4b89      	ldr	r3, [pc, #548]	@ (800d6f8 <_dtoa_r+0x2e8>)
 800d4d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d4d4:	6013      	str	r3, [r2, #0]
 800d4d6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800d6fc <_dtoa_r+0x2ec>
 800d4da:	f000 bd44 	b.w	800df66 <_dtoa_r+0xb56>
 800d4de:	ab14      	add	r3, sp, #80	@ 0x50
 800d4e0:	9301      	str	r3, [sp, #4]
 800d4e2:	ab15      	add	r3, sp, #84	@ 0x54
 800d4e4:	9300      	str	r3, [sp, #0]
 800d4e6:	4648      	mov	r0, r9
 800d4e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d4ec:	f001 f984 	bl	800e7f8 <__d2b>
 800d4f0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800d4f4:	9003      	str	r0, [sp, #12]
 800d4f6:	2e00      	cmp	r6, #0
 800d4f8:	d078      	beq.n	800d5ec <_dtoa_r+0x1dc>
 800d4fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d500:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d508:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d50c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d510:	9712      	str	r7, [sp, #72]	@ 0x48
 800d512:	4619      	mov	r1, r3
 800d514:	2200      	movs	r2, #0
 800d516:	4b7a      	ldr	r3, [pc, #488]	@ (800d700 <_dtoa_r+0x2f0>)
 800d518:	f7f2 fe92 	bl	8000240 <__aeabi_dsub>
 800d51c:	a36c      	add	r3, pc, #432	@ (adr r3, 800d6d0 <_dtoa_r+0x2c0>)
 800d51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d522:	f7f3 f845 	bl	80005b0 <__aeabi_dmul>
 800d526:	a36c      	add	r3, pc, #432	@ (adr r3, 800d6d8 <_dtoa_r+0x2c8>)
 800d528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52c:	f7f2 fe8a 	bl	8000244 <__adddf3>
 800d530:	4604      	mov	r4, r0
 800d532:	4630      	mov	r0, r6
 800d534:	460d      	mov	r5, r1
 800d536:	f7f2 ffd1 	bl	80004dc <__aeabi_i2d>
 800d53a:	a369      	add	r3, pc, #420	@ (adr r3, 800d6e0 <_dtoa_r+0x2d0>)
 800d53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d540:	f7f3 f836 	bl	80005b0 <__aeabi_dmul>
 800d544:	4602      	mov	r2, r0
 800d546:	460b      	mov	r3, r1
 800d548:	4620      	mov	r0, r4
 800d54a:	4629      	mov	r1, r5
 800d54c:	f7f2 fe7a 	bl	8000244 <__adddf3>
 800d550:	4604      	mov	r4, r0
 800d552:	460d      	mov	r5, r1
 800d554:	f7f3 fadc 	bl	8000b10 <__aeabi_d2iz>
 800d558:	2200      	movs	r2, #0
 800d55a:	4607      	mov	r7, r0
 800d55c:	2300      	movs	r3, #0
 800d55e:	4620      	mov	r0, r4
 800d560:	4629      	mov	r1, r5
 800d562:	f7f3 fa97 	bl	8000a94 <__aeabi_dcmplt>
 800d566:	b140      	cbz	r0, 800d57a <_dtoa_r+0x16a>
 800d568:	4638      	mov	r0, r7
 800d56a:	f7f2 ffb7 	bl	80004dc <__aeabi_i2d>
 800d56e:	4622      	mov	r2, r4
 800d570:	462b      	mov	r3, r5
 800d572:	f7f3 fa85 	bl	8000a80 <__aeabi_dcmpeq>
 800d576:	b900      	cbnz	r0, 800d57a <_dtoa_r+0x16a>
 800d578:	3f01      	subs	r7, #1
 800d57a:	2f16      	cmp	r7, #22
 800d57c:	d854      	bhi.n	800d628 <_dtoa_r+0x218>
 800d57e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d582:	4b60      	ldr	r3, [pc, #384]	@ (800d704 <_dtoa_r+0x2f4>)
 800d584:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d58c:	f7f3 fa82 	bl	8000a94 <__aeabi_dcmplt>
 800d590:	2800      	cmp	r0, #0
 800d592:	d04b      	beq.n	800d62c <_dtoa_r+0x21c>
 800d594:	2300      	movs	r3, #0
 800d596:	3f01      	subs	r7, #1
 800d598:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d59a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d59c:	1b9b      	subs	r3, r3, r6
 800d59e:	1e5a      	subs	r2, r3, #1
 800d5a0:	bf49      	itett	mi
 800d5a2:	f1c3 0301 	rsbmi	r3, r3, #1
 800d5a6:	2300      	movpl	r3, #0
 800d5a8:	9304      	strmi	r3, [sp, #16]
 800d5aa:	2300      	movmi	r3, #0
 800d5ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5ae:	bf54      	ite	pl
 800d5b0:	9304      	strpl	r3, [sp, #16]
 800d5b2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800d5b4:	2f00      	cmp	r7, #0
 800d5b6:	db3b      	blt.n	800d630 <_dtoa_r+0x220>
 800d5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5ba:	970e      	str	r7, [sp, #56]	@ 0x38
 800d5bc:	443b      	add	r3, r7
 800d5be:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d5c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d5c6:	2b09      	cmp	r3, #9
 800d5c8:	d865      	bhi.n	800d696 <_dtoa_r+0x286>
 800d5ca:	2b05      	cmp	r3, #5
 800d5cc:	bfc4      	itt	gt
 800d5ce:	3b04      	subgt	r3, #4
 800d5d0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800d5d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d5d4:	bfc8      	it	gt
 800d5d6:	2400      	movgt	r4, #0
 800d5d8:	f1a3 0302 	sub.w	r3, r3, #2
 800d5dc:	bfd8      	it	le
 800d5de:	2401      	movle	r4, #1
 800d5e0:	2b03      	cmp	r3, #3
 800d5e2:	d864      	bhi.n	800d6ae <_dtoa_r+0x29e>
 800d5e4:	e8df f003 	tbb	[pc, r3]
 800d5e8:	2c385553 	.word	0x2c385553
 800d5ec:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d5f0:	441e      	add	r6, r3
 800d5f2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d5f6:	2b20      	cmp	r3, #32
 800d5f8:	bfc1      	itttt	gt
 800d5fa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d5fe:	fa08 f803 	lslgt.w	r8, r8, r3
 800d602:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d606:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d60a:	bfd6      	itet	le
 800d60c:	f1c3 0320 	rsble	r3, r3, #32
 800d610:	ea48 0003 	orrgt.w	r0, r8, r3
 800d614:	fa04 f003 	lslle.w	r0, r4, r3
 800d618:	f7f2 ff50 	bl	80004bc <__aeabi_ui2d>
 800d61c:	2201      	movs	r2, #1
 800d61e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d622:	3e01      	subs	r6, #1
 800d624:	9212      	str	r2, [sp, #72]	@ 0x48
 800d626:	e774      	b.n	800d512 <_dtoa_r+0x102>
 800d628:	2301      	movs	r3, #1
 800d62a:	e7b5      	b.n	800d598 <_dtoa_r+0x188>
 800d62c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d62e:	e7b4      	b.n	800d59a <_dtoa_r+0x18a>
 800d630:	9b04      	ldr	r3, [sp, #16]
 800d632:	1bdb      	subs	r3, r3, r7
 800d634:	9304      	str	r3, [sp, #16]
 800d636:	427b      	negs	r3, r7
 800d638:	930a      	str	r3, [sp, #40]	@ 0x28
 800d63a:	2300      	movs	r3, #0
 800d63c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d63e:	e7c1      	b.n	800d5c4 <_dtoa_r+0x1b4>
 800d640:	2301      	movs	r3, #1
 800d642:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d644:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d646:	eb07 0b03 	add.w	fp, r7, r3
 800d64a:	f10b 0301 	add.w	r3, fp, #1
 800d64e:	2b01      	cmp	r3, #1
 800d650:	9308      	str	r3, [sp, #32]
 800d652:	bfb8      	it	lt
 800d654:	2301      	movlt	r3, #1
 800d656:	e006      	b.n	800d666 <_dtoa_r+0x256>
 800d658:	2301      	movs	r3, #1
 800d65a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d65c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d65e:	2b00      	cmp	r3, #0
 800d660:	dd28      	ble.n	800d6b4 <_dtoa_r+0x2a4>
 800d662:	469b      	mov	fp, r3
 800d664:	9308      	str	r3, [sp, #32]
 800d666:	2100      	movs	r1, #0
 800d668:	2204      	movs	r2, #4
 800d66a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d66e:	f102 0514 	add.w	r5, r2, #20
 800d672:	429d      	cmp	r5, r3
 800d674:	d926      	bls.n	800d6c4 <_dtoa_r+0x2b4>
 800d676:	6041      	str	r1, [r0, #4]
 800d678:	4648      	mov	r0, r9
 800d67a:	f000 fd9b 	bl	800e1b4 <_Balloc>
 800d67e:	4682      	mov	sl, r0
 800d680:	2800      	cmp	r0, #0
 800d682:	d143      	bne.n	800d70c <_dtoa_r+0x2fc>
 800d684:	4602      	mov	r2, r0
 800d686:	f240 11af 	movw	r1, #431	@ 0x1af
 800d68a:	4b1f      	ldr	r3, [pc, #124]	@ (800d708 <_dtoa_r+0x2f8>)
 800d68c:	e6d4      	b.n	800d438 <_dtoa_r+0x28>
 800d68e:	2300      	movs	r3, #0
 800d690:	e7e3      	b.n	800d65a <_dtoa_r+0x24a>
 800d692:	2300      	movs	r3, #0
 800d694:	e7d5      	b.n	800d642 <_dtoa_r+0x232>
 800d696:	2401      	movs	r4, #1
 800d698:	2300      	movs	r3, #0
 800d69a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d69c:	9320      	str	r3, [sp, #128]	@ 0x80
 800d69e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	2312      	movs	r3, #18
 800d6a6:	f8cd b020 	str.w	fp, [sp, #32]
 800d6aa:	9221      	str	r2, [sp, #132]	@ 0x84
 800d6ac:	e7db      	b.n	800d666 <_dtoa_r+0x256>
 800d6ae:	2301      	movs	r3, #1
 800d6b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6b2:	e7f4      	b.n	800d69e <_dtoa_r+0x28e>
 800d6b4:	f04f 0b01 	mov.w	fp, #1
 800d6b8:	465b      	mov	r3, fp
 800d6ba:	f8cd b020 	str.w	fp, [sp, #32]
 800d6be:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800d6c2:	e7d0      	b.n	800d666 <_dtoa_r+0x256>
 800d6c4:	3101      	adds	r1, #1
 800d6c6:	0052      	lsls	r2, r2, #1
 800d6c8:	e7d1      	b.n	800d66e <_dtoa_r+0x25e>
 800d6ca:	bf00      	nop
 800d6cc:	f3af 8000 	nop.w
 800d6d0:	636f4361 	.word	0x636f4361
 800d6d4:	3fd287a7 	.word	0x3fd287a7
 800d6d8:	8b60c8b3 	.word	0x8b60c8b3
 800d6dc:	3fc68a28 	.word	0x3fc68a28
 800d6e0:	509f79fb 	.word	0x509f79fb
 800d6e4:	3fd34413 	.word	0x3fd34413
 800d6e8:	0800f58f 	.word	0x0800f58f
 800d6ec:	0800f5a6 	.word	0x0800f5a6
 800d6f0:	7ff00000 	.word	0x7ff00000
 800d6f4:	0800f58b 	.word	0x0800f58b
 800d6f8:	0800f55f 	.word	0x0800f55f
 800d6fc:	0800f55e 	.word	0x0800f55e
 800d700:	3ff80000 	.word	0x3ff80000
 800d704:	0800f6f8 	.word	0x0800f6f8
 800d708:	0800f5fe 	.word	0x0800f5fe
 800d70c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d710:	6018      	str	r0, [r3, #0]
 800d712:	9b08      	ldr	r3, [sp, #32]
 800d714:	2b0e      	cmp	r3, #14
 800d716:	f200 80a1 	bhi.w	800d85c <_dtoa_r+0x44c>
 800d71a:	2c00      	cmp	r4, #0
 800d71c:	f000 809e 	beq.w	800d85c <_dtoa_r+0x44c>
 800d720:	2f00      	cmp	r7, #0
 800d722:	dd33      	ble.n	800d78c <_dtoa_r+0x37c>
 800d724:	4b9c      	ldr	r3, [pc, #624]	@ (800d998 <_dtoa_r+0x588>)
 800d726:	f007 020f 	and.w	r2, r7, #15
 800d72a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d72e:	05f8      	lsls	r0, r7, #23
 800d730:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d734:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800d738:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d73c:	d516      	bpl.n	800d76c <_dtoa_r+0x35c>
 800d73e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d742:	4b96      	ldr	r3, [pc, #600]	@ (800d99c <_dtoa_r+0x58c>)
 800d744:	2603      	movs	r6, #3
 800d746:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d74a:	f7f3 f85b 	bl	8000804 <__aeabi_ddiv>
 800d74e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d752:	f004 040f 	and.w	r4, r4, #15
 800d756:	4d91      	ldr	r5, [pc, #580]	@ (800d99c <_dtoa_r+0x58c>)
 800d758:	b954      	cbnz	r4, 800d770 <_dtoa_r+0x360>
 800d75a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d75e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d762:	f7f3 f84f 	bl	8000804 <__aeabi_ddiv>
 800d766:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d76a:	e028      	b.n	800d7be <_dtoa_r+0x3ae>
 800d76c:	2602      	movs	r6, #2
 800d76e:	e7f2      	b.n	800d756 <_dtoa_r+0x346>
 800d770:	07e1      	lsls	r1, r4, #31
 800d772:	d508      	bpl.n	800d786 <_dtoa_r+0x376>
 800d774:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d778:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d77c:	f7f2 ff18 	bl	80005b0 <__aeabi_dmul>
 800d780:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d784:	3601      	adds	r6, #1
 800d786:	1064      	asrs	r4, r4, #1
 800d788:	3508      	adds	r5, #8
 800d78a:	e7e5      	b.n	800d758 <_dtoa_r+0x348>
 800d78c:	f000 80af 	beq.w	800d8ee <_dtoa_r+0x4de>
 800d790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d794:	427c      	negs	r4, r7
 800d796:	4b80      	ldr	r3, [pc, #512]	@ (800d998 <_dtoa_r+0x588>)
 800d798:	f004 020f 	and.w	r2, r4, #15
 800d79c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a4:	f7f2 ff04 	bl	80005b0 <__aeabi_dmul>
 800d7a8:	2602      	movs	r6, #2
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d7b0:	4d7a      	ldr	r5, [pc, #488]	@ (800d99c <_dtoa_r+0x58c>)
 800d7b2:	1124      	asrs	r4, r4, #4
 800d7b4:	2c00      	cmp	r4, #0
 800d7b6:	f040 808f 	bne.w	800d8d8 <_dtoa_r+0x4c8>
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d1d3      	bne.n	800d766 <_dtoa_r+0x356>
 800d7be:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800d7c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	f000 8094 	beq.w	800d8f2 <_dtoa_r+0x4e2>
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	4629      	mov	r1, r5
 800d7d0:	4b73      	ldr	r3, [pc, #460]	@ (800d9a0 <_dtoa_r+0x590>)
 800d7d2:	f7f3 f95f 	bl	8000a94 <__aeabi_dcmplt>
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	f000 808b 	beq.w	800d8f2 <_dtoa_r+0x4e2>
 800d7dc:	9b08      	ldr	r3, [sp, #32]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	f000 8087 	beq.w	800d8f2 <_dtoa_r+0x4e2>
 800d7e4:	f1bb 0f00 	cmp.w	fp, #0
 800d7e8:	dd34      	ble.n	800d854 <_dtoa_r+0x444>
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	4629      	mov	r1, r5
 800d7f0:	4b6c      	ldr	r3, [pc, #432]	@ (800d9a4 <_dtoa_r+0x594>)
 800d7f2:	f7f2 fedd 	bl	80005b0 <__aeabi_dmul>
 800d7f6:	465c      	mov	r4, fp
 800d7f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d7fc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d800:	3601      	adds	r6, #1
 800d802:	4630      	mov	r0, r6
 800d804:	f7f2 fe6a 	bl	80004dc <__aeabi_i2d>
 800d808:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d80c:	f7f2 fed0 	bl	80005b0 <__aeabi_dmul>
 800d810:	2200      	movs	r2, #0
 800d812:	4b65      	ldr	r3, [pc, #404]	@ (800d9a8 <_dtoa_r+0x598>)
 800d814:	f7f2 fd16 	bl	8000244 <__adddf3>
 800d818:	4605      	mov	r5, r0
 800d81a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d81e:	2c00      	cmp	r4, #0
 800d820:	d16a      	bne.n	800d8f8 <_dtoa_r+0x4e8>
 800d822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d826:	2200      	movs	r2, #0
 800d828:	4b60      	ldr	r3, [pc, #384]	@ (800d9ac <_dtoa_r+0x59c>)
 800d82a:	f7f2 fd09 	bl	8000240 <__aeabi_dsub>
 800d82e:	4602      	mov	r2, r0
 800d830:	460b      	mov	r3, r1
 800d832:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d836:	462a      	mov	r2, r5
 800d838:	4633      	mov	r3, r6
 800d83a:	f7f3 f949 	bl	8000ad0 <__aeabi_dcmpgt>
 800d83e:	2800      	cmp	r0, #0
 800d840:	f040 8298 	bne.w	800dd74 <_dtoa_r+0x964>
 800d844:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d848:	462a      	mov	r2, r5
 800d84a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d84e:	f7f3 f921 	bl	8000a94 <__aeabi_dcmplt>
 800d852:	bb38      	cbnz	r0, 800d8a4 <_dtoa_r+0x494>
 800d854:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d858:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d85c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d85e:	2b00      	cmp	r3, #0
 800d860:	f2c0 8157 	blt.w	800db12 <_dtoa_r+0x702>
 800d864:	2f0e      	cmp	r7, #14
 800d866:	f300 8154 	bgt.w	800db12 <_dtoa_r+0x702>
 800d86a:	4b4b      	ldr	r3, [pc, #300]	@ (800d998 <_dtoa_r+0x588>)
 800d86c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d870:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d874:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d878:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	f280 80e5 	bge.w	800da4a <_dtoa_r+0x63a>
 800d880:	9b08      	ldr	r3, [sp, #32]
 800d882:	2b00      	cmp	r3, #0
 800d884:	f300 80e1 	bgt.w	800da4a <_dtoa_r+0x63a>
 800d888:	d10c      	bne.n	800d8a4 <_dtoa_r+0x494>
 800d88a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d88e:	2200      	movs	r2, #0
 800d890:	4b46      	ldr	r3, [pc, #280]	@ (800d9ac <_dtoa_r+0x59c>)
 800d892:	f7f2 fe8d 	bl	80005b0 <__aeabi_dmul>
 800d896:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d89a:	f7f3 f90f 	bl	8000abc <__aeabi_dcmpge>
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	f000 8266 	beq.w	800dd70 <_dtoa_r+0x960>
 800d8a4:	2400      	movs	r4, #0
 800d8a6:	4625      	mov	r5, r4
 800d8a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d8aa:	4656      	mov	r6, sl
 800d8ac:	ea6f 0803 	mvn.w	r8, r3
 800d8b0:	2700      	movs	r7, #0
 800d8b2:	4621      	mov	r1, r4
 800d8b4:	4648      	mov	r0, r9
 800d8b6:	f000 fcbd 	bl	800e234 <_Bfree>
 800d8ba:	2d00      	cmp	r5, #0
 800d8bc:	f000 80bd 	beq.w	800da3a <_dtoa_r+0x62a>
 800d8c0:	b12f      	cbz	r7, 800d8ce <_dtoa_r+0x4be>
 800d8c2:	42af      	cmp	r7, r5
 800d8c4:	d003      	beq.n	800d8ce <_dtoa_r+0x4be>
 800d8c6:	4639      	mov	r1, r7
 800d8c8:	4648      	mov	r0, r9
 800d8ca:	f000 fcb3 	bl	800e234 <_Bfree>
 800d8ce:	4629      	mov	r1, r5
 800d8d0:	4648      	mov	r0, r9
 800d8d2:	f000 fcaf 	bl	800e234 <_Bfree>
 800d8d6:	e0b0      	b.n	800da3a <_dtoa_r+0x62a>
 800d8d8:	07e2      	lsls	r2, r4, #31
 800d8da:	d505      	bpl.n	800d8e8 <_dtoa_r+0x4d8>
 800d8dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d8e0:	f7f2 fe66 	bl	80005b0 <__aeabi_dmul>
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	3601      	adds	r6, #1
 800d8e8:	1064      	asrs	r4, r4, #1
 800d8ea:	3508      	adds	r5, #8
 800d8ec:	e762      	b.n	800d7b4 <_dtoa_r+0x3a4>
 800d8ee:	2602      	movs	r6, #2
 800d8f0:	e765      	b.n	800d7be <_dtoa_r+0x3ae>
 800d8f2:	46b8      	mov	r8, r7
 800d8f4:	9c08      	ldr	r4, [sp, #32]
 800d8f6:	e784      	b.n	800d802 <_dtoa_r+0x3f2>
 800d8f8:	4b27      	ldr	r3, [pc, #156]	@ (800d998 <_dtoa_r+0x588>)
 800d8fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d8fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d900:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d904:	4454      	add	r4, sl
 800d906:	2900      	cmp	r1, #0
 800d908:	d054      	beq.n	800d9b4 <_dtoa_r+0x5a4>
 800d90a:	2000      	movs	r0, #0
 800d90c:	4928      	ldr	r1, [pc, #160]	@ (800d9b0 <_dtoa_r+0x5a0>)
 800d90e:	f7f2 ff79 	bl	8000804 <__aeabi_ddiv>
 800d912:	4633      	mov	r3, r6
 800d914:	462a      	mov	r2, r5
 800d916:	f7f2 fc93 	bl	8000240 <__aeabi_dsub>
 800d91a:	4656      	mov	r6, sl
 800d91c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d920:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d924:	f7f3 f8f4 	bl	8000b10 <__aeabi_d2iz>
 800d928:	4605      	mov	r5, r0
 800d92a:	f7f2 fdd7 	bl	80004dc <__aeabi_i2d>
 800d92e:	4602      	mov	r2, r0
 800d930:	460b      	mov	r3, r1
 800d932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d936:	f7f2 fc83 	bl	8000240 <__aeabi_dsub>
 800d93a:	4602      	mov	r2, r0
 800d93c:	460b      	mov	r3, r1
 800d93e:	3530      	adds	r5, #48	@ 0x30
 800d940:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d944:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d948:	f806 5b01 	strb.w	r5, [r6], #1
 800d94c:	f7f3 f8a2 	bl	8000a94 <__aeabi_dcmplt>
 800d950:	2800      	cmp	r0, #0
 800d952:	d172      	bne.n	800da3a <_dtoa_r+0x62a>
 800d954:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d958:	2000      	movs	r0, #0
 800d95a:	4911      	ldr	r1, [pc, #68]	@ (800d9a0 <_dtoa_r+0x590>)
 800d95c:	f7f2 fc70 	bl	8000240 <__aeabi_dsub>
 800d960:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d964:	f7f3 f896 	bl	8000a94 <__aeabi_dcmplt>
 800d968:	2800      	cmp	r0, #0
 800d96a:	f040 80b4 	bne.w	800dad6 <_dtoa_r+0x6c6>
 800d96e:	42a6      	cmp	r6, r4
 800d970:	f43f af70 	beq.w	800d854 <_dtoa_r+0x444>
 800d974:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d978:	2200      	movs	r2, #0
 800d97a:	4b0a      	ldr	r3, [pc, #40]	@ (800d9a4 <_dtoa_r+0x594>)
 800d97c:	f7f2 fe18 	bl	80005b0 <__aeabi_dmul>
 800d980:	2200      	movs	r2, #0
 800d982:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d98a:	4b06      	ldr	r3, [pc, #24]	@ (800d9a4 <_dtoa_r+0x594>)
 800d98c:	f7f2 fe10 	bl	80005b0 <__aeabi_dmul>
 800d990:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d994:	e7c4      	b.n	800d920 <_dtoa_r+0x510>
 800d996:	bf00      	nop
 800d998:	0800f6f8 	.word	0x0800f6f8
 800d99c:	0800f6d0 	.word	0x0800f6d0
 800d9a0:	3ff00000 	.word	0x3ff00000
 800d9a4:	40240000 	.word	0x40240000
 800d9a8:	401c0000 	.word	0x401c0000
 800d9ac:	40140000 	.word	0x40140000
 800d9b0:	3fe00000 	.word	0x3fe00000
 800d9b4:	4631      	mov	r1, r6
 800d9b6:	4628      	mov	r0, r5
 800d9b8:	f7f2 fdfa 	bl	80005b0 <__aeabi_dmul>
 800d9bc:	4656      	mov	r6, sl
 800d9be:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d9c2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d9c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9c8:	f7f3 f8a2 	bl	8000b10 <__aeabi_d2iz>
 800d9cc:	4605      	mov	r5, r0
 800d9ce:	f7f2 fd85 	bl	80004dc <__aeabi_i2d>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	460b      	mov	r3, r1
 800d9d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9da:	f7f2 fc31 	bl	8000240 <__aeabi_dsub>
 800d9de:	4602      	mov	r2, r0
 800d9e0:	460b      	mov	r3, r1
 800d9e2:	3530      	adds	r5, #48	@ 0x30
 800d9e4:	f806 5b01 	strb.w	r5, [r6], #1
 800d9e8:	42a6      	cmp	r6, r4
 800d9ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d9ee:	f04f 0200 	mov.w	r2, #0
 800d9f2:	d124      	bne.n	800da3e <_dtoa_r+0x62e>
 800d9f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d9f8:	4bae      	ldr	r3, [pc, #696]	@ (800dcb4 <_dtoa_r+0x8a4>)
 800d9fa:	f7f2 fc23 	bl	8000244 <__adddf3>
 800d9fe:	4602      	mov	r2, r0
 800da00:	460b      	mov	r3, r1
 800da02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da06:	f7f3 f863 	bl	8000ad0 <__aeabi_dcmpgt>
 800da0a:	2800      	cmp	r0, #0
 800da0c:	d163      	bne.n	800dad6 <_dtoa_r+0x6c6>
 800da0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800da12:	2000      	movs	r0, #0
 800da14:	49a7      	ldr	r1, [pc, #668]	@ (800dcb4 <_dtoa_r+0x8a4>)
 800da16:	f7f2 fc13 	bl	8000240 <__aeabi_dsub>
 800da1a:	4602      	mov	r2, r0
 800da1c:	460b      	mov	r3, r1
 800da1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da22:	f7f3 f837 	bl	8000a94 <__aeabi_dcmplt>
 800da26:	2800      	cmp	r0, #0
 800da28:	f43f af14 	beq.w	800d854 <_dtoa_r+0x444>
 800da2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800da2e:	1e73      	subs	r3, r6, #1
 800da30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800da32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da36:	2b30      	cmp	r3, #48	@ 0x30
 800da38:	d0f8      	beq.n	800da2c <_dtoa_r+0x61c>
 800da3a:	4647      	mov	r7, r8
 800da3c:	e03b      	b.n	800dab6 <_dtoa_r+0x6a6>
 800da3e:	4b9e      	ldr	r3, [pc, #632]	@ (800dcb8 <_dtoa_r+0x8a8>)
 800da40:	f7f2 fdb6 	bl	80005b0 <__aeabi_dmul>
 800da44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da48:	e7bc      	b.n	800d9c4 <_dtoa_r+0x5b4>
 800da4a:	4656      	mov	r6, sl
 800da4c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800da50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da54:	4620      	mov	r0, r4
 800da56:	4629      	mov	r1, r5
 800da58:	f7f2 fed4 	bl	8000804 <__aeabi_ddiv>
 800da5c:	f7f3 f858 	bl	8000b10 <__aeabi_d2iz>
 800da60:	4680      	mov	r8, r0
 800da62:	f7f2 fd3b 	bl	80004dc <__aeabi_i2d>
 800da66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da6a:	f7f2 fda1 	bl	80005b0 <__aeabi_dmul>
 800da6e:	4602      	mov	r2, r0
 800da70:	460b      	mov	r3, r1
 800da72:	4620      	mov	r0, r4
 800da74:	4629      	mov	r1, r5
 800da76:	f7f2 fbe3 	bl	8000240 <__aeabi_dsub>
 800da7a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800da7e:	9d08      	ldr	r5, [sp, #32]
 800da80:	f806 4b01 	strb.w	r4, [r6], #1
 800da84:	eba6 040a 	sub.w	r4, r6, sl
 800da88:	42a5      	cmp	r5, r4
 800da8a:	4602      	mov	r2, r0
 800da8c:	460b      	mov	r3, r1
 800da8e:	d133      	bne.n	800daf8 <_dtoa_r+0x6e8>
 800da90:	f7f2 fbd8 	bl	8000244 <__adddf3>
 800da94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da98:	4604      	mov	r4, r0
 800da9a:	460d      	mov	r5, r1
 800da9c:	f7f3 f818 	bl	8000ad0 <__aeabi_dcmpgt>
 800daa0:	b9c0      	cbnz	r0, 800dad4 <_dtoa_r+0x6c4>
 800daa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800daa6:	4620      	mov	r0, r4
 800daa8:	4629      	mov	r1, r5
 800daaa:	f7f2 ffe9 	bl	8000a80 <__aeabi_dcmpeq>
 800daae:	b110      	cbz	r0, 800dab6 <_dtoa_r+0x6a6>
 800dab0:	f018 0f01 	tst.w	r8, #1
 800dab4:	d10e      	bne.n	800dad4 <_dtoa_r+0x6c4>
 800dab6:	4648      	mov	r0, r9
 800dab8:	9903      	ldr	r1, [sp, #12]
 800daba:	f000 fbbb 	bl	800e234 <_Bfree>
 800dabe:	2300      	movs	r3, #0
 800dac0:	7033      	strb	r3, [r6, #0]
 800dac2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800dac4:	3701      	adds	r7, #1
 800dac6:	601f      	str	r7, [r3, #0]
 800dac8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800daca:	2b00      	cmp	r3, #0
 800dacc:	f000 824b 	beq.w	800df66 <_dtoa_r+0xb56>
 800dad0:	601e      	str	r6, [r3, #0]
 800dad2:	e248      	b.n	800df66 <_dtoa_r+0xb56>
 800dad4:	46b8      	mov	r8, r7
 800dad6:	4633      	mov	r3, r6
 800dad8:	461e      	mov	r6, r3
 800dada:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dade:	2a39      	cmp	r2, #57	@ 0x39
 800dae0:	d106      	bne.n	800daf0 <_dtoa_r+0x6e0>
 800dae2:	459a      	cmp	sl, r3
 800dae4:	d1f8      	bne.n	800dad8 <_dtoa_r+0x6c8>
 800dae6:	2230      	movs	r2, #48	@ 0x30
 800dae8:	f108 0801 	add.w	r8, r8, #1
 800daec:	f88a 2000 	strb.w	r2, [sl]
 800daf0:	781a      	ldrb	r2, [r3, #0]
 800daf2:	3201      	adds	r2, #1
 800daf4:	701a      	strb	r2, [r3, #0]
 800daf6:	e7a0      	b.n	800da3a <_dtoa_r+0x62a>
 800daf8:	2200      	movs	r2, #0
 800dafa:	4b6f      	ldr	r3, [pc, #444]	@ (800dcb8 <_dtoa_r+0x8a8>)
 800dafc:	f7f2 fd58 	bl	80005b0 <__aeabi_dmul>
 800db00:	2200      	movs	r2, #0
 800db02:	2300      	movs	r3, #0
 800db04:	4604      	mov	r4, r0
 800db06:	460d      	mov	r5, r1
 800db08:	f7f2 ffba 	bl	8000a80 <__aeabi_dcmpeq>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	d09f      	beq.n	800da50 <_dtoa_r+0x640>
 800db10:	e7d1      	b.n	800dab6 <_dtoa_r+0x6a6>
 800db12:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800db14:	2a00      	cmp	r2, #0
 800db16:	f000 80ea 	beq.w	800dcee <_dtoa_r+0x8de>
 800db1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800db1c:	2a01      	cmp	r2, #1
 800db1e:	f300 80cd 	bgt.w	800dcbc <_dtoa_r+0x8ac>
 800db22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800db24:	2a00      	cmp	r2, #0
 800db26:	f000 80c1 	beq.w	800dcac <_dtoa_r+0x89c>
 800db2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800db2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800db30:	9e04      	ldr	r6, [sp, #16]
 800db32:	9a04      	ldr	r2, [sp, #16]
 800db34:	2101      	movs	r1, #1
 800db36:	441a      	add	r2, r3
 800db38:	9204      	str	r2, [sp, #16]
 800db3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db3c:	4648      	mov	r0, r9
 800db3e:	441a      	add	r2, r3
 800db40:	9209      	str	r2, [sp, #36]	@ 0x24
 800db42:	f000 fc2b 	bl	800e39c <__i2b>
 800db46:	4605      	mov	r5, r0
 800db48:	b166      	cbz	r6, 800db64 <_dtoa_r+0x754>
 800db4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	dd09      	ble.n	800db64 <_dtoa_r+0x754>
 800db50:	42b3      	cmp	r3, r6
 800db52:	bfa8      	it	ge
 800db54:	4633      	movge	r3, r6
 800db56:	9a04      	ldr	r2, [sp, #16]
 800db58:	1af6      	subs	r6, r6, r3
 800db5a:	1ad2      	subs	r2, r2, r3
 800db5c:	9204      	str	r2, [sp, #16]
 800db5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db60:	1ad3      	subs	r3, r2, r3
 800db62:	9309      	str	r3, [sp, #36]	@ 0x24
 800db64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db66:	b30b      	cbz	r3, 800dbac <_dtoa_r+0x79c>
 800db68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	f000 80c6 	beq.w	800dcfc <_dtoa_r+0x8ec>
 800db70:	2c00      	cmp	r4, #0
 800db72:	f000 80c0 	beq.w	800dcf6 <_dtoa_r+0x8e6>
 800db76:	4629      	mov	r1, r5
 800db78:	4622      	mov	r2, r4
 800db7a:	4648      	mov	r0, r9
 800db7c:	f000 fcc6 	bl	800e50c <__pow5mult>
 800db80:	9a03      	ldr	r2, [sp, #12]
 800db82:	4601      	mov	r1, r0
 800db84:	4605      	mov	r5, r0
 800db86:	4648      	mov	r0, r9
 800db88:	f000 fc1e 	bl	800e3c8 <__multiply>
 800db8c:	9903      	ldr	r1, [sp, #12]
 800db8e:	4680      	mov	r8, r0
 800db90:	4648      	mov	r0, r9
 800db92:	f000 fb4f 	bl	800e234 <_Bfree>
 800db96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db98:	1b1b      	subs	r3, r3, r4
 800db9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800db9c:	f000 80b1 	beq.w	800dd02 <_dtoa_r+0x8f2>
 800dba0:	4641      	mov	r1, r8
 800dba2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dba4:	4648      	mov	r0, r9
 800dba6:	f000 fcb1 	bl	800e50c <__pow5mult>
 800dbaa:	9003      	str	r0, [sp, #12]
 800dbac:	2101      	movs	r1, #1
 800dbae:	4648      	mov	r0, r9
 800dbb0:	f000 fbf4 	bl	800e39c <__i2b>
 800dbb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	f000 81d8 	beq.w	800df6e <_dtoa_r+0xb5e>
 800dbbe:	461a      	mov	r2, r3
 800dbc0:	4601      	mov	r1, r0
 800dbc2:	4648      	mov	r0, r9
 800dbc4:	f000 fca2 	bl	800e50c <__pow5mult>
 800dbc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dbca:	4604      	mov	r4, r0
 800dbcc:	2b01      	cmp	r3, #1
 800dbce:	f300 809f 	bgt.w	800dd10 <_dtoa_r+0x900>
 800dbd2:	9b06      	ldr	r3, [sp, #24]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	f040 8097 	bne.w	800dd08 <_dtoa_r+0x8f8>
 800dbda:	9b07      	ldr	r3, [sp, #28]
 800dbdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f040 8093 	bne.w	800dd0c <_dtoa_r+0x8fc>
 800dbe6:	9b07      	ldr	r3, [sp, #28]
 800dbe8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dbec:	0d1b      	lsrs	r3, r3, #20
 800dbee:	051b      	lsls	r3, r3, #20
 800dbf0:	b133      	cbz	r3, 800dc00 <_dtoa_r+0x7f0>
 800dbf2:	9b04      	ldr	r3, [sp, #16]
 800dbf4:	3301      	adds	r3, #1
 800dbf6:	9304      	str	r3, [sp, #16]
 800dbf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbfa:	3301      	adds	r3, #1
 800dbfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbfe:	2301      	movs	r3, #1
 800dc00:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	f000 81b8 	beq.w	800df7a <_dtoa_r+0xb6a>
 800dc0a:	6923      	ldr	r3, [r4, #16]
 800dc0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc10:	6918      	ldr	r0, [r3, #16]
 800dc12:	f000 fb77 	bl	800e304 <__hi0bits>
 800dc16:	f1c0 0020 	rsb	r0, r0, #32
 800dc1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc1c:	4418      	add	r0, r3
 800dc1e:	f010 001f 	ands.w	r0, r0, #31
 800dc22:	f000 8082 	beq.w	800dd2a <_dtoa_r+0x91a>
 800dc26:	f1c0 0320 	rsb	r3, r0, #32
 800dc2a:	2b04      	cmp	r3, #4
 800dc2c:	dd73      	ble.n	800dd16 <_dtoa_r+0x906>
 800dc2e:	9b04      	ldr	r3, [sp, #16]
 800dc30:	f1c0 001c 	rsb	r0, r0, #28
 800dc34:	4403      	add	r3, r0
 800dc36:	9304      	str	r3, [sp, #16]
 800dc38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc3a:	4406      	add	r6, r0
 800dc3c:	4403      	add	r3, r0
 800dc3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc40:	9b04      	ldr	r3, [sp, #16]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	dd05      	ble.n	800dc52 <_dtoa_r+0x842>
 800dc46:	461a      	mov	r2, r3
 800dc48:	4648      	mov	r0, r9
 800dc4a:	9903      	ldr	r1, [sp, #12]
 800dc4c:	f000 fcb8 	bl	800e5c0 <__lshift>
 800dc50:	9003      	str	r0, [sp, #12]
 800dc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	dd05      	ble.n	800dc64 <_dtoa_r+0x854>
 800dc58:	4621      	mov	r1, r4
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	4648      	mov	r0, r9
 800dc5e:	f000 fcaf 	bl	800e5c0 <__lshift>
 800dc62:	4604      	mov	r4, r0
 800dc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d061      	beq.n	800dd2e <_dtoa_r+0x91e>
 800dc6a:	4621      	mov	r1, r4
 800dc6c:	9803      	ldr	r0, [sp, #12]
 800dc6e:	f000 fd13 	bl	800e698 <__mcmp>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	da5b      	bge.n	800dd2e <_dtoa_r+0x91e>
 800dc76:	2300      	movs	r3, #0
 800dc78:	220a      	movs	r2, #10
 800dc7a:	4648      	mov	r0, r9
 800dc7c:	9903      	ldr	r1, [sp, #12]
 800dc7e:	f000 fafb 	bl	800e278 <__multadd>
 800dc82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc84:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800dc88:	9003      	str	r0, [sp, #12]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	f000 8177 	beq.w	800df7e <_dtoa_r+0xb6e>
 800dc90:	4629      	mov	r1, r5
 800dc92:	2300      	movs	r3, #0
 800dc94:	220a      	movs	r2, #10
 800dc96:	4648      	mov	r0, r9
 800dc98:	f000 faee 	bl	800e278 <__multadd>
 800dc9c:	f1bb 0f00 	cmp.w	fp, #0
 800dca0:	4605      	mov	r5, r0
 800dca2:	dc6f      	bgt.n	800dd84 <_dtoa_r+0x974>
 800dca4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dca6:	2b02      	cmp	r3, #2
 800dca8:	dc49      	bgt.n	800dd3e <_dtoa_r+0x92e>
 800dcaa:	e06b      	b.n	800dd84 <_dtoa_r+0x974>
 800dcac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dcae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dcb2:	e73c      	b.n	800db2e <_dtoa_r+0x71e>
 800dcb4:	3fe00000 	.word	0x3fe00000
 800dcb8:	40240000 	.word	0x40240000
 800dcbc:	9b08      	ldr	r3, [sp, #32]
 800dcbe:	1e5c      	subs	r4, r3, #1
 800dcc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcc2:	42a3      	cmp	r3, r4
 800dcc4:	db09      	blt.n	800dcda <_dtoa_r+0x8ca>
 800dcc6:	1b1c      	subs	r4, r3, r4
 800dcc8:	9b08      	ldr	r3, [sp, #32]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	f6bf af30 	bge.w	800db30 <_dtoa_r+0x720>
 800dcd0:	9b04      	ldr	r3, [sp, #16]
 800dcd2:	9a08      	ldr	r2, [sp, #32]
 800dcd4:	1a9e      	subs	r6, r3, r2
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	e72b      	b.n	800db32 <_dtoa_r+0x722>
 800dcda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcde:	1ae3      	subs	r3, r4, r3
 800dce0:	441a      	add	r2, r3
 800dce2:	940a      	str	r4, [sp, #40]	@ 0x28
 800dce4:	9e04      	ldr	r6, [sp, #16]
 800dce6:	2400      	movs	r4, #0
 800dce8:	9b08      	ldr	r3, [sp, #32]
 800dcea:	920e      	str	r2, [sp, #56]	@ 0x38
 800dcec:	e721      	b.n	800db32 <_dtoa_r+0x722>
 800dcee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dcf0:	9e04      	ldr	r6, [sp, #16]
 800dcf2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dcf4:	e728      	b.n	800db48 <_dtoa_r+0x738>
 800dcf6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800dcfa:	e751      	b.n	800dba0 <_dtoa_r+0x790>
 800dcfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dcfe:	9903      	ldr	r1, [sp, #12]
 800dd00:	e750      	b.n	800dba4 <_dtoa_r+0x794>
 800dd02:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd06:	e751      	b.n	800dbac <_dtoa_r+0x79c>
 800dd08:	2300      	movs	r3, #0
 800dd0a:	e779      	b.n	800dc00 <_dtoa_r+0x7f0>
 800dd0c:	9b06      	ldr	r3, [sp, #24]
 800dd0e:	e777      	b.n	800dc00 <_dtoa_r+0x7f0>
 800dd10:	2300      	movs	r3, #0
 800dd12:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd14:	e779      	b.n	800dc0a <_dtoa_r+0x7fa>
 800dd16:	d093      	beq.n	800dc40 <_dtoa_r+0x830>
 800dd18:	9a04      	ldr	r2, [sp, #16]
 800dd1a:	331c      	adds	r3, #28
 800dd1c:	441a      	add	r2, r3
 800dd1e:	9204      	str	r2, [sp, #16]
 800dd20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd22:	441e      	add	r6, r3
 800dd24:	441a      	add	r2, r3
 800dd26:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd28:	e78a      	b.n	800dc40 <_dtoa_r+0x830>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	e7f4      	b.n	800dd18 <_dtoa_r+0x908>
 800dd2e:	9b08      	ldr	r3, [sp, #32]
 800dd30:	46b8      	mov	r8, r7
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	dc20      	bgt.n	800dd78 <_dtoa_r+0x968>
 800dd36:	469b      	mov	fp, r3
 800dd38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dd3a:	2b02      	cmp	r3, #2
 800dd3c:	dd1e      	ble.n	800dd7c <_dtoa_r+0x96c>
 800dd3e:	f1bb 0f00 	cmp.w	fp, #0
 800dd42:	f47f adb1 	bne.w	800d8a8 <_dtoa_r+0x498>
 800dd46:	4621      	mov	r1, r4
 800dd48:	465b      	mov	r3, fp
 800dd4a:	2205      	movs	r2, #5
 800dd4c:	4648      	mov	r0, r9
 800dd4e:	f000 fa93 	bl	800e278 <__multadd>
 800dd52:	4601      	mov	r1, r0
 800dd54:	4604      	mov	r4, r0
 800dd56:	9803      	ldr	r0, [sp, #12]
 800dd58:	f000 fc9e 	bl	800e698 <__mcmp>
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	f77f ada3 	ble.w	800d8a8 <_dtoa_r+0x498>
 800dd62:	4656      	mov	r6, sl
 800dd64:	2331      	movs	r3, #49	@ 0x31
 800dd66:	f108 0801 	add.w	r8, r8, #1
 800dd6a:	f806 3b01 	strb.w	r3, [r6], #1
 800dd6e:	e59f      	b.n	800d8b0 <_dtoa_r+0x4a0>
 800dd70:	46b8      	mov	r8, r7
 800dd72:	9c08      	ldr	r4, [sp, #32]
 800dd74:	4625      	mov	r5, r4
 800dd76:	e7f4      	b.n	800dd62 <_dtoa_r+0x952>
 800dd78:	f8dd b020 	ldr.w	fp, [sp, #32]
 800dd7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	f000 8101 	beq.w	800df86 <_dtoa_r+0xb76>
 800dd84:	2e00      	cmp	r6, #0
 800dd86:	dd05      	ble.n	800dd94 <_dtoa_r+0x984>
 800dd88:	4629      	mov	r1, r5
 800dd8a:	4632      	mov	r2, r6
 800dd8c:	4648      	mov	r0, r9
 800dd8e:	f000 fc17 	bl	800e5c0 <__lshift>
 800dd92:	4605      	mov	r5, r0
 800dd94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d05c      	beq.n	800de54 <_dtoa_r+0xa44>
 800dd9a:	4648      	mov	r0, r9
 800dd9c:	6869      	ldr	r1, [r5, #4]
 800dd9e:	f000 fa09 	bl	800e1b4 <_Balloc>
 800dda2:	4606      	mov	r6, r0
 800dda4:	b928      	cbnz	r0, 800ddb2 <_dtoa_r+0x9a2>
 800dda6:	4602      	mov	r2, r0
 800dda8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ddac:	4b80      	ldr	r3, [pc, #512]	@ (800dfb0 <_dtoa_r+0xba0>)
 800ddae:	f7ff bb43 	b.w	800d438 <_dtoa_r+0x28>
 800ddb2:	692a      	ldr	r2, [r5, #16]
 800ddb4:	f105 010c 	add.w	r1, r5, #12
 800ddb8:	3202      	adds	r2, #2
 800ddba:	0092      	lsls	r2, r2, #2
 800ddbc:	300c      	adds	r0, #12
 800ddbe:	f000 ff9d 	bl	800ecfc <memcpy>
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	4631      	mov	r1, r6
 800ddc6:	4648      	mov	r0, r9
 800ddc8:	f000 fbfa 	bl	800e5c0 <__lshift>
 800ddcc:	462f      	mov	r7, r5
 800ddce:	4605      	mov	r5, r0
 800ddd0:	f10a 0301 	add.w	r3, sl, #1
 800ddd4:	9304      	str	r3, [sp, #16]
 800ddd6:	eb0a 030b 	add.w	r3, sl, fp
 800ddda:	930a      	str	r3, [sp, #40]	@ 0x28
 800dddc:	9b06      	ldr	r3, [sp, #24]
 800ddde:	f003 0301 	and.w	r3, r3, #1
 800dde2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dde4:	9b04      	ldr	r3, [sp, #16]
 800dde6:	4621      	mov	r1, r4
 800dde8:	9803      	ldr	r0, [sp, #12]
 800ddea:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ddee:	f7ff fa86 	bl	800d2fe <quorem>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	4639      	mov	r1, r7
 800ddf6:	3330      	adds	r3, #48	@ 0x30
 800ddf8:	9006      	str	r0, [sp, #24]
 800ddfa:	9803      	ldr	r0, [sp, #12]
 800ddfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddfe:	f000 fc4b 	bl	800e698 <__mcmp>
 800de02:	462a      	mov	r2, r5
 800de04:	9008      	str	r0, [sp, #32]
 800de06:	4621      	mov	r1, r4
 800de08:	4648      	mov	r0, r9
 800de0a:	f000 fc61 	bl	800e6d0 <__mdiff>
 800de0e:	68c2      	ldr	r2, [r0, #12]
 800de10:	4606      	mov	r6, r0
 800de12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de14:	bb02      	cbnz	r2, 800de58 <_dtoa_r+0xa48>
 800de16:	4601      	mov	r1, r0
 800de18:	9803      	ldr	r0, [sp, #12]
 800de1a:	f000 fc3d 	bl	800e698 <__mcmp>
 800de1e:	4602      	mov	r2, r0
 800de20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de22:	4631      	mov	r1, r6
 800de24:	4648      	mov	r0, r9
 800de26:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800de2a:	f000 fa03 	bl	800e234 <_Bfree>
 800de2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800de30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800de32:	9e04      	ldr	r6, [sp, #16]
 800de34:	ea42 0103 	orr.w	r1, r2, r3
 800de38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de3a:	4319      	orrs	r1, r3
 800de3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de3e:	d10d      	bne.n	800de5c <_dtoa_r+0xa4c>
 800de40:	2b39      	cmp	r3, #57	@ 0x39
 800de42:	d027      	beq.n	800de94 <_dtoa_r+0xa84>
 800de44:	9a08      	ldr	r2, [sp, #32]
 800de46:	2a00      	cmp	r2, #0
 800de48:	dd01      	ble.n	800de4e <_dtoa_r+0xa3e>
 800de4a:	9b06      	ldr	r3, [sp, #24]
 800de4c:	3331      	adds	r3, #49	@ 0x31
 800de4e:	f88b 3000 	strb.w	r3, [fp]
 800de52:	e52e      	b.n	800d8b2 <_dtoa_r+0x4a2>
 800de54:	4628      	mov	r0, r5
 800de56:	e7b9      	b.n	800ddcc <_dtoa_r+0x9bc>
 800de58:	2201      	movs	r2, #1
 800de5a:	e7e2      	b.n	800de22 <_dtoa_r+0xa12>
 800de5c:	9908      	ldr	r1, [sp, #32]
 800de5e:	2900      	cmp	r1, #0
 800de60:	db04      	blt.n	800de6c <_dtoa_r+0xa5c>
 800de62:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800de64:	4301      	orrs	r1, r0
 800de66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de68:	4301      	orrs	r1, r0
 800de6a:	d120      	bne.n	800deae <_dtoa_r+0xa9e>
 800de6c:	2a00      	cmp	r2, #0
 800de6e:	ddee      	ble.n	800de4e <_dtoa_r+0xa3e>
 800de70:	2201      	movs	r2, #1
 800de72:	9903      	ldr	r1, [sp, #12]
 800de74:	4648      	mov	r0, r9
 800de76:	9304      	str	r3, [sp, #16]
 800de78:	f000 fba2 	bl	800e5c0 <__lshift>
 800de7c:	4621      	mov	r1, r4
 800de7e:	9003      	str	r0, [sp, #12]
 800de80:	f000 fc0a 	bl	800e698 <__mcmp>
 800de84:	2800      	cmp	r0, #0
 800de86:	9b04      	ldr	r3, [sp, #16]
 800de88:	dc02      	bgt.n	800de90 <_dtoa_r+0xa80>
 800de8a:	d1e0      	bne.n	800de4e <_dtoa_r+0xa3e>
 800de8c:	07da      	lsls	r2, r3, #31
 800de8e:	d5de      	bpl.n	800de4e <_dtoa_r+0xa3e>
 800de90:	2b39      	cmp	r3, #57	@ 0x39
 800de92:	d1da      	bne.n	800de4a <_dtoa_r+0xa3a>
 800de94:	2339      	movs	r3, #57	@ 0x39
 800de96:	f88b 3000 	strb.w	r3, [fp]
 800de9a:	4633      	mov	r3, r6
 800de9c:	461e      	mov	r6, r3
 800de9e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dea2:	3b01      	subs	r3, #1
 800dea4:	2a39      	cmp	r2, #57	@ 0x39
 800dea6:	d04e      	beq.n	800df46 <_dtoa_r+0xb36>
 800dea8:	3201      	adds	r2, #1
 800deaa:	701a      	strb	r2, [r3, #0]
 800deac:	e501      	b.n	800d8b2 <_dtoa_r+0x4a2>
 800deae:	2a00      	cmp	r2, #0
 800deb0:	dd03      	ble.n	800deba <_dtoa_r+0xaaa>
 800deb2:	2b39      	cmp	r3, #57	@ 0x39
 800deb4:	d0ee      	beq.n	800de94 <_dtoa_r+0xa84>
 800deb6:	3301      	adds	r3, #1
 800deb8:	e7c9      	b.n	800de4e <_dtoa_r+0xa3e>
 800deba:	9a04      	ldr	r2, [sp, #16]
 800debc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800debe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dec2:	428a      	cmp	r2, r1
 800dec4:	d028      	beq.n	800df18 <_dtoa_r+0xb08>
 800dec6:	2300      	movs	r3, #0
 800dec8:	220a      	movs	r2, #10
 800deca:	9903      	ldr	r1, [sp, #12]
 800decc:	4648      	mov	r0, r9
 800dece:	f000 f9d3 	bl	800e278 <__multadd>
 800ded2:	42af      	cmp	r7, r5
 800ded4:	9003      	str	r0, [sp, #12]
 800ded6:	f04f 0300 	mov.w	r3, #0
 800deda:	f04f 020a 	mov.w	r2, #10
 800dede:	4639      	mov	r1, r7
 800dee0:	4648      	mov	r0, r9
 800dee2:	d107      	bne.n	800def4 <_dtoa_r+0xae4>
 800dee4:	f000 f9c8 	bl	800e278 <__multadd>
 800dee8:	4607      	mov	r7, r0
 800deea:	4605      	mov	r5, r0
 800deec:	9b04      	ldr	r3, [sp, #16]
 800deee:	3301      	adds	r3, #1
 800def0:	9304      	str	r3, [sp, #16]
 800def2:	e777      	b.n	800dde4 <_dtoa_r+0x9d4>
 800def4:	f000 f9c0 	bl	800e278 <__multadd>
 800def8:	4629      	mov	r1, r5
 800defa:	4607      	mov	r7, r0
 800defc:	2300      	movs	r3, #0
 800defe:	220a      	movs	r2, #10
 800df00:	4648      	mov	r0, r9
 800df02:	f000 f9b9 	bl	800e278 <__multadd>
 800df06:	4605      	mov	r5, r0
 800df08:	e7f0      	b.n	800deec <_dtoa_r+0xadc>
 800df0a:	f1bb 0f00 	cmp.w	fp, #0
 800df0e:	bfcc      	ite	gt
 800df10:	465e      	movgt	r6, fp
 800df12:	2601      	movle	r6, #1
 800df14:	2700      	movs	r7, #0
 800df16:	4456      	add	r6, sl
 800df18:	2201      	movs	r2, #1
 800df1a:	9903      	ldr	r1, [sp, #12]
 800df1c:	4648      	mov	r0, r9
 800df1e:	9304      	str	r3, [sp, #16]
 800df20:	f000 fb4e 	bl	800e5c0 <__lshift>
 800df24:	4621      	mov	r1, r4
 800df26:	9003      	str	r0, [sp, #12]
 800df28:	f000 fbb6 	bl	800e698 <__mcmp>
 800df2c:	2800      	cmp	r0, #0
 800df2e:	dcb4      	bgt.n	800de9a <_dtoa_r+0xa8a>
 800df30:	d102      	bne.n	800df38 <_dtoa_r+0xb28>
 800df32:	9b04      	ldr	r3, [sp, #16]
 800df34:	07db      	lsls	r3, r3, #31
 800df36:	d4b0      	bmi.n	800de9a <_dtoa_r+0xa8a>
 800df38:	4633      	mov	r3, r6
 800df3a:	461e      	mov	r6, r3
 800df3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df40:	2a30      	cmp	r2, #48	@ 0x30
 800df42:	d0fa      	beq.n	800df3a <_dtoa_r+0xb2a>
 800df44:	e4b5      	b.n	800d8b2 <_dtoa_r+0x4a2>
 800df46:	459a      	cmp	sl, r3
 800df48:	d1a8      	bne.n	800de9c <_dtoa_r+0xa8c>
 800df4a:	2331      	movs	r3, #49	@ 0x31
 800df4c:	f108 0801 	add.w	r8, r8, #1
 800df50:	f88a 3000 	strb.w	r3, [sl]
 800df54:	e4ad      	b.n	800d8b2 <_dtoa_r+0x4a2>
 800df56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800df58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800dfb4 <_dtoa_r+0xba4>
 800df5c:	b11b      	cbz	r3, 800df66 <_dtoa_r+0xb56>
 800df5e:	f10a 0308 	add.w	r3, sl, #8
 800df62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800df64:	6013      	str	r3, [r2, #0]
 800df66:	4650      	mov	r0, sl
 800df68:	b017      	add	sp, #92	@ 0x5c
 800df6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800df70:	2b01      	cmp	r3, #1
 800df72:	f77f ae2e 	ble.w	800dbd2 <_dtoa_r+0x7c2>
 800df76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df78:	930a      	str	r3, [sp, #40]	@ 0x28
 800df7a:	2001      	movs	r0, #1
 800df7c:	e64d      	b.n	800dc1a <_dtoa_r+0x80a>
 800df7e:	f1bb 0f00 	cmp.w	fp, #0
 800df82:	f77f aed9 	ble.w	800dd38 <_dtoa_r+0x928>
 800df86:	4656      	mov	r6, sl
 800df88:	4621      	mov	r1, r4
 800df8a:	9803      	ldr	r0, [sp, #12]
 800df8c:	f7ff f9b7 	bl	800d2fe <quorem>
 800df90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800df94:	f806 3b01 	strb.w	r3, [r6], #1
 800df98:	eba6 020a 	sub.w	r2, r6, sl
 800df9c:	4593      	cmp	fp, r2
 800df9e:	ddb4      	ble.n	800df0a <_dtoa_r+0xafa>
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	220a      	movs	r2, #10
 800dfa4:	4648      	mov	r0, r9
 800dfa6:	9903      	ldr	r1, [sp, #12]
 800dfa8:	f000 f966 	bl	800e278 <__multadd>
 800dfac:	9003      	str	r0, [sp, #12]
 800dfae:	e7eb      	b.n	800df88 <_dtoa_r+0xb78>
 800dfb0:	0800f5fe 	.word	0x0800f5fe
 800dfb4:	0800f582 	.word	0x0800f582

0800dfb8 <_free_r>:
 800dfb8:	b538      	push	{r3, r4, r5, lr}
 800dfba:	4605      	mov	r5, r0
 800dfbc:	2900      	cmp	r1, #0
 800dfbe:	d040      	beq.n	800e042 <_free_r+0x8a>
 800dfc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfc4:	1f0c      	subs	r4, r1, #4
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	bfb8      	it	lt
 800dfca:	18e4      	addlt	r4, r4, r3
 800dfcc:	f000 f8e6 	bl	800e19c <__malloc_lock>
 800dfd0:	4a1c      	ldr	r2, [pc, #112]	@ (800e044 <_free_r+0x8c>)
 800dfd2:	6813      	ldr	r3, [r2, #0]
 800dfd4:	b933      	cbnz	r3, 800dfe4 <_free_r+0x2c>
 800dfd6:	6063      	str	r3, [r4, #4]
 800dfd8:	6014      	str	r4, [r2, #0]
 800dfda:	4628      	mov	r0, r5
 800dfdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfe0:	f000 b8e2 	b.w	800e1a8 <__malloc_unlock>
 800dfe4:	42a3      	cmp	r3, r4
 800dfe6:	d908      	bls.n	800dffa <_free_r+0x42>
 800dfe8:	6820      	ldr	r0, [r4, #0]
 800dfea:	1821      	adds	r1, r4, r0
 800dfec:	428b      	cmp	r3, r1
 800dfee:	bf01      	itttt	eq
 800dff0:	6819      	ldreq	r1, [r3, #0]
 800dff2:	685b      	ldreq	r3, [r3, #4]
 800dff4:	1809      	addeq	r1, r1, r0
 800dff6:	6021      	streq	r1, [r4, #0]
 800dff8:	e7ed      	b.n	800dfd6 <_free_r+0x1e>
 800dffa:	461a      	mov	r2, r3
 800dffc:	685b      	ldr	r3, [r3, #4]
 800dffe:	b10b      	cbz	r3, 800e004 <_free_r+0x4c>
 800e000:	42a3      	cmp	r3, r4
 800e002:	d9fa      	bls.n	800dffa <_free_r+0x42>
 800e004:	6811      	ldr	r1, [r2, #0]
 800e006:	1850      	adds	r0, r2, r1
 800e008:	42a0      	cmp	r0, r4
 800e00a:	d10b      	bne.n	800e024 <_free_r+0x6c>
 800e00c:	6820      	ldr	r0, [r4, #0]
 800e00e:	4401      	add	r1, r0
 800e010:	1850      	adds	r0, r2, r1
 800e012:	4283      	cmp	r3, r0
 800e014:	6011      	str	r1, [r2, #0]
 800e016:	d1e0      	bne.n	800dfda <_free_r+0x22>
 800e018:	6818      	ldr	r0, [r3, #0]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	4408      	add	r0, r1
 800e01e:	6010      	str	r0, [r2, #0]
 800e020:	6053      	str	r3, [r2, #4]
 800e022:	e7da      	b.n	800dfda <_free_r+0x22>
 800e024:	d902      	bls.n	800e02c <_free_r+0x74>
 800e026:	230c      	movs	r3, #12
 800e028:	602b      	str	r3, [r5, #0]
 800e02a:	e7d6      	b.n	800dfda <_free_r+0x22>
 800e02c:	6820      	ldr	r0, [r4, #0]
 800e02e:	1821      	adds	r1, r4, r0
 800e030:	428b      	cmp	r3, r1
 800e032:	bf01      	itttt	eq
 800e034:	6819      	ldreq	r1, [r3, #0]
 800e036:	685b      	ldreq	r3, [r3, #4]
 800e038:	1809      	addeq	r1, r1, r0
 800e03a:	6021      	streq	r1, [r4, #0]
 800e03c:	6063      	str	r3, [r4, #4]
 800e03e:	6054      	str	r4, [r2, #4]
 800e040:	e7cb      	b.n	800dfda <_free_r+0x22>
 800e042:	bd38      	pop	{r3, r4, r5, pc}
 800e044:	200062d4 	.word	0x200062d4

0800e048 <malloc>:
 800e048:	4b02      	ldr	r3, [pc, #8]	@ (800e054 <malloc+0xc>)
 800e04a:	4601      	mov	r1, r0
 800e04c:	6818      	ldr	r0, [r3, #0]
 800e04e:	f000 b825 	b.w	800e09c <_malloc_r>
 800e052:	bf00      	nop
 800e054:	200001cc 	.word	0x200001cc

0800e058 <sbrk_aligned>:
 800e058:	b570      	push	{r4, r5, r6, lr}
 800e05a:	4e0f      	ldr	r6, [pc, #60]	@ (800e098 <sbrk_aligned+0x40>)
 800e05c:	460c      	mov	r4, r1
 800e05e:	6831      	ldr	r1, [r6, #0]
 800e060:	4605      	mov	r5, r0
 800e062:	b911      	cbnz	r1, 800e06a <sbrk_aligned+0x12>
 800e064:	f000 fe3a 	bl	800ecdc <_sbrk_r>
 800e068:	6030      	str	r0, [r6, #0]
 800e06a:	4621      	mov	r1, r4
 800e06c:	4628      	mov	r0, r5
 800e06e:	f000 fe35 	bl	800ecdc <_sbrk_r>
 800e072:	1c43      	adds	r3, r0, #1
 800e074:	d103      	bne.n	800e07e <sbrk_aligned+0x26>
 800e076:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e07a:	4620      	mov	r0, r4
 800e07c:	bd70      	pop	{r4, r5, r6, pc}
 800e07e:	1cc4      	adds	r4, r0, #3
 800e080:	f024 0403 	bic.w	r4, r4, #3
 800e084:	42a0      	cmp	r0, r4
 800e086:	d0f8      	beq.n	800e07a <sbrk_aligned+0x22>
 800e088:	1a21      	subs	r1, r4, r0
 800e08a:	4628      	mov	r0, r5
 800e08c:	f000 fe26 	bl	800ecdc <_sbrk_r>
 800e090:	3001      	adds	r0, #1
 800e092:	d1f2      	bne.n	800e07a <sbrk_aligned+0x22>
 800e094:	e7ef      	b.n	800e076 <sbrk_aligned+0x1e>
 800e096:	bf00      	nop
 800e098:	200062d0 	.word	0x200062d0

0800e09c <_malloc_r>:
 800e09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0a0:	1ccd      	adds	r5, r1, #3
 800e0a2:	f025 0503 	bic.w	r5, r5, #3
 800e0a6:	3508      	adds	r5, #8
 800e0a8:	2d0c      	cmp	r5, #12
 800e0aa:	bf38      	it	cc
 800e0ac:	250c      	movcc	r5, #12
 800e0ae:	2d00      	cmp	r5, #0
 800e0b0:	4606      	mov	r6, r0
 800e0b2:	db01      	blt.n	800e0b8 <_malloc_r+0x1c>
 800e0b4:	42a9      	cmp	r1, r5
 800e0b6:	d904      	bls.n	800e0c2 <_malloc_r+0x26>
 800e0b8:	230c      	movs	r3, #12
 800e0ba:	6033      	str	r3, [r6, #0]
 800e0bc:	2000      	movs	r0, #0
 800e0be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e198 <_malloc_r+0xfc>
 800e0c6:	f000 f869 	bl	800e19c <__malloc_lock>
 800e0ca:	f8d8 3000 	ldr.w	r3, [r8]
 800e0ce:	461c      	mov	r4, r3
 800e0d0:	bb44      	cbnz	r4, 800e124 <_malloc_r+0x88>
 800e0d2:	4629      	mov	r1, r5
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	f7ff ffbf 	bl	800e058 <sbrk_aligned>
 800e0da:	1c43      	adds	r3, r0, #1
 800e0dc:	4604      	mov	r4, r0
 800e0de:	d158      	bne.n	800e192 <_malloc_r+0xf6>
 800e0e0:	f8d8 4000 	ldr.w	r4, [r8]
 800e0e4:	4627      	mov	r7, r4
 800e0e6:	2f00      	cmp	r7, #0
 800e0e8:	d143      	bne.n	800e172 <_malloc_r+0xd6>
 800e0ea:	2c00      	cmp	r4, #0
 800e0ec:	d04b      	beq.n	800e186 <_malloc_r+0xea>
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	4639      	mov	r1, r7
 800e0f2:	4630      	mov	r0, r6
 800e0f4:	eb04 0903 	add.w	r9, r4, r3
 800e0f8:	f000 fdf0 	bl	800ecdc <_sbrk_r>
 800e0fc:	4581      	cmp	r9, r0
 800e0fe:	d142      	bne.n	800e186 <_malloc_r+0xea>
 800e100:	6821      	ldr	r1, [r4, #0]
 800e102:	4630      	mov	r0, r6
 800e104:	1a6d      	subs	r5, r5, r1
 800e106:	4629      	mov	r1, r5
 800e108:	f7ff ffa6 	bl	800e058 <sbrk_aligned>
 800e10c:	3001      	adds	r0, #1
 800e10e:	d03a      	beq.n	800e186 <_malloc_r+0xea>
 800e110:	6823      	ldr	r3, [r4, #0]
 800e112:	442b      	add	r3, r5
 800e114:	6023      	str	r3, [r4, #0]
 800e116:	f8d8 3000 	ldr.w	r3, [r8]
 800e11a:	685a      	ldr	r2, [r3, #4]
 800e11c:	bb62      	cbnz	r2, 800e178 <_malloc_r+0xdc>
 800e11e:	f8c8 7000 	str.w	r7, [r8]
 800e122:	e00f      	b.n	800e144 <_malloc_r+0xa8>
 800e124:	6822      	ldr	r2, [r4, #0]
 800e126:	1b52      	subs	r2, r2, r5
 800e128:	d420      	bmi.n	800e16c <_malloc_r+0xd0>
 800e12a:	2a0b      	cmp	r2, #11
 800e12c:	d917      	bls.n	800e15e <_malloc_r+0xc2>
 800e12e:	1961      	adds	r1, r4, r5
 800e130:	42a3      	cmp	r3, r4
 800e132:	6025      	str	r5, [r4, #0]
 800e134:	bf18      	it	ne
 800e136:	6059      	strne	r1, [r3, #4]
 800e138:	6863      	ldr	r3, [r4, #4]
 800e13a:	bf08      	it	eq
 800e13c:	f8c8 1000 	streq.w	r1, [r8]
 800e140:	5162      	str	r2, [r4, r5]
 800e142:	604b      	str	r3, [r1, #4]
 800e144:	4630      	mov	r0, r6
 800e146:	f000 f82f 	bl	800e1a8 <__malloc_unlock>
 800e14a:	f104 000b 	add.w	r0, r4, #11
 800e14e:	1d23      	adds	r3, r4, #4
 800e150:	f020 0007 	bic.w	r0, r0, #7
 800e154:	1ac2      	subs	r2, r0, r3
 800e156:	bf1c      	itt	ne
 800e158:	1a1b      	subne	r3, r3, r0
 800e15a:	50a3      	strne	r3, [r4, r2]
 800e15c:	e7af      	b.n	800e0be <_malloc_r+0x22>
 800e15e:	6862      	ldr	r2, [r4, #4]
 800e160:	42a3      	cmp	r3, r4
 800e162:	bf0c      	ite	eq
 800e164:	f8c8 2000 	streq.w	r2, [r8]
 800e168:	605a      	strne	r2, [r3, #4]
 800e16a:	e7eb      	b.n	800e144 <_malloc_r+0xa8>
 800e16c:	4623      	mov	r3, r4
 800e16e:	6864      	ldr	r4, [r4, #4]
 800e170:	e7ae      	b.n	800e0d0 <_malloc_r+0x34>
 800e172:	463c      	mov	r4, r7
 800e174:	687f      	ldr	r7, [r7, #4]
 800e176:	e7b6      	b.n	800e0e6 <_malloc_r+0x4a>
 800e178:	461a      	mov	r2, r3
 800e17a:	685b      	ldr	r3, [r3, #4]
 800e17c:	42a3      	cmp	r3, r4
 800e17e:	d1fb      	bne.n	800e178 <_malloc_r+0xdc>
 800e180:	2300      	movs	r3, #0
 800e182:	6053      	str	r3, [r2, #4]
 800e184:	e7de      	b.n	800e144 <_malloc_r+0xa8>
 800e186:	230c      	movs	r3, #12
 800e188:	4630      	mov	r0, r6
 800e18a:	6033      	str	r3, [r6, #0]
 800e18c:	f000 f80c 	bl	800e1a8 <__malloc_unlock>
 800e190:	e794      	b.n	800e0bc <_malloc_r+0x20>
 800e192:	6005      	str	r5, [r0, #0]
 800e194:	e7d6      	b.n	800e144 <_malloc_r+0xa8>
 800e196:	bf00      	nop
 800e198:	200062d4 	.word	0x200062d4

0800e19c <__malloc_lock>:
 800e19c:	4801      	ldr	r0, [pc, #4]	@ (800e1a4 <__malloc_lock+0x8>)
 800e19e:	f7ff b89e 	b.w	800d2de <__retarget_lock_acquire_recursive>
 800e1a2:	bf00      	nop
 800e1a4:	200062cc 	.word	0x200062cc

0800e1a8 <__malloc_unlock>:
 800e1a8:	4801      	ldr	r0, [pc, #4]	@ (800e1b0 <__malloc_unlock+0x8>)
 800e1aa:	f7ff b899 	b.w	800d2e0 <__retarget_lock_release_recursive>
 800e1ae:	bf00      	nop
 800e1b0:	200062cc 	.word	0x200062cc

0800e1b4 <_Balloc>:
 800e1b4:	b570      	push	{r4, r5, r6, lr}
 800e1b6:	69c6      	ldr	r6, [r0, #28]
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	460d      	mov	r5, r1
 800e1bc:	b976      	cbnz	r6, 800e1dc <_Balloc+0x28>
 800e1be:	2010      	movs	r0, #16
 800e1c0:	f7ff ff42 	bl	800e048 <malloc>
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	61e0      	str	r0, [r4, #28]
 800e1c8:	b920      	cbnz	r0, 800e1d4 <_Balloc+0x20>
 800e1ca:	216b      	movs	r1, #107	@ 0x6b
 800e1cc:	4b17      	ldr	r3, [pc, #92]	@ (800e22c <_Balloc+0x78>)
 800e1ce:	4818      	ldr	r0, [pc, #96]	@ (800e230 <_Balloc+0x7c>)
 800e1d0:	f000 fda2 	bl	800ed18 <__assert_func>
 800e1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e1d8:	6006      	str	r6, [r0, #0]
 800e1da:	60c6      	str	r6, [r0, #12]
 800e1dc:	69e6      	ldr	r6, [r4, #28]
 800e1de:	68f3      	ldr	r3, [r6, #12]
 800e1e0:	b183      	cbz	r3, 800e204 <_Balloc+0x50>
 800e1e2:	69e3      	ldr	r3, [r4, #28]
 800e1e4:	68db      	ldr	r3, [r3, #12]
 800e1e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e1ea:	b9b8      	cbnz	r0, 800e21c <_Balloc+0x68>
 800e1ec:	2101      	movs	r1, #1
 800e1ee:	fa01 f605 	lsl.w	r6, r1, r5
 800e1f2:	1d72      	adds	r2, r6, #5
 800e1f4:	4620      	mov	r0, r4
 800e1f6:	0092      	lsls	r2, r2, #2
 800e1f8:	f000 fdac 	bl	800ed54 <_calloc_r>
 800e1fc:	b160      	cbz	r0, 800e218 <_Balloc+0x64>
 800e1fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e202:	e00e      	b.n	800e222 <_Balloc+0x6e>
 800e204:	2221      	movs	r2, #33	@ 0x21
 800e206:	2104      	movs	r1, #4
 800e208:	4620      	mov	r0, r4
 800e20a:	f000 fda3 	bl	800ed54 <_calloc_r>
 800e20e:	69e3      	ldr	r3, [r4, #28]
 800e210:	60f0      	str	r0, [r6, #12]
 800e212:	68db      	ldr	r3, [r3, #12]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d1e4      	bne.n	800e1e2 <_Balloc+0x2e>
 800e218:	2000      	movs	r0, #0
 800e21a:	bd70      	pop	{r4, r5, r6, pc}
 800e21c:	6802      	ldr	r2, [r0, #0]
 800e21e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e222:	2300      	movs	r3, #0
 800e224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e228:	e7f7      	b.n	800e21a <_Balloc+0x66>
 800e22a:	bf00      	nop
 800e22c:	0800f58f 	.word	0x0800f58f
 800e230:	0800f60f 	.word	0x0800f60f

0800e234 <_Bfree>:
 800e234:	b570      	push	{r4, r5, r6, lr}
 800e236:	69c6      	ldr	r6, [r0, #28]
 800e238:	4605      	mov	r5, r0
 800e23a:	460c      	mov	r4, r1
 800e23c:	b976      	cbnz	r6, 800e25c <_Bfree+0x28>
 800e23e:	2010      	movs	r0, #16
 800e240:	f7ff ff02 	bl	800e048 <malloc>
 800e244:	4602      	mov	r2, r0
 800e246:	61e8      	str	r0, [r5, #28]
 800e248:	b920      	cbnz	r0, 800e254 <_Bfree+0x20>
 800e24a:	218f      	movs	r1, #143	@ 0x8f
 800e24c:	4b08      	ldr	r3, [pc, #32]	@ (800e270 <_Bfree+0x3c>)
 800e24e:	4809      	ldr	r0, [pc, #36]	@ (800e274 <_Bfree+0x40>)
 800e250:	f000 fd62 	bl	800ed18 <__assert_func>
 800e254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e258:	6006      	str	r6, [r0, #0]
 800e25a:	60c6      	str	r6, [r0, #12]
 800e25c:	b13c      	cbz	r4, 800e26e <_Bfree+0x3a>
 800e25e:	69eb      	ldr	r3, [r5, #28]
 800e260:	6862      	ldr	r2, [r4, #4]
 800e262:	68db      	ldr	r3, [r3, #12]
 800e264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e268:	6021      	str	r1, [r4, #0]
 800e26a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e26e:	bd70      	pop	{r4, r5, r6, pc}
 800e270:	0800f58f 	.word	0x0800f58f
 800e274:	0800f60f 	.word	0x0800f60f

0800e278 <__multadd>:
 800e278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e27c:	4607      	mov	r7, r0
 800e27e:	460c      	mov	r4, r1
 800e280:	461e      	mov	r6, r3
 800e282:	2000      	movs	r0, #0
 800e284:	690d      	ldr	r5, [r1, #16]
 800e286:	f101 0c14 	add.w	ip, r1, #20
 800e28a:	f8dc 3000 	ldr.w	r3, [ip]
 800e28e:	3001      	adds	r0, #1
 800e290:	b299      	uxth	r1, r3
 800e292:	fb02 6101 	mla	r1, r2, r1, r6
 800e296:	0c1e      	lsrs	r6, r3, #16
 800e298:	0c0b      	lsrs	r3, r1, #16
 800e29a:	fb02 3306 	mla	r3, r2, r6, r3
 800e29e:	b289      	uxth	r1, r1
 800e2a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e2a4:	4285      	cmp	r5, r0
 800e2a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e2aa:	f84c 1b04 	str.w	r1, [ip], #4
 800e2ae:	dcec      	bgt.n	800e28a <__multadd+0x12>
 800e2b0:	b30e      	cbz	r6, 800e2f6 <__multadd+0x7e>
 800e2b2:	68a3      	ldr	r3, [r4, #8]
 800e2b4:	42ab      	cmp	r3, r5
 800e2b6:	dc19      	bgt.n	800e2ec <__multadd+0x74>
 800e2b8:	6861      	ldr	r1, [r4, #4]
 800e2ba:	4638      	mov	r0, r7
 800e2bc:	3101      	adds	r1, #1
 800e2be:	f7ff ff79 	bl	800e1b4 <_Balloc>
 800e2c2:	4680      	mov	r8, r0
 800e2c4:	b928      	cbnz	r0, 800e2d2 <__multadd+0x5a>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	21ba      	movs	r1, #186	@ 0xba
 800e2ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e2fc <__multadd+0x84>)
 800e2cc:	480c      	ldr	r0, [pc, #48]	@ (800e300 <__multadd+0x88>)
 800e2ce:	f000 fd23 	bl	800ed18 <__assert_func>
 800e2d2:	6922      	ldr	r2, [r4, #16]
 800e2d4:	f104 010c 	add.w	r1, r4, #12
 800e2d8:	3202      	adds	r2, #2
 800e2da:	0092      	lsls	r2, r2, #2
 800e2dc:	300c      	adds	r0, #12
 800e2de:	f000 fd0d 	bl	800ecfc <memcpy>
 800e2e2:	4621      	mov	r1, r4
 800e2e4:	4638      	mov	r0, r7
 800e2e6:	f7ff ffa5 	bl	800e234 <_Bfree>
 800e2ea:	4644      	mov	r4, r8
 800e2ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e2f0:	3501      	adds	r5, #1
 800e2f2:	615e      	str	r6, [r3, #20]
 800e2f4:	6125      	str	r5, [r4, #16]
 800e2f6:	4620      	mov	r0, r4
 800e2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2fc:	0800f5fe 	.word	0x0800f5fe
 800e300:	0800f60f 	.word	0x0800f60f

0800e304 <__hi0bits>:
 800e304:	4603      	mov	r3, r0
 800e306:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e30a:	bf3a      	itte	cc
 800e30c:	0403      	lslcc	r3, r0, #16
 800e30e:	2010      	movcc	r0, #16
 800e310:	2000      	movcs	r0, #0
 800e312:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e316:	bf3c      	itt	cc
 800e318:	021b      	lslcc	r3, r3, #8
 800e31a:	3008      	addcc	r0, #8
 800e31c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e320:	bf3c      	itt	cc
 800e322:	011b      	lslcc	r3, r3, #4
 800e324:	3004      	addcc	r0, #4
 800e326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e32a:	bf3c      	itt	cc
 800e32c:	009b      	lslcc	r3, r3, #2
 800e32e:	3002      	addcc	r0, #2
 800e330:	2b00      	cmp	r3, #0
 800e332:	db05      	blt.n	800e340 <__hi0bits+0x3c>
 800e334:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e338:	f100 0001 	add.w	r0, r0, #1
 800e33c:	bf08      	it	eq
 800e33e:	2020      	moveq	r0, #32
 800e340:	4770      	bx	lr

0800e342 <__lo0bits>:
 800e342:	6803      	ldr	r3, [r0, #0]
 800e344:	4602      	mov	r2, r0
 800e346:	f013 0007 	ands.w	r0, r3, #7
 800e34a:	d00b      	beq.n	800e364 <__lo0bits+0x22>
 800e34c:	07d9      	lsls	r1, r3, #31
 800e34e:	d421      	bmi.n	800e394 <__lo0bits+0x52>
 800e350:	0798      	lsls	r0, r3, #30
 800e352:	bf49      	itett	mi
 800e354:	085b      	lsrmi	r3, r3, #1
 800e356:	089b      	lsrpl	r3, r3, #2
 800e358:	2001      	movmi	r0, #1
 800e35a:	6013      	strmi	r3, [r2, #0]
 800e35c:	bf5c      	itt	pl
 800e35e:	2002      	movpl	r0, #2
 800e360:	6013      	strpl	r3, [r2, #0]
 800e362:	4770      	bx	lr
 800e364:	b299      	uxth	r1, r3
 800e366:	b909      	cbnz	r1, 800e36c <__lo0bits+0x2a>
 800e368:	2010      	movs	r0, #16
 800e36a:	0c1b      	lsrs	r3, r3, #16
 800e36c:	b2d9      	uxtb	r1, r3
 800e36e:	b909      	cbnz	r1, 800e374 <__lo0bits+0x32>
 800e370:	3008      	adds	r0, #8
 800e372:	0a1b      	lsrs	r3, r3, #8
 800e374:	0719      	lsls	r1, r3, #28
 800e376:	bf04      	itt	eq
 800e378:	091b      	lsreq	r3, r3, #4
 800e37a:	3004      	addeq	r0, #4
 800e37c:	0799      	lsls	r1, r3, #30
 800e37e:	bf04      	itt	eq
 800e380:	089b      	lsreq	r3, r3, #2
 800e382:	3002      	addeq	r0, #2
 800e384:	07d9      	lsls	r1, r3, #31
 800e386:	d403      	bmi.n	800e390 <__lo0bits+0x4e>
 800e388:	085b      	lsrs	r3, r3, #1
 800e38a:	f100 0001 	add.w	r0, r0, #1
 800e38e:	d003      	beq.n	800e398 <__lo0bits+0x56>
 800e390:	6013      	str	r3, [r2, #0]
 800e392:	4770      	bx	lr
 800e394:	2000      	movs	r0, #0
 800e396:	4770      	bx	lr
 800e398:	2020      	movs	r0, #32
 800e39a:	4770      	bx	lr

0800e39c <__i2b>:
 800e39c:	b510      	push	{r4, lr}
 800e39e:	460c      	mov	r4, r1
 800e3a0:	2101      	movs	r1, #1
 800e3a2:	f7ff ff07 	bl	800e1b4 <_Balloc>
 800e3a6:	4602      	mov	r2, r0
 800e3a8:	b928      	cbnz	r0, 800e3b6 <__i2b+0x1a>
 800e3aa:	f240 1145 	movw	r1, #325	@ 0x145
 800e3ae:	4b04      	ldr	r3, [pc, #16]	@ (800e3c0 <__i2b+0x24>)
 800e3b0:	4804      	ldr	r0, [pc, #16]	@ (800e3c4 <__i2b+0x28>)
 800e3b2:	f000 fcb1 	bl	800ed18 <__assert_func>
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	6144      	str	r4, [r0, #20]
 800e3ba:	6103      	str	r3, [r0, #16]
 800e3bc:	bd10      	pop	{r4, pc}
 800e3be:	bf00      	nop
 800e3c0:	0800f5fe 	.word	0x0800f5fe
 800e3c4:	0800f60f 	.word	0x0800f60f

0800e3c8 <__multiply>:
 800e3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3cc:	4617      	mov	r7, r2
 800e3ce:	690a      	ldr	r2, [r1, #16]
 800e3d0:	693b      	ldr	r3, [r7, #16]
 800e3d2:	4689      	mov	r9, r1
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	bfa2      	ittt	ge
 800e3d8:	463b      	movge	r3, r7
 800e3da:	460f      	movge	r7, r1
 800e3dc:	4699      	movge	r9, r3
 800e3de:	693d      	ldr	r5, [r7, #16]
 800e3e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	6879      	ldr	r1, [r7, #4]
 800e3e8:	eb05 060a 	add.w	r6, r5, sl
 800e3ec:	42b3      	cmp	r3, r6
 800e3ee:	b085      	sub	sp, #20
 800e3f0:	bfb8      	it	lt
 800e3f2:	3101      	addlt	r1, #1
 800e3f4:	f7ff fede 	bl	800e1b4 <_Balloc>
 800e3f8:	b930      	cbnz	r0, 800e408 <__multiply+0x40>
 800e3fa:	4602      	mov	r2, r0
 800e3fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e400:	4b40      	ldr	r3, [pc, #256]	@ (800e504 <__multiply+0x13c>)
 800e402:	4841      	ldr	r0, [pc, #260]	@ (800e508 <__multiply+0x140>)
 800e404:	f000 fc88 	bl	800ed18 <__assert_func>
 800e408:	f100 0414 	add.w	r4, r0, #20
 800e40c:	4623      	mov	r3, r4
 800e40e:	2200      	movs	r2, #0
 800e410:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e414:	4573      	cmp	r3, lr
 800e416:	d320      	bcc.n	800e45a <__multiply+0x92>
 800e418:	f107 0814 	add.w	r8, r7, #20
 800e41c:	f109 0114 	add.w	r1, r9, #20
 800e420:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e424:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e428:	9302      	str	r3, [sp, #8]
 800e42a:	1beb      	subs	r3, r5, r7
 800e42c:	3b15      	subs	r3, #21
 800e42e:	f023 0303 	bic.w	r3, r3, #3
 800e432:	3304      	adds	r3, #4
 800e434:	3715      	adds	r7, #21
 800e436:	42bd      	cmp	r5, r7
 800e438:	bf38      	it	cc
 800e43a:	2304      	movcc	r3, #4
 800e43c:	9301      	str	r3, [sp, #4]
 800e43e:	9b02      	ldr	r3, [sp, #8]
 800e440:	9103      	str	r1, [sp, #12]
 800e442:	428b      	cmp	r3, r1
 800e444:	d80c      	bhi.n	800e460 <__multiply+0x98>
 800e446:	2e00      	cmp	r6, #0
 800e448:	dd03      	ble.n	800e452 <__multiply+0x8a>
 800e44a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d055      	beq.n	800e4fe <__multiply+0x136>
 800e452:	6106      	str	r6, [r0, #16]
 800e454:	b005      	add	sp, #20
 800e456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e45a:	f843 2b04 	str.w	r2, [r3], #4
 800e45e:	e7d9      	b.n	800e414 <__multiply+0x4c>
 800e460:	f8b1 a000 	ldrh.w	sl, [r1]
 800e464:	f1ba 0f00 	cmp.w	sl, #0
 800e468:	d01f      	beq.n	800e4aa <__multiply+0xe2>
 800e46a:	46c4      	mov	ip, r8
 800e46c:	46a1      	mov	r9, r4
 800e46e:	2700      	movs	r7, #0
 800e470:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e474:	f8d9 3000 	ldr.w	r3, [r9]
 800e478:	fa1f fb82 	uxth.w	fp, r2
 800e47c:	b29b      	uxth	r3, r3
 800e47e:	fb0a 330b 	mla	r3, sl, fp, r3
 800e482:	443b      	add	r3, r7
 800e484:	f8d9 7000 	ldr.w	r7, [r9]
 800e488:	0c12      	lsrs	r2, r2, #16
 800e48a:	0c3f      	lsrs	r7, r7, #16
 800e48c:	fb0a 7202 	mla	r2, sl, r2, r7
 800e490:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e494:	b29b      	uxth	r3, r3
 800e496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e49a:	4565      	cmp	r5, ip
 800e49c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e4a0:	f849 3b04 	str.w	r3, [r9], #4
 800e4a4:	d8e4      	bhi.n	800e470 <__multiply+0xa8>
 800e4a6:	9b01      	ldr	r3, [sp, #4]
 800e4a8:	50e7      	str	r7, [r4, r3]
 800e4aa:	9b03      	ldr	r3, [sp, #12]
 800e4ac:	3104      	adds	r1, #4
 800e4ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e4b2:	f1b9 0f00 	cmp.w	r9, #0
 800e4b6:	d020      	beq.n	800e4fa <__multiply+0x132>
 800e4b8:	4647      	mov	r7, r8
 800e4ba:	46a4      	mov	ip, r4
 800e4bc:	f04f 0a00 	mov.w	sl, #0
 800e4c0:	6823      	ldr	r3, [r4, #0]
 800e4c2:	f8b7 b000 	ldrh.w	fp, [r7]
 800e4c6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e4ca:	b29b      	uxth	r3, r3
 800e4cc:	fb09 220b 	mla	r2, r9, fp, r2
 800e4d0:	4452      	add	r2, sl
 800e4d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4d6:	f84c 3b04 	str.w	r3, [ip], #4
 800e4da:	f857 3b04 	ldr.w	r3, [r7], #4
 800e4de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e4e2:	f8bc 3000 	ldrh.w	r3, [ip]
 800e4e6:	42bd      	cmp	r5, r7
 800e4e8:	fb09 330a 	mla	r3, r9, sl, r3
 800e4ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e4f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e4f4:	d8e5      	bhi.n	800e4c2 <__multiply+0xfa>
 800e4f6:	9a01      	ldr	r2, [sp, #4]
 800e4f8:	50a3      	str	r3, [r4, r2]
 800e4fa:	3404      	adds	r4, #4
 800e4fc:	e79f      	b.n	800e43e <__multiply+0x76>
 800e4fe:	3e01      	subs	r6, #1
 800e500:	e7a1      	b.n	800e446 <__multiply+0x7e>
 800e502:	bf00      	nop
 800e504:	0800f5fe 	.word	0x0800f5fe
 800e508:	0800f60f 	.word	0x0800f60f

0800e50c <__pow5mult>:
 800e50c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e510:	4615      	mov	r5, r2
 800e512:	f012 0203 	ands.w	r2, r2, #3
 800e516:	4607      	mov	r7, r0
 800e518:	460e      	mov	r6, r1
 800e51a:	d007      	beq.n	800e52c <__pow5mult+0x20>
 800e51c:	4c25      	ldr	r4, [pc, #148]	@ (800e5b4 <__pow5mult+0xa8>)
 800e51e:	3a01      	subs	r2, #1
 800e520:	2300      	movs	r3, #0
 800e522:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e526:	f7ff fea7 	bl	800e278 <__multadd>
 800e52a:	4606      	mov	r6, r0
 800e52c:	10ad      	asrs	r5, r5, #2
 800e52e:	d03d      	beq.n	800e5ac <__pow5mult+0xa0>
 800e530:	69fc      	ldr	r4, [r7, #28]
 800e532:	b97c      	cbnz	r4, 800e554 <__pow5mult+0x48>
 800e534:	2010      	movs	r0, #16
 800e536:	f7ff fd87 	bl	800e048 <malloc>
 800e53a:	4602      	mov	r2, r0
 800e53c:	61f8      	str	r0, [r7, #28]
 800e53e:	b928      	cbnz	r0, 800e54c <__pow5mult+0x40>
 800e540:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e544:	4b1c      	ldr	r3, [pc, #112]	@ (800e5b8 <__pow5mult+0xac>)
 800e546:	481d      	ldr	r0, [pc, #116]	@ (800e5bc <__pow5mult+0xb0>)
 800e548:	f000 fbe6 	bl	800ed18 <__assert_func>
 800e54c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e550:	6004      	str	r4, [r0, #0]
 800e552:	60c4      	str	r4, [r0, #12]
 800e554:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e558:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e55c:	b94c      	cbnz	r4, 800e572 <__pow5mult+0x66>
 800e55e:	f240 2171 	movw	r1, #625	@ 0x271
 800e562:	4638      	mov	r0, r7
 800e564:	f7ff ff1a 	bl	800e39c <__i2b>
 800e568:	2300      	movs	r3, #0
 800e56a:	4604      	mov	r4, r0
 800e56c:	f8c8 0008 	str.w	r0, [r8, #8]
 800e570:	6003      	str	r3, [r0, #0]
 800e572:	f04f 0900 	mov.w	r9, #0
 800e576:	07eb      	lsls	r3, r5, #31
 800e578:	d50a      	bpl.n	800e590 <__pow5mult+0x84>
 800e57a:	4631      	mov	r1, r6
 800e57c:	4622      	mov	r2, r4
 800e57e:	4638      	mov	r0, r7
 800e580:	f7ff ff22 	bl	800e3c8 <__multiply>
 800e584:	4680      	mov	r8, r0
 800e586:	4631      	mov	r1, r6
 800e588:	4638      	mov	r0, r7
 800e58a:	f7ff fe53 	bl	800e234 <_Bfree>
 800e58e:	4646      	mov	r6, r8
 800e590:	106d      	asrs	r5, r5, #1
 800e592:	d00b      	beq.n	800e5ac <__pow5mult+0xa0>
 800e594:	6820      	ldr	r0, [r4, #0]
 800e596:	b938      	cbnz	r0, 800e5a8 <__pow5mult+0x9c>
 800e598:	4622      	mov	r2, r4
 800e59a:	4621      	mov	r1, r4
 800e59c:	4638      	mov	r0, r7
 800e59e:	f7ff ff13 	bl	800e3c8 <__multiply>
 800e5a2:	6020      	str	r0, [r4, #0]
 800e5a4:	f8c0 9000 	str.w	r9, [r0]
 800e5a8:	4604      	mov	r4, r0
 800e5aa:	e7e4      	b.n	800e576 <__pow5mult+0x6a>
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5b2:	bf00      	nop
 800e5b4:	0800f6c0 	.word	0x0800f6c0
 800e5b8:	0800f58f 	.word	0x0800f58f
 800e5bc:	0800f60f 	.word	0x0800f60f

0800e5c0 <__lshift>:
 800e5c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5c4:	460c      	mov	r4, r1
 800e5c6:	4607      	mov	r7, r0
 800e5c8:	4691      	mov	r9, r2
 800e5ca:	6923      	ldr	r3, [r4, #16]
 800e5cc:	6849      	ldr	r1, [r1, #4]
 800e5ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e5d2:	68a3      	ldr	r3, [r4, #8]
 800e5d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e5d8:	f108 0601 	add.w	r6, r8, #1
 800e5dc:	42b3      	cmp	r3, r6
 800e5de:	db0b      	blt.n	800e5f8 <__lshift+0x38>
 800e5e0:	4638      	mov	r0, r7
 800e5e2:	f7ff fde7 	bl	800e1b4 <_Balloc>
 800e5e6:	4605      	mov	r5, r0
 800e5e8:	b948      	cbnz	r0, 800e5fe <__lshift+0x3e>
 800e5ea:	4602      	mov	r2, r0
 800e5ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e5f0:	4b27      	ldr	r3, [pc, #156]	@ (800e690 <__lshift+0xd0>)
 800e5f2:	4828      	ldr	r0, [pc, #160]	@ (800e694 <__lshift+0xd4>)
 800e5f4:	f000 fb90 	bl	800ed18 <__assert_func>
 800e5f8:	3101      	adds	r1, #1
 800e5fa:	005b      	lsls	r3, r3, #1
 800e5fc:	e7ee      	b.n	800e5dc <__lshift+0x1c>
 800e5fe:	2300      	movs	r3, #0
 800e600:	f100 0114 	add.w	r1, r0, #20
 800e604:	f100 0210 	add.w	r2, r0, #16
 800e608:	4618      	mov	r0, r3
 800e60a:	4553      	cmp	r3, sl
 800e60c:	db33      	blt.n	800e676 <__lshift+0xb6>
 800e60e:	6920      	ldr	r0, [r4, #16]
 800e610:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e614:	f104 0314 	add.w	r3, r4, #20
 800e618:	f019 091f 	ands.w	r9, r9, #31
 800e61c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e620:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e624:	d02b      	beq.n	800e67e <__lshift+0xbe>
 800e626:	468a      	mov	sl, r1
 800e628:	2200      	movs	r2, #0
 800e62a:	f1c9 0e20 	rsb	lr, r9, #32
 800e62e:	6818      	ldr	r0, [r3, #0]
 800e630:	fa00 f009 	lsl.w	r0, r0, r9
 800e634:	4310      	orrs	r0, r2
 800e636:	f84a 0b04 	str.w	r0, [sl], #4
 800e63a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e63e:	459c      	cmp	ip, r3
 800e640:	fa22 f20e 	lsr.w	r2, r2, lr
 800e644:	d8f3      	bhi.n	800e62e <__lshift+0x6e>
 800e646:	ebac 0304 	sub.w	r3, ip, r4
 800e64a:	3b15      	subs	r3, #21
 800e64c:	f023 0303 	bic.w	r3, r3, #3
 800e650:	3304      	adds	r3, #4
 800e652:	f104 0015 	add.w	r0, r4, #21
 800e656:	4560      	cmp	r0, ip
 800e658:	bf88      	it	hi
 800e65a:	2304      	movhi	r3, #4
 800e65c:	50ca      	str	r2, [r1, r3]
 800e65e:	b10a      	cbz	r2, 800e664 <__lshift+0xa4>
 800e660:	f108 0602 	add.w	r6, r8, #2
 800e664:	3e01      	subs	r6, #1
 800e666:	4638      	mov	r0, r7
 800e668:	4621      	mov	r1, r4
 800e66a:	612e      	str	r6, [r5, #16]
 800e66c:	f7ff fde2 	bl	800e234 <_Bfree>
 800e670:	4628      	mov	r0, r5
 800e672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e676:	f842 0f04 	str.w	r0, [r2, #4]!
 800e67a:	3301      	adds	r3, #1
 800e67c:	e7c5      	b.n	800e60a <__lshift+0x4a>
 800e67e:	3904      	subs	r1, #4
 800e680:	f853 2b04 	ldr.w	r2, [r3], #4
 800e684:	459c      	cmp	ip, r3
 800e686:	f841 2f04 	str.w	r2, [r1, #4]!
 800e68a:	d8f9      	bhi.n	800e680 <__lshift+0xc0>
 800e68c:	e7ea      	b.n	800e664 <__lshift+0xa4>
 800e68e:	bf00      	nop
 800e690:	0800f5fe 	.word	0x0800f5fe
 800e694:	0800f60f 	.word	0x0800f60f

0800e698 <__mcmp>:
 800e698:	4603      	mov	r3, r0
 800e69a:	690a      	ldr	r2, [r1, #16]
 800e69c:	6900      	ldr	r0, [r0, #16]
 800e69e:	b530      	push	{r4, r5, lr}
 800e6a0:	1a80      	subs	r0, r0, r2
 800e6a2:	d10e      	bne.n	800e6c2 <__mcmp+0x2a>
 800e6a4:	3314      	adds	r3, #20
 800e6a6:	3114      	adds	r1, #20
 800e6a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e6ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e6b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e6b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e6b8:	4295      	cmp	r5, r2
 800e6ba:	d003      	beq.n	800e6c4 <__mcmp+0x2c>
 800e6bc:	d205      	bcs.n	800e6ca <__mcmp+0x32>
 800e6be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6c2:	bd30      	pop	{r4, r5, pc}
 800e6c4:	42a3      	cmp	r3, r4
 800e6c6:	d3f3      	bcc.n	800e6b0 <__mcmp+0x18>
 800e6c8:	e7fb      	b.n	800e6c2 <__mcmp+0x2a>
 800e6ca:	2001      	movs	r0, #1
 800e6cc:	e7f9      	b.n	800e6c2 <__mcmp+0x2a>
	...

0800e6d0 <__mdiff>:
 800e6d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6d4:	4689      	mov	r9, r1
 800e6d6:	4606      	mov	r6, r0
 800e6d8:	4611      	mov	r1, r2
 800e6da:	4648      	mov	r0, r9
 800e6dc:	4614      	mov	r4, r2
 800e6de:	f7ff ffdb 	bl	800e698 <__mcmp>
 800e6e2:	1e05      	subs	r5, r0, #0
 800e6e4:	d112      	bne.n	800e70c <__mdiff+0x3c>
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	4630      	mov	r0, r6
 800e6ea:	f7ff fd63 	bl	800e1b4 <_Balloc>
 800e6ee:	4602      	mov	r2, r0
 800e6f0:	b928      	cbnz	r0, 800e6fe <__mdiff+0x2e>
 800e6f2:	f240 2137 	movw	r1, #567	@ 0x237
 800e6f6:	4b3e      	ldr	r3, [pc, #248]	@ (800e7f0 <__mdiff+0x120>)
 800e6f8:	483e      	ldr	r0, [pc, #248]	@ (800e7f4 <__mdiff+0x124>)
 800e6fa:	f000 fb0d 	bl	800ed18 <__assert_func>
 800e6fe:	2301      	movs	r3, #1
 800e700:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e704:	4610      	mov	r0, r2
 800e706:	b003      	add	sp, #12
 800e708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e70c:	bfbc      	itt	lt
 800e70e:	464b      	movlt	r3, r9
 800e710:	46a1      	movlt	r9, r4
 800e712:	4630      	mov	r0, r6
 800e714:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e718:	bfba      	itte	lt
 800e71a:	461c      	movlt	r4, r3
 800e71c:	2501      	movlt	r5, #1
 800e71e:	2500      	movge	r5, #0
 800e720:	f7ff fd48 	bl	800e1b4 <_Balloc>
 800e724:	4602      	mov	r2, r0
 800e726:	b918      	cbnz	r0, 800e730 <__mdiff+0x60>
 800e728:	f240 2145 	movw	r1, #581	@ 0x245
 800e72c:	4b30      	ldr	r3, [pc, #192]	@ (800e7f0 <__mdiff+0x120>)
 800e72e:	e7e3      	b.n	800e6f8 <__mdiff+0x28>
 800e730:	f100 0b14 	add.w	fp, r0, #20
 800e734:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e738:	f109 0310 	add.w	r3, r9, #16
 800e73c:	60c5      	str	r5, [r0, #12]
 800e73e:	f04f 0c00 	mov.w	ip, #0
 800e742:	f109 0514 	add.w	r5, r9, #20
 800e746:	46d9      	mov	r9, fp
 800e748:	6926      	ldr	r6, [r4, #16]
 800e74a:	f104 0e14 	add.w	lr, r4, #20
 800e74e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e752:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e756:	9301      	str	r3, [sp, #4]
 800e758:	9b01      	ldr	r3, [sp, #4]
 800e75a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e75e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e762:	b281      	uxth	r1, r0
 800e764:	9301      	str	r3, [sp, #4]
 800e766:	fa1f f38a 	uxth.w	r3, sl
 800e76a:	1a5b      	subs	r3, r3, r1
 800e76c:	0c00      	lsrs	r0, r0, #16
 800e76e:	4463      	add	r3, ip
 800e770:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e774:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e778:	b29b      	uxth	r3, r3
 800e77a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e77e:	4576      	cmp	r6, lr
 800e780:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e784:	f849 3b04 	str.w	r3, [r9], #4
 800e788:	d8e6      	bhi.n	800e758 <__mdiff+0x88>
 800e78a:	1b33      	subs	r3, r6, r4
 800e78c:	3b15      	subs	r3, #21
 800e78e:	f023 0303 	bic.w	r3, r3, #3
 800e792:	3415      	adds	r4, #21
 800e794:	3304      	adds	r3, #4
 800e796:	42a6      	cmp	r6, r4
 800e798:	bf38      	it	cc
 800e79a:	2304      	movcc	r3, #4
 800e79c:	441d      	add	r5, r3
 800e79e:	445b      	add	r3, fp
 800e7a0:	461e      	mov	r6, r3
 800e7a2:	462c      	mov	r4, r5
 800e7a4:	4544      	cmp	r4, r8
 800e7a6:	d30e      	bcc.n	800e7c6 <__mdiff+0xf6>
 800e7a8:	f108 0103 	add.w	r1, r8, #3
 800e7ac:	1b49      	subs	r1, r1, r5
 800e7ae:	f021 0103 	bic.w	r1, r1, #3
 800e7b2:	3d03      	subs	r5, #3
 800e7b4:	45a8      	cmp	r8, r5
 800e7b6:	bf38      	it	cc
 800e7b8:	2100      	movcc	r1, #0
 800e7ba:	440b      	add	r3, r1
 800e7bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e7c0:	b199      	cbz	r1, 800e7ea <__mdiff+0x11a>
 800e7c2:	6117      	str	r7, [r2, #16]
 800e7c4:	e79e      	b.n	800e704 <__mdiff+0x34>
 800e7c6:	46e6      	mov	lr, ip
 800e7c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800e7cc:	fa1f fc81 	uxth.w	ip, r1
 800e7d0:	44f4      	add	ip, lr
 800e7d2:	0c08      	lsrs	r0, r1, #16
 800e7d4:	4471      	add	r1, lr
 800e7d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e7da:	b289      	uxth	r1, r1
 800e7dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e7e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e7e4:	f846 1b04 	str.w	r1, [r6], #4
 800e7e8:	e7dc      	b.n	800e7a4 <__mdiff+0xd4>
 800e7ea:	3f01      	subs	r7, #1
 800e7ec:	e7e6      	b.n	800e7bc <__mdiff+0xec>
 800e7ee:	bf00      	nop
 800e7f0:	0800f5fe 	.word	0x0800f5fe
 800e7f4:	0800f60f 	.word	0x0800f60f

0800e7f8 <__d2b>:
 800e7f8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800e7fc:	2101      	movs	r1, #1
 800e7fe:	4690      	mov	r8, r2
 800e800:	4699      	mov	r9, r3
 800e802:	9e08      	ldr	r6, [sp, #32]
 800e804:	f7ff fcd6 	bl	800e1b4 <_Balloc>
 800e808:	4604      	mov	r4, r0
 800e80a:	b930      	cbnz	r0, 800e81a <__d2b+0x22>
 800e80c:	4602      	mov	r2, r0
 800e80e:	f240 310f 	movw	r1, #783	@ 0x30f
 800e812:	4b23      	ldr	r3, [pc, #140]	@ (800e8a0 <__d2b+0xa8>)
 800e814:	4823      	ldr	r0, [pc, #140]	@ (800e8a4 <__d2b+0xac>)
 800e816:	f000 fa7f 	bl	800ed18 <__assert_func>
 800e81a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e81e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e822:	b10d      	cbz	r5, 800e828 <__d2b+0x30>
 800e824:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e828:	9301      	str	r3, [sp, #4]
 800e82a:	f1b8 0300 	subs.w	r3, r8, #0
 800e82e:	d024      	beq.n	800e87a <__d2b+0x82>
 800e830:	4668      	mov	r0, sp
 800e832:	9300      	str	r3, [sp, #0]
 800e834:	f7ff fd85 	bl	800e342 <__lo0bits>
 800e838:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e83c:	b1d8      	cbz	r0, 800e876 <__d2b+0x7e>
 800e83e:	f1c0 0320 	rsb	r3, r0, #32
 800e842:	fa02 f303 	lsl.w	r3, r2, r3
 800e846:	430b      	orrs	r3, r1
 800e848:	40c2      	lsrs	r2, r0
 800e84a:	6163      	str	r3, [r4, #20]
 800e84c:	9201      	str	r2, [sp, #4]
 800e84e:	9b01      	ldr	r3, [sp, #4]
 800e850:	2b00      	cmp	r3, #0
 800e852:	bf0c      	ite	eq
 800e854:	2201      	moveq	r2, #1
 800e856:	2202      	movne	r2, #2
 800e858:	61a3      	str	r3, [r4, #24]
 800e85a:	6122      	str	r2, [r4, #16]
 800e85c:	b1ad      	cbz	r5, 800e88a <__d2b+0x92>
 800e85e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e862:	4405      	add	r5, r0
 800e864:	6035      	str	r5, [r6, #0]
 800e866:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e86a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e86c:	6018      	str	r0, [r3, #0]
 800e86e:	4620      	mov	r0, r4
 800e870:	b002      	add	sp, #8
 800e872:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e876:	6161      	str	r1, [r4, #20]
 800e878:	e7e9      	b.n	800e84e <__d2b+0x56>
 800e87a:	a801      	add	r0, sp, #4
 800e87c:	f7ff fd61 	bl	800e342 <__lo0bits>
 800e880:	9b01      	ldr	r3, [sp, #4]
 800e882:	2201      	movs	r2, #1
 800e884:	6163      	str	r3, [r4, #20]
 800e886:	3020      	adds	r0, #32
 800e888:	e7e7      	b.n	800e85a <__d2b+0x62>
 800e88a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e88e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e892:	6030      	str	r0, [r6, #0]
 800e894:	6918      	ldr	r0, [r3, #16]
 800e896:	f7ff fd35 	bl	800e304 <__hi0bits>
 800e89a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e89e:	e7e4      	b.n	800e86a <__d2b+0x72>
 800e8a0:	0800f5fe 	.word	0x0800f5fe
 800e8a4:	0800f60f 	.word	0x0800f60f

0800e8a8 <__ssputs_r>:
 800e8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8ac:	461f      	mov	r7, r3
 800e8ae:	688e      	ldr	r6, [r1, #8]
 800e8b0:	4682      	mov	sl, r0
 800e8b2:	42be      	cmp	r6, r7
 800e8b4:	460c      	mov	r4, r1
 800e8b6:	4690      	mov	r8, r2
 800e8b8:	680b      	ldr	r3, [r1, #0]
 800e8ba:	d82d      	bhi.n	800e918 <__ssputs_r+0x70>
 800e8bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e8c4:	d026      	beq.n	800e914 <__ssputs_r+0x6c>
 800e8c6:	6965      	ldr	r5, [r4, #20]
 800e8c8:	6909      	ldr	r1, [r1, #16]
 800e8ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8ce:	eba3 0901 	sub.w	r9, r3, r1
 800e8d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8d6:	1c7b      	adds	r3, r7, #1
 800e8d8:	444b      	add	r3, r9
 800e8da:	106d      	asrs	r5, r5, #1
 800e8dc:	429d      	cmp	r5, r3
 800e8de:	bf38      	it	cc
 800e8e0:	461d      	movcc	r5, r3
 800e8e2:	0553      	lsls	r3, r2, #21
 800e8e4:	d527      	bpl.n	800e936 <__ssputs_r+0x8e>
 800e8e6:	4629      	mov	r1, r5
 800e8e8:	f7ff fbd8 	bl	800e09c <_malloc_r>
 800e8ec:	4606      	mov	r6, r0
 800e8ee:	b360      	cbz	r0, 800e94a <__ssputs_r+0xa2>
 800e8f0:	464a      	mov	r2, r9
 800e8f2:	6921      	ldr	r1, [r4, #16]
 800e8f4:	f000 fa02 	bl	800ecfc <memcpy>
 800e8f8:	89a3      	ldrh	r3, [r4, #12]
 800e8fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e8fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e902:	81a3      	strh	r3, [r4, #12]
 800e904:	6126      	str	r6, [r4, #16]
 800e906:	444e      	add	r6, r9
 800e908:	6026      	str	r6, [r4, #0]
 800e90a:	463e      	mov	r6, r7
 800e90c:	6165      	str	r5, [r4, #20]
 800e90e:	eba5 0509 	sub.w	r5, r5, r9
 800e912:	60a5      	str	r5, [r4, #8]
 800e914:	42be      	cmp	r6, r7
 800e916:	d900      	bls.n	800e91a <__ssputs_r+0x72>
 800e918:	463e      	mov	r6, r7
 800e91a:	4632      	mov	r2, r6
 800e91c:	4641      	mov	r1, r8
 800e91e:	6820      	ldr	r0, [r4, #0]
 800e920:	f000 f9c2 	bl	800eca8 <memmove>
 800e924:	2000      	movs	r0, #0
 800e926:	68a3      	ldr	r3, [r4, #8]
 800e928:	1b9b      	subs	r3, r3, r6
 800e92a:	60a3      	str	r3, [r4, #8]
 800e92c:	6823      	ldr	r3, [r4, #0]
 800e92e:	4433      	add	r3, r6
 800e930:	6023      	str	r3, [r4, #0]
 800e932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e936:	462a      	mov	r2, r5
 800e938:	f000 fa32 	bl	800eda0 <_realloc_r>
 800e93c:	4606      	mov	r6, r0
 800e93e:	2800      	cmp	r0, #0
 800e940:	d1e0      	bne.n	800e904 <__ssputs_r+0x5c>
 800e942:	4650      	mov	r0, sl
 800e944:	6921      	ldr	r1, [r4, #16]
 800e946:	f7ff fb37 	bl	800dfb8 <_free_r>
 800e94a:	230c      	movs	r3, #12
 800e94c:	f8ca 3000 	str.w	r3, [sl]
 800e950:	89a3      	ldrh	r3, [r4, #12]
 800e952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e95a:	81a3      	strh	r3, [r4, #12]
 800e95c:	e7e9      	b.n	800e932 <__ssputs_r+0x8a>
	...

0800e960 <_svfiprintf_r>:
 800e960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e964:	4698      	mov	r8, r3
 800e966:	898b      	ldrh	r3, [r1, #12]
 800e968:	4607      	mov	r7, r0
 800e96a:	061b      	lsls	r3, r3, #24
 800e96c:	460d      	mov	r5, r1
 800e96e:	4614      	mov	r4, r2
 800e970:	b09d      	sub	sp, #116	@ 0x74
 800e972:	d510      	bpl.n	800e996 <_svfiprintf_r+0x36>
 800e974:	690b      	ldr	r3, [r1, #16]
 800e976:	b973      	cbnz	r3, 800e996 <_svfiprintf_r+0x36>
 800e978:	2140      	movs	r1, #64	@ 0x40
 800e97a:	f7ff fb8f 	bl	800e09c <_malloc_r>
 800e97e:	6028      	str	r0, [r5, #0]
 800e980:	6128      	str	r0, [r5, #16]
 800e982:	b930      	cbnz	r0, 800e992 <_svfiprintf_r+0x32>
 800e984:	230c      	movs	r3, #12
 800e986:	603b      	str	r3, [r7, #0]
 800e988:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e98c:	b01d      	add	sp, #116	@ 0x74
 800e98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e992:	2340      	movs	r3, #64	@ 0x40
 800e994:	616b      	str	r3, [r5, #20]
 800e996:	2300      	movs	r3, #0
 800e998:	9309      	str	r3, [sp, #36]	@ 0x24
 800e99a:	2320      	movs	r3, #32
 800e99c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9a0:	2330      	movs	r3, #48	@ 0x30
 800e9a2:	f04f 0901 	mov.w	r9, #1
 800e9a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9aa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800eb44 <_svfiprintf_r+0x1e4>
 800e9ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9b2:	4623      	mov	r3, r4
 800e9b4:	469a      	mov	sl, r3
 800e9b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9ba:	b10a      	cbz	r2, 800e9c0 <_svfiprintf_r+0x60>
 800e9bc:	2a25      	cmp	r2, #37	@ 0x25
 800e9be:	d1f9      	bne.n	800e9b4 <_svfiprintf_r+0x54>
 800e9c0:	ebba 0b04 	subs.w	fp, sl, r4
 800e9c4:	d00b      	beq.n	800e9de <_svfiprintf_r+0x7e>
 800e9c6:	465b      	mov	r3, fp
 800e9c8:	4622      	mov	r2, r4
 800e9ca:	4629      	mov	r1, r5
 800e9cc:	4638      	mov	r0, r7
 800e9ce:	f7ff ff6b 	bl	800e8a8 <__ssputs_r>
 800e9d2:	3001      	adds	r0, #1
 800e9d4:	f000 80a7 	beq.w	800eb26 <_svfiprintf_r+0x1c6>
 800e9d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9da:	445a      	add	r2, fp
 800e9dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9de:	f89a 3000 	ldrb.w	r3, [sl]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	f000 809f 	beq.w	800eb26 <_svfiprintf_r+0x1c6>
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e9ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9f2:	f10a 0a01 	add.w	sl, sl, #1
 800e9f6:	9304      	str	r3, [sp, #16]
 800e9f8:	9307      	str	r3, [sp, #28]
 800e9fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e9fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea00:	4654      	mov	r4, sl
 800ea02:	2205      	movs	r2, #5
 800ea04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea08:	484e      	ldr	r0, [pc, #312]	@ (800eb44 <_svfiprintf_r+0x1e4>)
 800ea0a:	f7fe fc6a 	bl	800d2e2 <memchr>
 800ea0e:	9a04      	ldr	r2, [sp, #16]
 800ea10:	b9d8      	cbnz	r0, 800ea4a <_svfiprintf_r+0xea>
 800ea12:	06d0      	lsls	r0, r2, #27
 800ea14:	bf44      	itt	mi
 800ea16:	2320      	movmi	r3, #32
 800ea18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea1c:	0711      	lsls	r1, r2, #28
 800ea1e:	bf44      	itt	mi
 800ea20:	232b      	movmi	r3, #43	@ 0x2b
 800ea22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea26:	f89a 3000 	ldrb.w	r3, [sl]
 800ea2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea2c:	d015      	beq.n	800ea5a <_svfiprintf_r+0xfa>
 800ea2e:	4654      	mov	r4, sl
 800ea30:	2000      	movs	r0, #0
 800ea32:	f04f 0c0a 	mov.w	ip, #10
 800ea36:	9a07      	ldr	r2, [sp, #28]
 800ea38:	4621      	mov	r1, r4
 800ea3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea3e:	3b30      	subs	r3, #48	@ 0x30
 800ea40:	2b09      	cmp	r3, #9
 800ea42:	d94b      	bls.n	800eadc <_svfiprintf_r+0x17c>
 800ea44:	b1b0      	cbz	r0, 800ea74 <_svfiprintf_r+0x114>
 800ea46:	9207      	str	r2, [sp, #28]
 800ea48:	e014      	b.n	800ea74 <_svfiprintf_r+0x114>
 800ea4a:	eba0 0308 	sub.w	r3, r0, r8
 800ea4e:	fa09 f303 	lsl.w	r3, r9, r3
 800ea52:	4313      	orrs	r3, r2
 800ea54:	46a2      	mov	sl, r4
 800ea56:	9304      	str	r3, [sp, #16]
 800ea58:	e7d2      	b.n	800ea00 <_svfiprintf_r+0xa0>
 800ea5a:	9b03      	ldr	r3, [sp, #12]
 800ea5c:	1d19      	adds	r1, r3, #4
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	9103      	str	r1, [sp, #12]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	bfbb      	ittet	lt
 800ea66:	425b      	neglt	r3, r3
 800ea68:	f042 0202 	orrlt.w	r2, r2, #2
 800ea6c:	9307      	strge	r3, [sp, #28]
 800ea6e:	9307      	strlt	r3, [sp, #28]
 800ea70:	bfb8      	it	lt
 800ea72:	9204      	strlt	r2, [sp, #16]
 800ea74:	7823      	ldrb	r3, [r4, #0]
 800ea76:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea78:	d10a      	bne.n	800ea90 <_svfiprintf_r+0x130>
 800ea7a:	7863      	ldrb	r3, [r4, #1]
 800ea7c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea7e:	d132      	bne.n	800eae6 <_svfiprintf_r+0x186>
 800ea80:	9b03      	ldr	r3, [sp, #12]
 800ea82:	3402      	adds	r4, #2
 800ea84:	1d1a      	adds	r2, r3, #4
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	9203      	str	r2, [sp, #12]
 800ea8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea8e:	9305      	str	r3, [sp, #20]
 800ea90:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800eb48 <_svfiprintf_r+0x1e8>
 800ea94:	2203      	movs	r2, #3
 800ea96:	4650      	mov	r0, sl
 800ea98:	7821      	ldrb	r1, [r4, #0]
 800ea9a:	f7fe fc22 	bl	800d2e2 <memchr>
 800ea9e:	b138      	cbz	r0, 800eab0 <_svfiprintf_r+0x150>
 800eaa0:	2240      	movs	r2, #64	@ 0x40
 800eaa2:	9b04      	ldr	r3, [sp, #16]
 800eaa4:	eba0 000a 	sub.w	r0, r0, sl
 800eaa8:	4082      	lsls	r2, r0
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	3401      	adds	r4, #1
 800eaae:	9304      	str	r3, [sp, #16]
 800eab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eab4:	2206      	movs	r2, #6
 800eab6:	4825      	ldr	r0, [pc, #148]	@ (800eb4c <_svfiprintf_r+0x1ec>)
 800eab8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eabc:	f7fe fc11 	bl	800d2e2 <memchr>
 800eac0:	2800      	cmp	r0, #0
 800eac2:	d036      	beq.n	800eb32 <_svfiprintf_r+0x1d2>
 800eac4:	4b22      	ldr	r3, [pc, #136]	@ (800eb50 <_svfiprintf_r+0x1f0>)
 800eac6:	bb1b      	cbnz	r3, 800eb10 <_svfiprintf_r+0x1b0>
 800eac8:	9b03      	ldr	r3, [sp, #12]
 800eaca:	3307      	adds	r3, #7
 800eacc:	f023 0307 	bic.w	r3, r3, #7
 800ead0:	3308      	adds	r3, #8
 800ead2:	9303      	str	r3, [sp, #12]
 800ead4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ead6:	4433      	add	r3, r6
 800ead8:	9309      	str	r3, [sp, #36]	@ 0x24
 800eada:	e76a      	b.n	800e9b2 <_svfiprintf_r+0x52>
 800eadc:	460c      	mov	r4, r1
 800eade:	2001      	movs	r0, #1
 800eae0:	fb0c 3202 	mla	r2, ip, r2, r3
 800eae4:	e7a8      	b.n	800ea38 <_svfiprintf_r+0xd8>
 800eae6:	2300      	movs	r3, #0
 800eae8:	f04f 0c0a 	mov.w	ip, #10
 800eaec:	4619      	mov	r1, r3
 800eaee:	3401      	adds	r4, #1
 800eaf0:	9305      	str	r3, [sp, #20]
 800eaf2:	4620      	mov	r0, r4
 800eaf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eaf8:	3a30      	subs	r2, #48	@ 0x30
 800eafa:	2a09      	cmp	r2, #9
 800eafc:	d903      	bls.n	800eb06 <_svfiprintf_r+0x1a6>
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d0c6      	beq.n	800ea90 <_svfiprintf_r+0x130>
 800eb02:	9105      	str	r1, [sp, #20]
 800eb04:	e7c4      	b.n	800ea90 <_svfiprintf_r+0x130>
 800eb06:	4604      	mov	r4, r0
 800eb08:	2301      	movs	r3, #1
 800eb0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb0e:	e7f0      	b.n	800eaf2 <_svfiprintf_r+0x192>
 800eb10:	ab03      	add	r3, sp, #12
 800eb12:	9300      	str	r3, [sp, #0]
 800eb14:	462a      	mov	r2, r5
 800eb16:	4638      	mov	r0, r7
 800eb18:	4b0e      	ldr	r3, [pc, #56]	@ (800eb54 <_svfiprintf_r+0x1f4>)
 800eb1a:	a904      	add	r1, sp, #16
 800eb1c:	f7fd fe70 	bl	800c800 <_printf_float>
 800eb20:	1c42      	adds	r2, r0, #1
 800eb22:	4606      	mov	r6, r0
 800eb24:	d1d6      	bne.n	800ead4 <_svfiprintf_r+0x174>
 800eb26:	89ab      	ldrh	r3, [r5, #12]
 800eb28:	065b      	lsls	r3, r3, #25
 800eb2a:	f53f af2d 	bmi.w	800e988 <_svfiprintf_r+0x28>
 800eb2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb30:	e72c      	b.n	800e98c <_svfiprintf_r+0x2c>
 800eb32:	ab03      	add	r3, sp, #12
 800eb34:	9300      	str	r3, [sp, #0]
 800eb36:	462a      	mov	r2, r5
 800eb38:	4638      	mov	r0, r7
 800eb3a:	4b06      	ldr	r3, [pc, #24]	@ (800eb54 <_svfiprintf_r+0x1f4>)
 800eb3c:	a904      	add	r1, sp, #16
 800eb3e:	f7fe f8fd 	bl	800cd3c <_printf_i>
 800eb42:	e7ed      	b.n	800eb20 <_svfiprintf_r+0x1c0>
 800eb44:	0800f668 	.word	0x0800f668
 800eb48:	0800f66e 	.word	0x0800f66e
 800eb4c:	0800f672 	.word	0x0800f672
 800eb50:	0800c801 	.word	0x0800c801
 800eb54:	0800e8a9 	.word	0x0800e8a9

0800eb58 <__sflush_r>:
 800eb58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb5e:	0716      	lsls	r6, r2, #28
 800eb60:	4605      	mov	r5, r0
 800eb62:	460c      	mov	r4, r1
 800eb64:	d454      	bmi.n	800ec10 <__sflush_r+0xb8>
 800eb66:	684b      	ldr	r3, [r1, #4]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	dc02      	bgt.n	800eb72 <__sflush_r+0x1a>
 800eb6c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	dd48      	ble.n	800ec04 <__sflush_r+0xac>
 800eb72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb74:	2e00      	cmp	r6, #0
 800eb76:	d045      	beq.n	800ec04 <__sflush_r+0xac>
 800eb78:	2300      	movs	r3, #0
 800eb7a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eb7e:	682f      	ldr	r7, [r5, #0]
 800eb80:	6a21      	ldr	r1, [r4, #32]
 800eb82:	602b      	str	r3, [r5, #0]
 800eb84:	d030      	beq.n	800ebe8 <__sflush_r+0x90>
 800eb86:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eb88:	89a3      	ldrh	r3, [r4, #12]
 800eb8a:	0759      	lsls	r1, r3, #29
 800eb8c:	d505      	bpl.n	800eb9a <__sflush_r+0x42>
 800eb8e:	6863      	ldr	r3, [r4, #4]
 800eb90:	1ad2      	subs	r2, r2, r3
 800eb92:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb94:	b10b      	cbz	r3, 800eb9a <__sflush_r+0x42>
 800eb96:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eb98:	1ad2      	subs	r2, r2, r3
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	4628      	mov	r0, r5
 800eb9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eba0:	6a21      	ldr	r1, [r4, #32]
 800eba2:	47b0      	blx	r6
 800eba4:	1c43      	adds	r3, r0, #1
 800eba6:	89a3      	ldrh	r3, [r4, #12]
 800eba8:	d106      	bne.n	800ebb8 <__sflush_r+0x60>
 800ebaa:	6829      	ldr	r1, [r5, #0]
 800ebac:	291d      	cmp	r1, #29
 800ebae:	d82b      	bhi.n	800ec08 <__sflush_r+0xb0>
 800ebb0:	4a28      	ldr	r2, [pc, #160]	@ (800ec54 <__sflush_r+0xfc>)
 800ebb2:	40ca      	lsrs	r2, r1
 800ebb4:	07d6      	lsls	r6, r2, #31
 800ebb6:	d527      	bpl.n	800ec08 <__sflush_r+0xb0>
 800ebb8:	2200      	movs	r2, #0
 800ebba:	6062      	str	r2, [r4, #4]
 800ebbc:	6922      	ldr	r2, [r4, #16]
 800ebbe:	04d9      	lsls	r1, r3, #19
 800ebc0:	6022      	str	r2, [r4, #0]
 800ebc2:	d504      	bpl.n	800ebce <__sflush_r+0x76>
 800ebc4:	1c42      	adds	r2, r0, #1
 800ebc6:	d101      	bne.n	800ebcc <__sflush_r+0x74>
 800ebc8:	682b      	ldr	r3, [r5, #0]
 800ebca:	b903      	cbnz	r3, 800ebce <__sflush_r+0x76>
 800ebcc:	6560      	str	r0, [r4, #84]	@ 0x54
 800ebce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ebd0:	602f      	str	r7, [r5, #0]
 800ebd2:	b1b9      	cbz	r1, 800ec04 <__sflush_r+0xac>
 800ebd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ebd8:	4299      	cmp	r1, r3
 800ebda:	d002      	beq.n	800ebe2 <__sflush_r+0x8a>
 800ebdc:	4628      	mov	r0, r5
 800ebde:	f7ff f9eb 	bl	800dfb8 <_free_r>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ebe6:	e00d      	b.n	800ec04 <__sflush_r+0xac>
 800ebe8:	2301      	movs	r3, #1
 800ebea:	4628      	mov	r0, r5
 800ebec:	47b0      	blx	r6
 800ebee:	4602      	mov	r2, r0
 800ebf0:	1c50      	adds	r0, r2, #1
 800ebf2:	d1c9      	bne.n	800eb88 <__sflush_r+0x30>
 800ebf4:	682b      	ldr	r3, [r5, #0]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d0c6      	beq.n	800eb88 <__sflush_r+0x30>
 800ebfa:	2b1d      	cmp	r3, #29
 800ebfc:	d001      	beq.n	800ec02 <__sflush_r+0xaa>
 800ebfe:	2b16      	cmp	r3, #22
 800ec00:	d11d      	bne.n	800ec3e <__sflush_r+0xe6>
 800ec02:	602f      	str	r7, [r5, #0]
 800ec04:	2000      	movs	r0, #0
 800ec06:	e021      	b.n	800ec4c <__sflush_r+0xf4>
 800ec08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec0c:	b21b      	sxth	r3, r3
 800ec0e:	e01a      	b.n	800ec46 <__sflush_r+0xee>
 800ec10:	690f      	ldr	r7, [r1, #16]
 800ec12:	2f00      	cmp	r7, #0
 800ec14:	d0f6      	beq.n	800ec04 <__sflush_r+0xac>
 800ec16:	0793      	lsls	r3, r2, #30
 800ec18:	bf18      	it	ne
 800ec1a:	2300      	movne	r3, #0
 800ec1c:	680e      	ldr	r6, [r1, #0]
 800ec1e:	bf08      	it	eq
 800ec20:	694b      	ldreq	r3, [r1, #20]
 800ec22:	1bf6      	subs	r6, r6, r7
 800ec24:	600f      	str	r7, [r1, #0]
 800ec26:	608b      	str	r3, [r1, #8]
 800ec28:	2e00      	cmp	r6, #0
 800ec2a:	ddeb      	ble.n	800ec04 <__sflush_r+0xac>
 800ec2c:	4633      	mov	r3, r6
 800ec2e:	463a      	mov	r2, r7
 800ec30:	4628      	mov	r0, r5
 800ec32:	6a21      	ldr	r1, [r4, #32]
 800ec34:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ec38:	47e0      	blx	ip
 800ec3a:	2800      	cmp	r0, #0
 800ec3c:	dc07      	bgt.n	800ec4e <__sflush_r+0xf6>
 800ec3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec4a:	81a3      	strh	r3, [r4, #12]
 800ec4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec4e:	4407      	add	r7, r0
 800ec50:	1a36      	subs	r6, r6, r0
 800ec52:	e7e9      	b.n	800ec28 <__sflush_r+0xd0>
 800ec54:	20400001 	.word	0x20400001

0800ec58 <_fflush_r>:
 800ec58:	b538      	push	{r3, r4, r5, lr}
 800ec5a:	690b      	ldr	r3, [r1, #16]
 800ec5c:	4605      	mov	r5, r0
 800ec5e:	460c      	mov	r4, r1
 800ec60:	b913      	cbnz	r3, 800ec68 <_fflush_r+0x10>
 800ec62:	2500      	movs	r5, #0
 800ec64:	4628      	mov	r0, r5
 800ec66:	bd38      	pop	{r3, r4, r5, pc}
 800ec68:	b118      	cbz	r0, 800ec72 <_fflush_r+0x1a>
 800ec6a:	6a03      	ldr	r3, [r0, #32]
 800ec6c:	b90b      	cbnz	r3, 800ec72 <_fflush_r+0x1a>
 800ec6e:	f7fe fa0f 	bl	800d090 <__sinit>
 800ec72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d0f3      	beq.n	800ec62 <_fflush_r+0xa>
 800ec7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ec7c:	07d0      	lsls	r0, r2, #31
 800ec7e:	d404      	bmi.n	800ec8a <_fflush_r+0x32>
 800ec80:	0599      	lsls	r1, r3, #22
 800ec82:	d402      	bmi.n	800ec8a <_fflush_r+0x32>
 800ec84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec86:	f7fe fb2a 	bl	800d2de <__retarget_lock_acquire_recursive>
 800ec8a:	4628      	mov	r0, r5
 800ec8c:	4621      	mov	r1, r4
 800ec8e:	f7ff ff63 	bl	800eb58 <__sflush_r>
 800ec92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ec94:	4605      	mov	r5, r0
 800ec96:	07da      	lsls	r2, r3, #31
 800ec98:	d4e4      	bmi.n	800ec64 <_fflush_r+0xc>
 800ec9a:	89a3      	ldrh	r3, [r4, #12]
 800ec9c:	059b      	lsls	r3, r3, #22
 800ec9e:	d4e1      	bmi.n	800ec64 <_fflush_r+0xc>
 800eca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eca2:	f7fe fb1d 	bl	800d2e0 <__retarget_lock_release_recursive>
 800eca6:	e7dd      	b.n	800ec64 <_fflush_r+0xc>

0800eca8 <memmove>:
 800eca8:	4288      	cmp	r0, r1
 800ecaa:	b510      	push	{r4, lr}
 800ecac:	eb01 0402 	add.w	r4, r1, r2
 800ecb0:	d902      	bls.n	800ecb8 <memmove+0x10>
 800ecb2:	4284      	cmp	r4, r0
 800ecb4:	4623      	mov	r3, r4
 800ecb6:	d807      	bhi.n	800ecc8 <memmove+0x20>
 800ecb8:	1e43      	subs	r3, r0, #1
 800ecba:	42a1      	cmp	r1, r4
 800ecbc:	d008      	beq.n	800ecd0 <memmove+0x28>
 800ecbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ecc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecc6:	e7f8      	b.n	800ecba <memmove+0x12>
 800ecc8:	4601      	mov	r1, r0
 800ecca:	4402      	add	r2, r0
 800eccc:	428a      	cmp	r2, r1
 800ecce:	d100      	bne.n	800ecd2 <memmove+0x2a>
 800ecd0:	bd10      	pop	{r4, pc}
 800ecd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ecd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ecda:	e7f7      	b.n	800eccc <memmove+0x24>

0800ecdc <_sbrk_r>:
 800ecdc:	b538      	push	{r3, r4, r5, lr}
 800ecde:	2300      	movs	r3, #0
 800ece0:	4d05      	ldr	r5, [pc, #20]	@ (800ecf8 <_sbrk_r+0x1c>)
 800ece2:	4604      	mov	r4, r0
 800ece4:	4608      	mov	r0, r1
 800ece6:	602b      	str	r3, [r5, #0]
 800ece8:	f000 fb8a 	bl	800f400 <_sbrk>
 800ecec:	1c43      	adds	r3, r0, #1
 800ecee:	d102      	bne.n	800ecf6 <_sbrk_r+0x1a>
 800ecf0:	682b      	ldr	r3, [r5, #0]
 800ecf2:	b103      	cbz	r3, 800ecf6 <_sbrk_r+0x1a>
 800ecf4:	6023      	str	r3, [r4, #0]
 800ecf6:	bd38      	pop	{r3, r4, r5, pc}
 800ecf8:	200062c8 	.word	0x200062c8

0800ecfc <memcpy>:
 800ecfc:	440a      	add	r2, r1
 800ecfe:	4291      	cmp	r1, r2
 800ed00:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ed04:	d100      	bne.n	800ed08 <memcpy+0xc>
 800ed06:	4770      	bx	lr
 800ed08:	b510      	push	{r4, lr}
 800ed0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed0e:	4291      	cmp	r1, r2
 800ed10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed14:	d1f9      	bne.n	800ed0a <memcpy+0xe>
 800ed16:	bd10      	pop	{r4, pc}

0800ed18 <__assert_func>:
 800ed18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed1a:	4614      	mov	r4, r2
 800ed1c:	461a      	mov	r2, r3
 800ed1e:	4b09      	ldr	r3, [pc, #36]	@ (800ed44 <__assert_func+0x2c>)
 800ed20:	4605      	mov	r5, r0
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	68d8      	ldr	r0, [r3, #12]
 800ed26:	b14c      	cbz	r4, 800ed3c <__assert_func+0x24>
 800ed28:	4b07      	ldr	r3, [pc, #28]	@ (800ed48 <__assert_func+0x30>)
 800ed2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed2e:	9100      	str	r1, [sp, #0]
 800ed30:	462b      	mov	r3, r5
 800ed32:	4906      	ldr	r1, [pc, #24]	@ (800ed4c <__assert_func+0x34>)
 800ed34:	f000 f870 	bl	800ee18 <fiprintf>
 800ed38:	f000 f880 	bl	800ee3c <abort>
 800ed3c:	4b04      	ldr	r3, [pc, #16]	@ (800ed50 <__assert_func+0x38>)
 800ed3e:	461c      	mov	r4, r3
 800ed40:	e7f3      	b.n	800ed2a <__assert_func+0x12>
 800ed42:	bf00      	nop
 800ed44:	200001cc 	.word	0x200001cc
 800ed48:	0800f683 	.word	0x0800f683
 800ed4c:	0800f690 	.word	0x0800f690
 800ed50:	0800f6be 	.word	0x0800f6be

0800ed54 <_calloc_r>:
 800ed54:	b570      	push	{r4, r5, r6, lr}
 800ed56:	fba1 5402 	umull	r5, r4, r1, r2
 800ed5a:	b934      	cbnz	r4, 800ed6a <_calloc_r+0x16>
 800ed5c:	4629      	mov	r1, r5
 800ed5e:	f7ff f99d 	bl	800e09c <_malloc_r>
 800ed62:	4606      	mov	r6, r0
 800ed64:	b928      	cbnz	r0, 800ed72 <_calloc_r+0x1e>
 800ed66:	4630      	mov	r0, r6
 800ed68:	bd70      	pop	{r4, r5, r6, pc}
 800ed6a:	220c      	movs	r2, #12
 800ed6c:	2600      	movs	r6, #0
 800ed6e:	6002      	str	r2, [r0, #0]
 800ed70:	e7f9      	b.n	800ed66 <_calloc_r+0x12>
 800ed72:	462a      	mov	r2, r5
 800ed74:	4621      	mov	r1, r4
 800ed76:	f7fe fa3a 	bl	800d1ee <memset>
 800ed7a:	e7f4      	b.n	800ed66 <_calloc_r+0x12>

0800ed7c <__ascii_mbtowc>:
 800ed7c:	b082      	sub	sp, #8
 800ed7e:	b901      	cbnz	r1, 800ed82 <__ascii_mbtowc+0x6>
 800ed80:	a901      	add	r1, sp, #4
 800ed82:	b142      	cbz	r2, 800ed96 <__ascii_mbtowc+0x1a>
 800ed84:	b14b      	cbz	r3, 800ed9a <__ascii_mbtowc+0x1e>
 800ed86:	7813      	ldrb	r3, [r2, #0]
 800ed88:	600b      	str	r3, [r1, #0]
 800ed8a:	7812      	ldrb	r2, [r2, #0]
 800ed8c:	1e10      	subs	r0, r2, #0
 800ed8e:	bf18      	it	ne
 800ed90:	2001      	movne	r0, #1
 800ed92:	b002      	add	sp, #8
 800ed94:	4770      	bx	lr
 800ed96:	4610      	mov	r0, r2
 800ed98:	e7fb      	b.n	800ed92 <__ascii_mbtowc+0x16>
 800ed9a:	f06f 0001 	mvn.w	r0, #1
 800ed9e:	e7f8      	b.n	800ed92 <__ascii_mbtowc+0x16>

0800eda0 <_realloc_r>:
 800eda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eda4:	4607      	mov	r7, r0
 800eda6:	4614      	mov	r4, r2
 800eda8:	460d      	mov	r5, r1
 800edaa:	b921      	cbnz	r1, 800edb6 <_realloc_r+0x16>
 800edac:	4611      	mov	r1, r2
 800edae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800edb2:	f7ff b973 	b.w	800e09c <_malloc_r>
 800edb6:	b92a      	cbnz	r2, 800edc4 <_realloc_r+0x24>
 800edb8:	f7ff f8fe 	bl	800dfb8 <_free_r>
 800edbc:	4625      	mov	r5, r4
 800edbe:	4628      	mov	r0, r5
 800edc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edc4:	f000 f841 	bl	800ee4a <_malloc_usable_size_r>
 800edc8:	4284      	cmp	r4, r0
 800edca:	4606      	mov	r6, r0
 800edcc:	d802      	bhi.n	800edd4 <_realloc_r+0x34>
 800edce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800edd2:	d8f4      	bhi.n	800edbe <_realloc_r+0x1e>
 800edd4:	4621      	mov	r1, r4
 800edd6:	4638      	mov	r0, r7
 800edd8:	f7ff f960 	bl	800e09c <_malloc_r>
 800eddc:	4680      	mov	r8, r0
 800edde:	b908      	cbnz	r0, 800ede4 <_realloc_r+0x44>
 800ede0:	4645      	mov	r5, r8
 800ede2:	e7ec      	b.n	800edbe <_realloc_r+0x1e>
 800ede4:	42b4      	cmp	r4, r6
 800ede6:	4622      	mov	r2, r4
 800ede8:	4629      	mov	r1, r5
 800edea:	bf28      	it	cs
 800edec:	4632      	movcs	r2, r6
 800edee:	f7ff ff85 	bl	800ecfc <memcpy>
 800edf2:	4629      	mov	r1, r5
 800edf4:	4638      	mov	r0, r7
 800edf6:	f7ff f8df 	bl	800dfb8 <_free_r>
 800edfa:	e7f1      	b.n	800ede0 <_realloc_r+0x40>

0800edfc <__ascii_wctomb>:
 800edfc:	4603      	mov	r3, r0
 800edfe:	4608      	mov	r0, r1
 800ee00:	b141      	cbz	r1, 800ee14 <__ascii_wctomb+0x18>
 800ee02:	2aff      	cmp	r2, #255	@ 0xff
 800ee04:	d904      	bls.n	800ee10 <__ascii_wctomb+0x14>
 800ee06:	228a      	movs	r2, #138	@ 0x8a
 800ee08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee0c:	601a      	str	r2, [r3, #0]
 800ee0e:	4770      	bx	lr
 800ee10:	2001      	movs	r0, #1
 800ee12:	700a      	strb	r2, [r1, #0]
 800ee14:	4770      	bx	lr
	...

0800ee18 <fiprintf>:
 800ee18:	b40e      	push	{r1, r2, r3}
 800ee1a:	b503      	push	{r0, r1, lr}
 800ee1c:	4601      	mov	r1, r0
 800ee1e:	ab03      	add	r3, sp, #12
 800ee20:	4805      	ldr	r0, [pc, #20]	@ (800ee38 <fiprintf+0x20>)
 800ee22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee26:	6800      	ldr	r0, [r0, #0]
 800ee28:	9301      	str	r3, [sp, #4]
 800ee2a:	f000 f83d 	bl	800eea8 <_vfiprintf_r>
 800ee2e:	b002      	add	sp, #8
 800ee30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee34:	b003      	add	sp, #12
 800ee36:	4770      	bx	lr
 800ee38:	200001cc 	.word	0x200001cc

0800ee3c <abort>:
 800ee3c:	2006      	movs	r0, #6
 800ee3e:	b508      	push	{r3, lr}
 800ee40:	f000 fa06 	bl	800f250 <raise>
 800ee44:	2001      	movs	r0, #1
 800ee46:	f000 faf1 	bl	800f42c <_exit>

0800ee4a <_malloc_usable_size_r>:
 800ee4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee4e:	1f18      	subs	r0, r3, #4
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	bfbc      	itt	lt
 800ee54:	580b      	ldrlt	r3, [r1, r0]
 800ee56:	18c0      	addlt	r0, r0, r3
 800ee58:	4770      	bx	lr

0800ee5a <__sfputc_r>:
 800ee5a:	6893      	ldr	r3, [r2, #8]
 800ee5c:	b410      	push	{r4}
 800ee5e:	3b01      	subs	r3, #1
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	6093      	str	r3, [r2, #8]
 800ee64:	da07      	bge.n	800ee76 <__sfputc_r+0x1c>
 800ee66:	6994      	ldr	r4, [r2, #24]
 800ee68:	42a3      	cmp	r3, r4
 800ee6a:	db01      	blt.n	800ee70 <__sfputc_r+0x16>
 800ee6c:	290a      	cmp	r1, #10
 800ee6e:	d102      	bne.n	800ee76 <__sfputc_r+0x1c>
 800ee70:	bc10      	pop	{r4}
 800ee72:	f000 b931 	b.w	800f0d8 <__swbuf_r>
 800ee76:	6813      	ldr	r3, [r2, #0]
 800ee78:	1c58      	adds	r0, r3, #1
 800ee7a:	6010      	str	r0, [r2, #0]
 800ee7c:	7019      	strb	r1, [r3, #0]
 800ee7e:	4608      	mov	r0, r1
 800ee80:	bc10      	pop	{r4}
 800ee82:	4770      	bx	lr

0800ee84 <__sfputs_r>:
 800ee84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee86:	4606      	mov	r6, r0
 800ee88:	460f      	mov	r7, r1
 800ee8a:	4614      	mov	r4, r2
 800ee8c:	18d5      	adds	r5, r2, r3
 800ee8e:	42ac      	cmp	r4, r5
 800ee90:	d101      	bne.n	800ee96 <__sfputs_r+0x12>
 800ee92:	2000      	movs	r0, #0
 800ee94:	e007      	b.n	800eea6 <__sfputs_r+0x22>
 800ee96:	463a      	mov	r2, r7
 800ee98:	4630      	mov	r0, r6
 800ee9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee9e:	f7ff ffdc 	bl	800ee5a <__sfputc_r>
 800eea2:	1c43      	adds	r3, r0, #1
 800eea4:	d1f3      	bne.n	800ee8e <__sfputs_r+0xa>
 800eea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eea8 <_vfiprintf_r>:
 800eea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeac:	460d      	mov	r5, r1
 800eeae:	4614      	mov	r4, r2
 800eeb0:	4698      	mov	r8, r3
 800eeb2:	4606      	mov	r6, r0
 800eeb4:	b09d      	sub	sp, #116	@ 0x74
 800eeb6:	b118      	cbz	r0, 800eec0 <_vfiprintf_r+0x18>
 800eeb8:	6a03      	ldr	r3, [r0, #32]
 800eeba:	b90b      	cbnz	r3, 800eec0 <_vfiprintf_r+0x18>
 800eebc:	f7fe f8e8 	bl	800d090 <__sinit>
 800eec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eec2:	07d9      	lsls	r1, r3, #31
 800eec4:	d405      	bmi.n	800eed2 <_vfiprintf_r+0x2a>
 800eec6:	89ab      	ldrh	r3, [r5, #12]
 800eec8:	059a      	lsls	r2, r3, #22
 800eeca:	d402      	bmi.n	800eed2 <_vfiprintf_r+0x2a>
 800eecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eece:	f7fe fa06 	bl	800d2de <__retarget_lock_acquire_recursive>
 800eed2:	89ab      	ldrh	r3, [r5, #12]
 800eed4:	071b      	lsls	r3, r3, #28
 800eed6:	d501      	bpl.n	800eedc <_vfiprintf_r+0x34>
 800eed8:	692b      	ldr	r3, [r5, #16]
 800eeda:	b99b      	cbnz	r3, 800ef04 <_vfiprintf_r+0x5c>
 800eedc:	4629      	mov	r1, r5
 800eede:	4630      	mov	r0, r6
 800eee0:	f000 f938 	bl	800f154 <__swsetup_r>
 800eee4:	b170      	cbz	r0, 800ef04 <_vfiprintf_r+0x5c>
 800eee6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eee8:	07dc      	lsls	r4, r3, #31
 800eeea:	d504      	bpl.n	800eef6 <_vfiprintf_r+0x4e>
 800eeec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eef0:	b01d      	add	sp, #116	@ 0x74
 800eef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef6:	89ab      	ldrh	r3, [r5, #12]
 800eef8:	0598      	lsls	r0, r3, #22
 800eefa:	d4f7      	bmi.n	800eeec <_vfiprintf_r+0x44>
 800eefc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eefe:	f7fe f9ef 	bl	800d2e0 <__retarget_lock_release_recursive>
 800ef02:	e7f3      	b.n	800eeec <_vfiprintf_r+0x44>
 800ef04:	2300      	movs	r3, #0
 800ef06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef08:	2320      	movs	r3, #32
 800ef0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef0e:	2330      	movs	r3, #48	@ 0x30
 800ef10:	f04f 0901 	mov.w	r9, #1
 800ef14:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef18:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800f0c4 <_vfiprintf_r+0x21c>
 800ef1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef20:	4623      	mov	r3, r4
 800ef22:	469a      	mov	sl, r3
 800ef24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef28:	b10a      	cbz	r2, 800ef2e <_vfiprintf_r+0x86>
 800ef2a:	2a25      	cmp	r2, #37	@ 0x25
 800ef2c:	d1f9      	bne.n	800ef22 <_vfiprintf_r+0x7a>
 800ef2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ef32:	d00b      	beq.n	800ef4c <_vfiprintf_r+0xa4>
 800ef34:	465b      	mov	r3, fp
 800ef36:	4622      	mov	r2, r4
 800ef38:	4629      	mov	r1, r5
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	f7ff ffa2 	bl	800ee84 <__sfputs_r>
 800ef40:	3001      	adds	r0, #1
 800ef42:	f000 80a7 	beq.w	800f094 <_vfiprintf_r+0x1ec>
 800ef46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef48:	445a      	add	r2, fp
 800ef4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	f000 809f 	beq.w	800f094 <_vfiprintf_r+0x1ec>
 800ef56:	2300      	movs	r3, #0
 800ef58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ef5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef60:	f10a 0a01 	add.w	sl, sl, #1
 800ef64:	9304      	str	r3, [sp, #16]
 800ef66:	9307      	str	r3, [sp, #28]
 800ef68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef6e:	4654      	mov	r4, sl
 800ef70:	2205      	movs	r2, #5
 800ef72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef76:	4853      	ldr	r0, [pc, #332]	@ (800f0c4 <_vfiprintf_r+0x21c>)
 800ef78:	f7fe f9b3 	bl	800d2e2 <memchr>
 800ef7c:	9a04      	ldr	r2, [sp, #16]
 800ef7e:	b9d8      	cbnz	r0, 800efb8 <_vfiprintf_r+0x110>
 800ef80:	06d1      	lsls	r1, r2, #27
 800ef82:	bf44      	itt	mi
 800ef84:	2320      	movmi	r3, #32
 800ef86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef8a:	0713      	lsls	r3, r2, #28
 800ef8c:	bf44      	itt	mi
 800ef8e:	232b      	movmi	r3, #43	@ 0x2b
 800ef90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef94:	f89a 3000 	ldrb.w	r3, [sl]
 800ef98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef9a:	d015      	beq.n	800efc8 <_vfiprintf_r+0x120>
 800ef9c:	4654      	mov	r4, sl
 800ef9e:	2000      	movs	r0, #0
 800efa0:	f04f 0c0a 	mov.w	ip, #10
 800efa4:	9a07      	ldr	r2, [sp, #28]
 800efa6:	4621      	mov	r1, r4
 800efa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800efac:	3b30      	subs	r3, #48	@ 0x30
 800efae:	2b09      	cmp	r3, #9
 800efb0:	d94b      	bls.n	800f04a <_vfiprintf_r+0x1a2>
 800efb2:	b1b0      	cbz	r0, 800efe2 <_vfiprintf_r+0x13a>
 800efb4:	9207      	str	r2, [sp, #28]
 800efb6:	e014      	b.n	800efe2 <_vfiprintf_r+0x13a>
 800efb8:	eba0 0308 	sub.w	r3, r0, r8
 800efbc:	fa09 f303 	lsl.w	r3, r9, r3
 800efc0:	4313      	orrs	r3, r2
 800efc2:	46a2      	mov	sl, r4
 800efc4:	9304      	str	r3, [sp, #16]
 800efc6:	e7d2      	b.n	800ef6e <_vfiprintf_r+0xc6>
 800efc8:	9b03      	ldr	r3, [sp, #12]
 800efca:	1d19      	adds	r1, r3, #4
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	9103      	str	r1, [sp, #12]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	bfbb      	ittet	lt
 800efd4:	425b      	neglt	r3, r3
 800efd6:	f042 0202 	orrlt.w	r2, r2, #2
 800efda:	9307      	strge	r3, [sp, #28]
 800efdc:	9307      	strlt	r3, [sp, #28]
 800efde:	bfb8      	it	lt
 800efe0:	9204      	strlt	r2, [sp, #16]
 800efe2:	7823      	ldrb	r3, [r4, #0]
 800efe4:	2b2e      	cmp	r3, #46	@ 0x2e
 800efe6:	d10a      	bne.n	800effe <_vfiprintf_r+0x156>
 800efe8:	7863      	ldrb	r3, [r4, #1]
 800efea:	2b2a      	cmp	r3, #42	@ 0x2a
 800efec:	d132      	bne.n	800f054 <_vfiprintf_r+0x1ac>
 800efee:	9b03      	ldr	r3, [sp, #12]
 800eff0:	3402      	adds	r4, #2
 800eff2:	1d1a      	adds	r2, r3, #4
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	9203      	str	r2, [sp, #12]
 800eff8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800effc:	9305      	str	r3, [sp, #20]
 800effe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800f0c8 <_vfiprintf_r+0x220>
 800f002:	2203      	movs	r2, #3
 800f004:	4650      	mov	r0, sl
 800f006:	7821      	ldrb	r1, [r4, #0]
 800f008:	f7fe f96b 	bl	800d2e2 <memchr>
 800f00c:	b138      	cbz	r0, 800f01e <_vfiprintf_r+0x176>
 800f00e:	2240      	movs	r2, #64	@ 0x40
 800f010:	9b04      	ldr	r3, [sp, #16]
 800f012:	eba0 000a 	sub.w	r0, r0, sl
 800f016:	4082      	lsls	r2, r0
 800f018:	4313      	orrs	r3, r2
 800f01a:	3401      	adds	r4, #1
 800f01c:	9304      	str	r3, [sp, #16]
 800f01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f022:	2206      	movs	r2, #6
 800f024:	4829      	ldr	r0, [pc, #164]	@ (800f0cc <_vfiprintf_r+0x224>)
 800f026:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f02a:	f7fe f95a 	bl	800d2e2 <memchr>
 800f02e:	2800      	cmp	r0, #0
 800f030:	d03f      	beq.n	800f0b2 <_vfiprintf_r+0x20a>
 800f032:	4b27      	ldr	r3, [pc, #156]	@ (800f0d0 <_vfiprintf_r+0x228>)
 800f034:	bb1b      	cbnz	r3, 800f07e <_vfiprintf_r+0x1d6>
 800f036:	9b03      	ldr	r3, [sp, #12]
 800f038:	3307      	adds	r3, #7
 800f03a:	f023 0307 	bic.w	r3, r3, #7
 800f03e:	3308      	adds	r3, #8
 800f040:	9303      	str	r3, [sp, #12]
 800f042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f044:	443b      	add	r3, r7
 800f046:	9309      	str	r3, [sp, #36]	@ 0x24
 800f048:	e76a      	b.n	800ef20 <_vfiprintf_r+0x78>
 800f04a:	460c      	mov	r4, r1
 800f04c:	2001      	movs	r0, #1
 800f04e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f052:	e7a8      	b.n	800efa6 <_vfiprintf_r+0xfe>
 800f054:	2300      	movs	r3, #0
 800f056:	f04f 0c0a 	mov.w	ip, #10
 800f05a:	4619      	mov	r1, r3
 800f05c:	3401      	adds	r4, #1
 800f05e:	9305      	str	r3, [sp, #20]
 800f060:	4620      	mov	r0, r4
 800f062:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f066:	3a30      	subs	r2, #48	@ 0x30
 800f068:	2a09      	cmp	r2, #9
 800f06a:	d903      	bls.n	800f074 <_vfiprintf_r+0x1cc>
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d0c6      	beq.n	800effe <_vfiprintf_r+0x156>
 800f070:	9105      	str	r1, [sp, #20]
 800f072:	e7c4      	b.n	800effe <_vfiprintf_r+0x156>
 800f074:	4604      	mov	r4, r0
 800f076:	2301      	movs	r3, #1
 800f078:	fb0c 2101 	mla	r1, ip, r1, r2
 800f07c:	e7f0      	b.n	800f060 <_vfiprintf_r+0x1b8>
 800f07e:	ab03      	add	r3, sp, #12
 800f080:	9300      	str	r3, [sp, #0]
 800f082:	462a      	mov	r2, r5
 800f084:	4630      	mov	r0, r6
 800f086:	4b13      	ldr	r3, [pc, #76]	@ (800f0d4 <_vfiprintf_r+0x22c>)
 800f088:	a904      	add	r1, sp, #16
 800f08a:	f7fd fbb9 	bl	800c800 <_printf_float>
 800f08e:	4607      	mov	r7, r0
 800f090:	1c78      	adds	r0, r7, #1
 800f092:	d1d6      	bne.n	800f042 <_vfiprintf_r+0x19a>
 800f094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f096:	07d9      	lsls	r1, r3, #31
 800f098:	d405      	bmi.n	800f0a6 <_vfiprintf_r+0x1fe>
 800f09a:	89ab      	ldrh	r3, [r5, #12]
 800f09c:	059a      	lsls	r2, r3, #22
 800f09e:	d402      	bmi.n	800f0a6 <_vfiprintf_r+0x1fe>
 800f0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0a2:	f7fe f91d 	bl	800d2e0 <__retarget_lock_release_recursive>
 800f0a6:	89ab      	ldrh	r3, [r5, #12]
 800f0a8:	065b      	lsls	r3, r3, #25
 800f0aa:	f53f af1f 	bmi.w	800eeec <_vfiprintf_r+0x44>
 800f0ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f0b0:	e71e      	b.n	800eef0 <_vfiprintf_r+0x48>
 800f0b2:	ab03      	add	r3, sp, #12
 800f0b4:	9300      	str	r3, [sp, #0]
 800f0b6:	462a      	mov	r2, r5
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	4b06      	ldr	r3, [pc, #24]	@ (800f0d4 <_vfiprintf_r+0x22c>)
 800f0bc:	a904      	add	r1, sp, #16
 800f0be:	f7fd fe3d 	bl	800cd3c <_printf_i>
 800f0c2:	e7e4      	b.n	800f08e <_vfiprintf_r+0x1e6>
 800f0c4:	0800f668 	.word	0x0800f668
 800f0c8:	0800f66e 	.word	0x0800f66e
 800f0cc:	0800f672 	.word	0x0800f672
 800f0d0:	0800c801 	.word	0x0800c801
 800f0d4:	0800ee85 	.word	0x0800ee85

0800f0d8 <__swbuf_r>:
 800f0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0da:	460e      	mov	r6, r1
 800f0dc:	4614      	mov	r4, r2
 800f0de:	4605      	mov	r5, r0
 800f0e0:	b118      	cbz	r0, 800f0ea <__swbuf_r+0x12>
 800f0e2:	6a03      	ldr	r3, [r0, #32]
 800f0e4:	b90b      	cbnz	r3, 800f0ea <__swbuf_r+0x12>
 800f0e6:	f7fd ffd3 	bl	800d090 <__sinit>
 800f0ea:	69a3      	ldr	r3, [r4, #24]
 800f0ec:	60a3      	str	r3, [r4, #8]
 800f0ee:	89a3      	ldrh	r3, [r4, #12]
 800f0f0:	071a      	lsls	r2, r3, #28
 800f0f2:	d501      	bpl.n	800f0f8 <__swbuf_r+0x20>
 800f0f4:	6923      	ldr	r3, [r4, #16]
 800f0f6:	b943      	cbnz	r3, 800f10a <__swbuf_r+0x32>
 800f0f8:	4621      	mov	r1, r4
 800f0fa:	4628      	mov	r0, r5
 800f0fc:	f000 f82a 	bl	800f154 <__swsetup_r>
 800f100:	b118      	cbz	r0, 800f10a <__swbuf_r+0x32>
 800f102:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f106:	4638      	mov	r0, r7
 800f108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f10a:	6823      	ldr	r3, [r4, #0]
 800f10c:	6922      	ldr	r2, [r4, #16]
 800f10e:	b2f6      	uxtb	r6, r6
 800f110:	1a98      	subs	r0, r3, r2
 800f112:	6963      	ldr	r3, [r4, #20]
 800f114:	4637      	mov	r7, r6
 800f116:	4283      	cmp	r3, r0
 800f118:	dc05      	bgt.n	800f126 <__swbuf_r+0x4e>
 800f11a:	4621      	mov	r1, r4
 800f11c:	4628      	mov	r0, r5
 800f11e:	f7ff fd9b 	bl	800ec58 <_fflush_r>
 800f122:	2800      	cmp	r0, #0
 800f124:	d1ed      	bne.n	800f102 <__swbuf_r+0x2a>
 800f126:	68a3      	ldr	r3, [r4, #8]
 800f128:	3b01      	subs	r3, #1
 800f12a:	60a3      	str	r3, [r4, #8]
 800f12c:	6823      	ldr	r3, [r4, #0]
 800f12e:	1c5a      	adds	r2, r3, #1
 800f130:	6022      	str	r2, [r4, #0]
 800f132:	701e      	strb	r6, [r3, #0]
 800f134:	6962      	ldr	r2, [r4, #20]
 800f136:	1c43      	adds	r3, r0, #1
 800f138:	429a      	cmp	r2, r3
 800f13a:	d004      	beq.n	800f146 <__swbuf_r+0x6e>
 800f13c:	89a3      	ldrh	r3, [r4, #12]
 800f13e:	07db      	lsls	r3, r3, #31
 800f140:	d5e1      	bpl.n	800f106 <__swbuf_r+0x2e>
 800f142:	2e0a      	cmp	r6, #10
 800f144:	d1df      	bne.n	800f106 <__swbuf_r+0x2e>
 800f146:	4621      	mov	r1, r4
 800f148:	4628      	mov	r0, r5
 800f14a:	f7ff fd85 	bl	800ec58 <_fflush_r>
 800f14e:	2800      	cmp	r0, #0
 800f150:	d0d9      	beq.n	800f106 <__swbuf_r+0x2e>
 800f152:	e7d6      	b.n	800f102 <__swbuf_r+0x2a>

0800f154 <__swsetup_r>:
 800f154:	b538      	push	{r3, r4, r5, lr}
 800f156:	4b29      	ldr	r3, [pc, #164]	@ (800f1fc <__swsetup_r+0xa8>)
 800f158:	4605      	mov	r5, r0
 800f15a:	6818      	ldr	r0, [r3, #0]
 800f15c:	460c      	mov	r4, r1
 800f15e:	b118      	cbz	r0, 800f168 <__swsetup_r+0x14>
 800f160:	6a03      	ldr	r3, [r0, #32]
 800f162:	b90b      	cbnz	r3, 800f168 <__swsetup_r+0x14>
 800f164:	f7fd ff94 	bl	800d090 <__sinit>
 800f168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f16c:	0719      	lsls	r1, r3, #28
 800f16e:	d422      	bmi.n	800f1b6 <__swsetup_r+0x62>
 800f170:	06da      	lsls	r2, r3, #27
 800f172:	d407      	bmi.n	800f184 <__swsetup_r+0x30>
 800f174:	2209      	movs	r2, #9
 800f176:	602a      	str	r2, [r5, #0]
 800f178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f17c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f180:	81a3      	strh	r3, [r4, #12]
 800f182:	e033      	b.n	800f1ec <__swsetup_r+0x98>
 800f184:	0758      	lsls	r0, r3, #29
 800f186:	d512      	bpl.n	800f1ae <__swsetup_r+0x5a>
 800f188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f18a:	b141      	cbz	r1, 800f19e <__swsetup_r+0x4a>
 800f18c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f190:	4299      	cmp	r1, r3
 800f192:	d002      	beq.n	800f19a <__swsetup_r+0x46>
 800f194:	4628      	mov	r0, r5
 800f196:	f7fe ff0f 	bl	800dfb8 <_free_r>
 800f19a:	2300      	movs	r3, #0
 800f19c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f19e:	89a3      	ldrh	r3, [r4, #12]
 800f1a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f1a4:	81a3      	strh	r3, [r4, #12]
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	6063      	str	r3, [r4, #4]
 800f1aa:	6923      	ldr	r3, [r4, #16]
 800f1ac:	6023      	str	r3, [r4, #0]
 800f1ae:	89a3      	ldrh	r3, [r4, #12]
 800f1b0:	f043 0308 	orr.w	r3, r3, #8
 800f1b4:	81a3      	strh	r3, [r4, #12]
 800f1b6:	6923      	ldr	r3, [r4, #16]
 800f1b8:	b94b      	cbnz	r3, 800f1ce <__swsetup_r+0x7a>
 800f1ba:	89a3      	ldrh	r3, [r4, #12]
 800f1bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f1c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1c4:	d003      	beq.n	800f1ce <__swsetup_r+0x7a>
 800f1c6:	4621      	mov	r1, r4
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	f000 f882 	bl	800f2d2 <__smakebuf_r>
 800f1ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1d2:	f013 0201 	ands.w	r2, r3, #1
 800f1d6:	d00a      	beq.n	800f1ee <__swsetup_r+0x9a>
 800f1d8:	2200      	movs	r2, #0
 800f1da:	60a2      	str	r2, [r4, #8]
 800f1dc:	6962      	ldr	r2, [r4, #20]
 800f1de:	4252      	negs	r2, r2
 800f1e0:	61a2      	str	r2, [r4, #24]
 800f1e2:	6922      	ldr	r2, [r4, #16]
 800f1e4:	b942      	cbnz	r2, 800f1f8 <__swsetup_r+0xa4>
 800f1e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f1ea:	d1c5      	bne.n	800f178 <__swsetup_r+0x24>
 800f1ec:	bd38      	pop	{r3, r4, r5, pc}
 800f1ee:	0799      	lsls	r1, r3, #30
 800f1f0:	bf58      	it	pl
 800f1f2:	6962      	ldrpl	r2, [r4, #20]
 800f1f4:	60a2      	str	r2, [r4, #8]
 800f1f6:	e7f4      	b.n	800f1e2 <__swsetup_r+0x8e>
 800f1f8:	2000      	movs	r0, #0
 800f1fa:	e7f7      	b.n	800f1ec <__swsetup_r+0x98>
 800f1fc:	200001cc 	.word	0x200001cc

0800f200 <_raise_r>:
 800f200:	291f      	cmp	r1, #31
 800f202:	b538      	push	{r3, r4, r5, lr}
 800f204:	4605      	mov	r5, r0
 800f206:	460c      	mov	r4, r1
 800f208:	d904      	bls.n	800f214 <_raise_r+0x14>
 800f20a:	2316      	movs	r3, #22
 800f20c:	6003      	str	r3, [r0, #0]
 800f20e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f212:	bd38      	pop	{r3, r4, r5, pc}
 800f214:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f216:	b112      	cbz	r2, 800f21e <_raise_r+0x1e>
 800f218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f21c:	b94b      	cbnz	r3, 800f232 <_raise_r+0x32>
 800f21e:	4628      	mov	r0, r5
 800f220:	f000 f830 	bl	800f284 <_getpid_r>
 800f224:	4622      	mov	r2, r4
 800f226:	4601      	mov	r1, r0
 800f228:	4628      	mov	r0, r5
 800f22a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f22e:	f000 b817 	b.w	800f260 <_kill_r>
 800f232:	2b01      	cmp	r3, #1
 800f234:	d00a      	beq.n	800f24c <_raise_r+0x4c>
 800f236:	1c59      	adds	r1, r3, #1
 800f238:	d103      	bne.n	800f242 <_raise_r+0x42>
 800f23a:	2316      	movs	r3, #22
 800f23c:	6003      	str	r3, [r0, #0]
 800f23e:	2001      	movs	r0, #1
 800f240:	e7e7      	b.n	800f212 <_raise_r+0x12>
 800f242:	2100      	movs	r1, #0
 800f244:	4620      	mov	r0, r4
 800f246:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f24a:	4798      	blx	r3
 800f24c:	2000      	movs	r0, #0
 800f24e:	e7e0      	b.n	800f212 <_raise_r+0x12>

0800f250 <raise>:
 800f250:	4b02      	ldr	r3, [pc, #8]	@ (800f25c <raise+0xc>)
 800f252:	4601      	mov	r1, r0
 800f254:	6818      	ldr	r0, [r3, #0]
 800f256:	f7ff bfd3 	b.w	800f200 <_raise_r>
 800f25a:	bf00      	nop
 800f25c:	200001cc 	.word	0x200001cc

0800f260 <_kill_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	2300      	movs	r3, #0
 800f264:	4d06      	ldr	r5, [pc, #24]	@ (800f280 <_kill_r+0x20>)
 800f266:	4604      	mov	r4, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	4611      	mov	r1, r2
 800f26c:	602b      	str	r3, [r5, #0]
 800f26e:	f000 f8af 	bl	800f3d0 <_kill>
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	d102      	bne.n	800f27c <_kill_r+0x1c>
 800f276:	682b      	ldr	r3, [r5, #0]
 800f278:	b103      	cbz	r3, 800f27c <_kill_r+0x1c>
 800f27a:	6023      	str	r3, [r4, #0]
 800f27c:	bd38      	pop	{r3, r4, r5, pc}
 800f27e:	bf00      	nop
 800f280:	200062c8 	.word	0x200062c8

0800f284 <_getpid_r>:
 800f284:	f000 b894 	b.w	800f3b0 <_getpid>

0800f288 <__swhatbuf_r>:
 800f288:	b570      	push	{r4, r5, r6, lr}
 800f28a:	460c      	mov	r4, r1
 800f28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f290:	4615      	mov	r5, r2
 800f292:	2900      	cmp	r1, #0
 800f294:	461e      	mov	r6, r3
 800f296:	b096      	sub	sp, #88	@ 0x58
 800f298:	da0c      	bge.n	800f2b4 <__swhatbuf_r+0x2c>
 800f29a:	89a3      	ldrh	r3, [r4, #12]
 800f29c:	2100      	movs	r1, #0
 800f29e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f2a2:	bf14      	ite	ne
 800f2a4:	2340      	movne	r3, #64	@ 0x40
 800f2a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f2aa:	2000      	movs	r0, #0
 800f2ac:	6031      	str	r1, [r6, #0]
 800f2ae:	602b      	str	r3, [r5, #0]
 800f2b0:	b016      	add	sp, #88	@ 0x58
 800f2b2:	bd70      	pop	{r4, r5, r6, pc}
 800f2b4:	466a      	mov	r2, sp
 800f2b6:	f000 f849 	bl	800f34c <_fstat_r>
 800f2ba:	2800      	cmp	r0, #0
 800f2bc:	dbed      	blt.n	800f29a <__swhatbuf_r+0x12>
 800f2be:	9901      	ldr	r1, [sp, #4]
 800f2c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f2c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f2c8:	4259      	negs	r1, r3
 800f2ca:	4159      	adcs	r1, r3
 800f2cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f2d0:	e7eb      	b.n	800f2aa <__swhatbuf_r+0x22>

0800f2d2 <__smakebuf_r>:
 800f2d2:	898b      	ldrh	r3, [r1, #12]
 800f2d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f2d6:	079d      	lsls	r5, r3, #30
 800f2d8:	4606      	mov	r6, r0
 800f2da:	460c      	mov	r4, r1
 800f2dc:	d507      	bpl.n	800f2ee <__smakebuf_r+0x1c>
 800f2de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f2e2:	6023      	str	r3, [r4, #0]
 800f2e4:	6123      	str	r3, [r4, #16]
 800f2e6:	2301      	movs	r3, #1
 800f2e8:	6163      	str	r3, [r4, #20]
 800f2ea:	b003      	add	sp, #12
 800f2ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2ee:	466a      	mov	r2, sp
 800f2f0:	ab01      	add	r3, sp, #4
 800f2f2:	f7ff ffc9 	bl	800f288 <__swhatbuf_r>
 800f2f6:	9f00      	ldr	r7, [sp, #0]
 800f2f8:	4605      	mov	r5, r0
 800f2fa:	4639      	mov	r1, r7
 800f2fc:	4630      	mov	r0, r6
 800f2fe:	f7fe fecd 	bl	800e09c <_malloc_r>
 800f302:	b948      	cbnz	r0, 800f318 <__smakebuf_r+0x46>
 800f304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f308:	059a      	lsls	r2, r3, #22
 800f30a:	d4ee      	bmi.n	800f2ea <__smakebuf_r+0x18>
 800f30c:	f023 0303 	bic.w	r3, r3, #3
 800f310:	f043 0302 	orr.w	r3, r3, #2
 800f314:	81a3      	strh	r3, [r4, #12]
 800f316:	e7e2      	b.n	800f2de <__smakebuf_r+0xc>
 800f318:	89a3      	ldrh	r3, [r4, #12]
 800f31a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f31e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f322:	81a3      	strh	r3, [r4, #12]
 800f324:	9b01      	ldr	r3, [sp, #4]
 800f326:	6020      	str	r0, [r4, #0]
 800f328:	b15b      	cbz	r3, 800f342 <__smakebuf_r+0x70>
 800f32a:	4630      	mov	r0, r6
 800f32c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f330:	f000 f81e 	bl	800f370 <_isatty_r>
 800f334:	b128      	cbz	r0, 800f342 <__smakebuf_r+0x70>
 800f336:	89a3      	ldrh	r3, [r4, #12]
 800f338:	f023 0303 	bic.w	r3, r3, #3
 800f33c:	f043 0301 	orr.w	r3, r3, #1
 800f340:	81a3      	strh	r3, [r4, #12]
 800f342:	89a3      	ldrh	r3, [r4, #12]
 800f344:	431d      	orrs	r5, r3
 800f346:	81a5      	strh	r5, [r4, #12]
 800f348:	e7cf      	b.n	800f2ea <__smakebuf_r+0x18>
	...

0800f34c <_fstat_r>:
 800f34c:	b538      	push	{r3, r4, r5, lr}
 800f34e:	2300      	movs	r3, #0
 800f350:	4d06      	ldr	r5, [pc, #24]	@ (800f36c <_fstat_r+0x20>)
 800f352:	4604      	mov	r4, r0
 800f354:	4608      	mov	r0, r1
 800f356:	4611      	mov	r1, r2
 800f358:	602b      	str	r3, [r5, #0]
 800f35a:	f000 f821 	bl	800f3a0 <_fstat>
 800f35e:	1c43      	adds	r3, r0, #1
 800f360:	d102      	bne.n	800f368 <_fstat_r+0x1c>
 800f362:	682b      	ldr	r3, [r5, #0]
 800f364:	b103      	cbz	r3, 800f368 <_fstat_r+0x1c>
 800f366:	6023      	str	r3, [r4, #0]
 800f368:	bd38      	pop	{r3, r4, r5, pc}
 800f36a:	bf00      	nop
 800f36c:	200062c8 	.word	0x200062c8

0800f370 <_isatty_r>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	2300      	movs	r3, #0
 800f374:	4d05      	ldr	r5, [pc, #20]	@ (800f38c <_isatty_r+0x1c>)
 800f376:	4604      	mov	r4, r0
 800f378:	4608      	mov	r0, r1
 800f37a:	602b      	str	r3, [r5, #0]
 800f37c:	f000 f820 	bl	800f3c0 <_isatty>
 800f380:	1c43      	adds	r3, r0, #1
 800f382:	d102      	bne.n	800f38a <_isatty_r+0x1a>
 800f384:	682b      	ldr	r3, [r5, #0]
 800f386:	b103      	cbz	r3, 800f38a <_isatty_r+0x1a>
 800f388:	6023      	str	r3, [r4, #0]
 800f38a:	bd38      	pop	{r3, r4, r5, pc}
 800f38c:	200062c8 	.word	0x200062c8

0800f390 <_close>:
 800f390:	2258      	movs	r2, #88	@ 0x58
 800f392:	4b02      	ldr	r3, [pc, #8]	@ (800f39c <_close+0xc>)
 800f394:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f398:	601a      	str	r2, [r3, #0]
 800f39a:	4770      	bx	lr
 800f39c:	200062c8 	.word	0x200062c8

0800f3a0 <_fstat>:
 800f3a0:	2258      	movs	r2, #88	@ 0x58
 800f3a2:	4b02      	ldr	r3, [pc, #8]	@ (800f3ac <_fstat+0xc>)
 800f3a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3a8:	601a      	str	r2, [r3, #0]
 800f3aa:	4770      	bx	lr
 800f3ac:	200062c8 	.word	0x200062c8

0800f3b0 <_getpid>:
 800f3b0:	2258      	movs	r2, #88	@ 0x58
 800f3b2:	4b02      	ldr	r3, [pc, #8]	@ (800f3bc <_getpid+0xc>)
 800f3b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3b8:	601a      	str	r2, [r3, #0]
 800f3ba:	4770      	bx	lr
 800f3bc:	200062c8 	.word	0x200062c8

0800f3c0 <_isatty>:
 800f3c0:	2258      	movs	r2, #88	@ 0x58
 800f3c2:	4b02      	ldr	r3, [pc, #8]	@ (800f3cc <_isatty+0xc>)
 800f3c4:	2000      	movs	r0, #0
 800f3c6:	601a      	str	r2, [r3, #0]
 800f3c8:	4770      	bx	lr
 800f3ca:	bf00      	nop
 800f3cc:	200062c8 	.word	0x200062c8

0800f3d0 <_kill>:
 800f3d0:	2258      	movs	r2, #88	@ 0x58
 800f3d2:	4b02      	ldr	r3, [pc, #8]	@ (800f3dc <_kill+0xc>)
 800f3d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3d8:	601a      	str	r2, [r3, #0]
 800f3da:	4770      	bx	lr
 800f3dc:	200062c8 	.word	0x200062c8

0800f3e0 <_lseek>:
 800f3e0:	2258      	movs	r2, #88	@ 0x58
 800f3e2:	4b02      	ldr	r3, [pc, #8]	@ (800f3ec <_lseek+0xc>)
 800f3e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3e8:	601a      	str	r2, [r3, #0]
 800f3ea:	4770      	bx	lr
 800f3ec:	200062c8 	.word	0x200062c8

0800f3f0 <_read>:
 800f3f0:	2258      	movs	r2, #88	@ 0x58
 800f3f2:	4b02      	ldr	r3, [pc, #8]	@ (800f3fc <_read+0xc>)
 800f3f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3f8:	601a      	str	r2, [r3, #0]
 800f3fa:	4770      	bx	lr
 800f3fc:	200062c8 	.word	0x200062c8

0800f400 <_sbrk>:
 800f400:	4a04      	ldr	r2, [pc, #16]	@ (800f414 <_sbrk+0x14>)
 800f402:	4603      	mov	r3, r0
 800f404:	6811      	ldr	r1, [r2, #0]
 800f406:	b909      	cbnz	r1, 800f40c <_sbrk+0xc>
 800f408:	4903      	ldr	r1, [pc, #12]	@ (800f418 <_sbrk+0x18>)
 800f40a:	6011      	str	r1, [r2, #0]
 800f40c:	6810      	ldr	r0, [r2, #0]
 800f40e:	4403      	add	r3, r0
 800f410:	6013      	str	r3, [r2, #0]
 800f412:	4770      	bx	lr
 800f414:	200062d8 	.word	0x200062d8
 800f418:	200062e0 	.word	0x200062e0

0800f41c <_write>:
 800f41c:	2258      	movs	r2, #88	@ 0x58
 800f41e:	4b02      	ldr	r3, [pc, #8]	@ (800f428 <_write+0xc>)
 800f420:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f424:	601a      	str	r2, [r3, #0]
 800f426:	4770      	bx	lr
 800f428:	200062c8 	.word	0x200062c8

0800f42c <_exit>:
 800f42c:	e7fe      	b.n	800f42c <_exit>
	...

0800f430 <_init>:
 800f430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f432:	bf00      	nop
 800f434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f436:	bc08      	pop	{r3}
 800f438:	469e      	mov	lr, r3
 800f43a:	4770      	bx	lr

0800f43c <_fini>:
 800f43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43e:	bf00      	nop
 800f440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f442:	bc08      	pop	{r3}
 800f444:	469e      	mov	lr, r3
 800f446:	4770      	bx	lr
