set_global_assignment -name QIP_FILE     [file join $::quartus(qip_path) j68/j68.qip    ]
set_global_assignment -name SYSTEMVERILOG_FILE     [file join $::quartus(qip_path) ../../../fx68k/fx68k.sv    ]
set_global_assignment -name SYSTEMVERILOG_FILE     [file join $::quartus(qip_path) ../../../fx68k/fx68kAlu.sv    ]
set_global_assignment -name SYSTEMVERILOG_FILE     [file join $::quartus(qip_path) ../../../fx68k/uaddrPla.sv    ]
set_global_assignment -name VERILOG_FILE     [file join $::quartus(qip_path) ../../../fx68k/altera_regs.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jtframe_m68k.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jtframe_68kdma.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jtframe_68kdtack.v    ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) jtframe_68kramcs.v    ]
