============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Wed Aug 28 13:34:46 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  3.685496s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (66.6%)

RUN-1004 : used memory is 454 MB, reserved memory is 419 MB, peak memory is 481 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.661907s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 497 MB, reserved memory is 459 MB, peak memory is 513 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.872758s wall, 0.171875s user + 0.171875s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 497 MB, reserved memory is 459 MB, peak memory is 513 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.622572s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 473 MB, peak memory is 529 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.826045s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 513 MB, reserved memory is 473 MB, peak memory is 529 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.660592s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 517 MB, reserved memory is 477 MB, peak memory is 534 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.852162s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 477 MB, peak memory is 534 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
HDL-5007 WARNING: could not find top-level module/unit; aborting hierarchy tree creation
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/clock_divider.v
HDL-8007 ERROR: invalid initialization in declaration in ../src/clock_divider.v(2)
HDL-7007 CRITICAL-WARNING: illegal initial value of input port 'clk' for module 'clock_divider' ignored in ../src/clock_divider.v(2)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/clock_divider.v(1)
HDL-1007 : Verilog file '../src/clock_divider.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/clock_divider.v
HDL-8007 ERROR: invalid initialization in declaration in ../src/clock_divider.v(2)
HDL-7007 CRITICAL-WARNING: illegal initial value of input port 'clk' for module 'clock_divider' ignored in ../src/clock_divider.v(2)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/clock_divider.v(1)
HDL-1007 : Verilog file '../src/clock_divider.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/clock_divider.v
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/clock_divider.v
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.619729s wall, 0.156250s user + 0.312500s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 565 MB, reserved memory is 527 MB, peak memory is 580 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.817276s wall, 0.218750s user + 0.328125s system = 0.546875s CPU (8.0%)

RUN-1004 : used memory is 565 MB, reserved memory is 527 MB, peak memory is 580 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/clock_divider.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.721153s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 551 MB, reserved memory is 530 MB, peak memory is 580 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.916458s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 551 MB, reserved memory is 530 MB, peak memory is 580 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.709749s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 562 MB, reserved memory is 546 MB, peak memory is 580 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.898530s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 562 MB, reserved memory is 546 MB, peak memory is 580 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'clk_1hz' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.682013s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 565 MB, reserved memory is 549 MB, peak memory is 583 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.879875s wall, 0.187500s user + 0.187500s system = 0.375000s CPU (5.5%)

RUN-1004 : used memory is 565 MB, reserved memory is 549 MB, peak memory is 583 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'input' in ../src/onehot2binary.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in ../src/onehot2binary.v(5)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : clock net U3/binary_n_syn_3 will be merged with clock U3/binary_n
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.697100s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 576 MB, reserved memory is 558 MB, peak memory is 593 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.876658s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 576 MB, reserved memory is 558 MB, peak memory is 593 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'rst_n' is not declared in ../src/onehot2binary.v(21)
HDL-5007 WARNING: 'rst_n' is not declared in ../src/onehot2binary.v(21)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.588667s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 576 MB, reserved memory is 559 MB, peak memory is 594 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.792984s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 576 MB, reserved memory is 559 MB, peak memory is 594 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near ')' in ../src/onehot2binary.v(21)
HDL-5007 WARNING: empty statement in always construct in ../src/onehot2binary.v(21)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(25)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(28)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(29)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(32)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(33)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(36)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(40)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(46)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(49)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(53)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(59)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(62)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(66)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(72)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(75)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(79)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(82)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(87)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near ')' in ../src/onehot2binary.v(21)
HDL-5007 WARNING: empty statement in always construct in ../src/onehot2binary.v(21)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(25)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(28)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(29)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(32)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(33)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(36)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(40)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(46)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(49)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(53)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(59)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(62)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(66)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(72)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(75)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(79)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(82)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(87)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near ')' in ../src/onehot2binary.v(21)
HDL-5007 WARNING: empty statement in always construct in ../src/onehot2binary.v(21)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(25)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(28)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(29)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(32)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(33)
HDL-8007 ERROR: syntax error near '=' in ../src/onehot2binary.v(36)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(40)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(46)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(49)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(53)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(59)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(62)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(66)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(72)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(75)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(79)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(82)
HDL-8007 ERROR: syntax error near '<=' in ../src/onehot2binary.v(87)
HDL-1007 : Sorry, too many errors..
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.657527s wall, 0.078125s user + 0.156250s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 586 MB, reserved memory is 570 MB, peak memory is 604 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.856357s wall, 0.125000s user + 0.187500s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 586 MB, reserved memory is 570 MB, peak memory is 604 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.614393s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 589 MB, reserved memory is 573 MB, peak memory is 606 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.817639s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 589 MB, reserved memory is 573 MB, peak memory is 606 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.683073s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 589 MB, reserved memory is 573 MB, peak memory is 607 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.878655s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 589 MB, reserved memory is 573 MB, peak memory is 607 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.627347s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 588 MB, reserved memory is 577 MB, peak memory is 607 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.817531s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 577 MB, peak memory is 607 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.575190s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 590 MB, reserved memory is 579 MB, peak memory is 608 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.766641s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 590 MB, reserved memory is 579 MB, peak memory is 608 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.769939s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 592 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.981642s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 592 MB, reserved memory is 583 MB, peak memory is 609 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.700823s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 584 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.914008s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 584 MB, peak memory is 609 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(128)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(128)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(128)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(165)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(128)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(128)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(128)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(165)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(128)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(128)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(128)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(165)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(128)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(128)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(128)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(165)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(167)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(171)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(129)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(129)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(129)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(166)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(169)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(174)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(129)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(129)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(129)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(166)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(169)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(174)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near '0' in ../src/onehot2binary.v(129)
HDL-8007 ERROR: declarations are not allowed in an unnamed block in ../src/onehot2binary.v(129)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-8007 ERROR: 'binary' is not a type in ../src/onehot2binary.v(129)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(166)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(168)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(169)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(172)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(173)
HDL-8007 ERROR: cannot index into non-array type reg for 'binary' in ../src/onehot2binary.v(174)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 11 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.705892s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 590 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.897820s wall, 0.156250s user + 0.156250s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 590 MB, peak memory is 609 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.714697s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 591 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.902292s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.4%)

RUN-1004 : used memory is 585 MB, reserved memory is 591 MB, peak memory is 609 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 12 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.718098s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 600 MB, peak memory is 613 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.915379s wall, 0.156250s user + 0.156250s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 596 MB, reserved memory is 600 MB, peak memory is 613 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.689760s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 596 MB, reserved memory is 602 MB, peak memory is 613 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.903281s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 596 MB, reserved memory is 602 MB, peak memory is 613 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.739034s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 605 MB, peak memory is 617 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.934369s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 599 MB, reserved memory is 605 MB, peak memory is 617 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.677888s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 601 MB, reserved memory is 608 MB, peak memory is 618 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.880257s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 601 MB, reserved memory is 608 MB, peak memory is 618 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-8007 ERROR: port 'secrect' is not defined in ../src/Digitron_TimeDisplay_module.v(8)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/Digitron_TimeDisplay_module.v(1)
HDL-1007 : Verilog file '../src/Digitron_TimeDisplay_module.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : undeclared symbol 'secrect', assumed default net type 'wire' in ../src/keyboard_instance.v(42)
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.723890s wall, 0.093750s user + 0.140625s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 610 MB, peak memory is 620 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.920253s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 610 MB, peak memory is 620 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.624995s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 604 MB, reserved memory is 613 MB, peak memory is 621 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.829969s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 604 MB, reserved memory is 613 MB, peak memory is 621 MB
GUI-1001 : Download success!
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : undeclared symbol 'secrect', assumed default net type 'wire' in ../src/keyboard_instance.v(42)
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.626401s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 610 MB, reserved memory is 619 MB, peak memory is 628 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.818549s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (6.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 619 MB, peak memory is 628 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 14 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.672246s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 621 MB, peak memory is 631 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.877205s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 614 MB, reserved memory is 621 MB, peak memory is 631 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 12 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.687165s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 621 MB, peak memory is 631 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.886615s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (6.1%)

RUN-1004 : used memory is 613 MB, reserved memory is 621 MB, peak memory is 631 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
HDL-5007 WARNING: 'RSTn' is not declared in ../src/onehot2binary.v(1)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.664672s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 623 MB, peak memory is 631 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.861806s wall, 0.125000s user + 0.171875s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 610 MB, reserved memory is 623 MB, peak memory is 631 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.626918s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 618 MB, reserved memory is 630 MB, peak memory is 636 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.821064s wall, 0.203125s user + 0.156250s system = 0.359375s CPU (5.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 630 MB, peak memory is 636 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: 'buzzer_success' is not a task in ../src/onehot2binary.v(115)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.039725s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (70.6%)

RUN-1004 : used memory is 601 MB, reserved memory is 615 MB, peak memory is 636 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.598355s wall, 0.140625s user + 0.234375s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 621 MB, reserved memory is 634 MB, peak memory is 639 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.874633s wall, 0.265625s user + 0.250000s system = 0.515625s CPU (7.5%)

RUN-1004 : used memory is 621 MB, reserved memory is 634 MB, peak memory is 639 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.068942s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (67.2%)

RUN-1004 : used memory is 598 MB, reserved memory is 614 MB, peak memory is 639 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.725745s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 617 MB, reserved memory is 633 MB, peak memory is 639 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.964436s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 617 MB, reserved memory is 633 MB, peak memory is 639 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'or' in ../src/onehot2binary.v(93)
HDL-8007 ERROR: Verilog 2000 keyword 'or' used in incorrect context in ../src/onehot2binary.v(93)
HDL-8007 ERROR: syntax error near ')' in ../src/onehot2binary.v(93)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'or' in ../src/onehot2binary.v(93)
HDL-8007 ERROR: Verilog 2000 keyword 'or' used in incorrect context in ../src/onehot2binary.v(93)
HDL-8007 ERROR: syntax error near ')' in ../src/onehot2binary.v(93)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.117150s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (71.3%)

RUN-1004 : used memory is 609 MB, reserved memory is 626 MB, peak memory is 639 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.757684s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 630 MB, reserved memory is 647 MB, peak memory is 648 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.014282s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 630 MB, reserved memory is 647 MB, peak memory is 648 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.017076s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (58.4%)

RUN-1004 : used memory is 620 MB, reserved memory is 632 MB, peak memory is 648 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.729249s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 640 MB, reserved memory is 652 MB, peak memory is 658 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.985985s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 640 MB, reserved memory is 652 MB, peak memory is 658 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.069100s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (71.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 659 MB, peak memory is 658 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.704358s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 660 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.948119s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (5.8%)

RUN-1004 : used memory is 649 MB, reserved memory is 660 MB, peak memory is 667 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.695037s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 648 MB, reserved memory is 660 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.949624s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 648 MB, reserved memory is 660 MB, peak memory is 667 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.135898s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (60.5%)

RUN-1004 : used memory is 627 MB, reserved memory is 643 MB, peak memory is 667 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.690394s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 648 MB, reserved memory is 663 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.951602s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 648 MB, reserved memory is 663 MB, peak memory is 667 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.660248s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 640 MB, reserved memory is 663 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.886239s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 663 MB, peak memory is 667 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.677684s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 629 MB, reserved memory is 656 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.937527s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 629 MB, reserved memory is 656 MB, peak memory is 667 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.697804s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (5.5%)

RUN-1004 : used memory is 526 MB, reserved memory is 642 MB, peak memory is 667 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 0828/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.637077s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (24.8%)

RUN-1004 : used memory is 483 MB, reserved memory is 642 MB, peak memory is 667 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.523962s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 138 MB, reserved memory is 663 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.760905s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 138 MB, reserved memory is 663 MB, peak memory is 667 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
