/*
 * Generated by Bluespec Compiler, version 2024.07 (build b4f31db)
 * 
 * On Wed Apr  2 13:51:14 KST 2025
 * 
 */

/* Generation options: */
#ifndef __mkFftPipelined_h__
#define __mkFftPipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkBfly4.h"


/* Class declaration for the mkFftPipelined module */
class MOD_mkFftPipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkBfly4 INST_bfly_0_0;
  MOD_mkBfly4 INST_bfly_0_1;
  MOD_mkBfly4 INST_bfly_0_10;
  MOD_mkBfly4 INST_bfly_0_11;
  MOD_mkBfly4 INST_bfly_0_12;
  MOD_mkBfly4 INST_bfly_0_13;
  MOD_mkBfly4 INST_bfly_0_14;
  MOD_mkBfly4 INST_bfly_0_15;
  MOD_mkBfly4 INST_bfly_0_2;
  MOD_mkBfly4 INST_bfly_0_3;
  MOD_mkBfly4 INST_bfly_0_4;
  MOD_mkBfly4 INST_bfly_0_5;
  MOD_mkBfly4 INST_bfly_0_6;
  MOD_mkBfly4 INST_bfly_0_7;
  MOD_mkBfly4 INST_bfly_0_8;
  MOD_mkBfly4 INST_bfly_0_9;
  MOD_mkBfly4 INST_bfly_1_0;
  MOD_mkBfly4 INST_bfly_1_1;
  MOD_mkBfly4 INST_bfly_1_10;
  MOD_mkBfly4 INST_bfly_1_11;
  MOD_mkBfly4 INST_bfly_1_12;
  MOD_mkBfly4 INST_bfly_1_13;
  MOD_mkBfly4 INST_bfly_1_14;
  MOD_mkBfly4 INST_bfly_1_15;
  MOD_mkBfly4 INST_bfly_1_2;
  MOD_mkBfly4 INST_bfly_1_3;
  MOD_mkBfly4 INST_bfly_1_4;
  MOD_mkBfly4 INST_bfly_1_5;
  MOD_mkBfly4 INST_bfly_1_6;
  MOD_mkBfly4 INST_bfly_1_7;
  MOD_mkBfly4 INST_bfly_1_8;
  MOD_mkBfly4 INST_bfly_1_9;
  MOD_mkBfly4 INST_bfly_2_0;
  MOD_mkBfly4 INST_bfly_2_1;
  MOD_mkBfly4 INST_bfly_2_10;
  MOD_mkBfly4 INST_bfly_2_11;
  MOD_mkBfly4 INST_bfly_2_12;
  MOD_mkBfly4 INST_bfly_2_13;
  MOD_mkBfly4 INST_bfly_2_14;
  MOD_mkBfly4 INST_bfly_2_15;
  MOD_mkBfly4 INST_bfly_2_2;
  MOD_mkBfly4 INST_bfly_2_3;
  MOD_mkBfly4 INST_bfly_2_4;
  MOD_mkBfly4 INST_bfly_2_5;
  MOD_mkBfly4 INST_bfly_2_6;
  MOD_mkBfly4 INST_bfly_2_7;
  MOD_mkBfly4 INST_bfly_2_8;
  MOD_mkBfly4 INST_bfly_2_9;
  MOD_Reg<tUWide> INST_inFifo_data_0;
  MOD_Reg<tUWide> INST_inFifo_data_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_inFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_outFifo_data_0;
  MOD_Reg<tUWide> INST_outFifo_data_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_outFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_sReg1;
  MOD_Reg<tUWide> INST_sReg2;
 
 /* Constructor */
 public:
  MOD_mkFftPipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_enq_in;
  tUWide PORT_deq;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_NOT_inFifo_deqEn_rl_3___d89;
  tUInt8 DEF_outFifo_deqEn_rl__h83360;
  tUInt8 DEF_inFifo_enqEn_rl__h32625;
  tUInt8 DEF_outFifo_enqEn_rl__h82030;
  tUInt8 DEF_inFifo_deqEn_rl__h33958;
  tUInt8 DEF_IF_inFifo_deqEn_dummy2_0_42_AND_inFifo_deqEn_d_ETC___d247;
 
 /* Local definitions */
 private:
  tUInt8 DEF_outFifo_tempEnqP_lat_0_whas____d177;
  tUInt8 DEF_outFifo_deqEn_lat_1_whas____d160;
  tUInt8 DEF_outFifo_deqEn_lat_0_whas____d162;
  tUInt8 DEF_outFifo_enqEn_lat_1_whas____d150;
  tUInt8 DEF_outFifo_enqEn_lat_0_whas____d152;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_whas____d56;
  tUInt8 DEF_inFifo_deqEn_lat_1_whas____d39;
  tUInt8 DEF_inFifo_deqEn_lat_0_whas____d41;
  tUInt8 DEF_inFifo_enqEn_lat_1_whas____d29;
  tUInt8 DEF_inFifo_enqEn_lat_0_whas____d31;
  tUWide DEF_outFifo_tempData_lat_1_wget____d169;
  tUWide DEF_outFifo_tempData_lat_0_wget____d171;
  tUWide DEF_inFifo_tempData_lat_1_wget____d48;
  tUWide DEF_inFifo_tempData_lat_0_wget____d50;
  tUInt8 DEF_outFifo_tempEnqP_rl___d179;
  tUInt8 DEF_outFifo_tempEnqP_lat_0_wget____d178;
  tUInt8 DEF_inFifo_tempEnqP_rl___d58;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_wget____d57;
  tUInt8 DEF_outFifo_deqEn_lat_1_wget____d161;
  tUInt8 DEF_outFifo_deqEn_lat_0_wget____d163;
  tUInt8 DEF_outFifo_enqEn_lat_1_wget____d151;
  tUInt8 DEF_outFifo_enqEn_lat_0_wget____d153;
  tUInt8 DEF_inFifo_deqEn_lat_1_wget____d40;
  tUInt8 DEF_inFifo_deqEn_lat_0_wget____d42;
  tUInt8 DEF_inFifo_enqEn_lat_1_wget____d30;
  tUInt8 DEF_inFifo_enqEn_lat_0_wget____d32;
  tUWide DEF_IF_outFifo_tempData_lat_1_whas__68_THEN_outFif_ETC___d174;
  tUWide DEF_IF_outFifo_tempData_lat_0_whas__70_THEN_outFif_ETC___d173;
  tUWide DEF_IF_inFifo_tempData_lat_0_whas__9_THEN_inFifo_t_ETC___d52;
  tUWide DEF_IF_inFifo_tempData_lat_1_whas__7_THEN_inFifo_t_ETC___d53;
  tUInt8 DEF_IF_outFifo_deqP_lat_1_whas__38_THEN_IF_outFifo_ETC___d146;
  tUInt8 DEF_IF_outFifo_enqP_lat_1_whas__25_THEN_IF_outFifo_ETC___d133;
  tUInt8 DEF_IF_inFifo_deqP_lat_1_whas__7_THEN_IF_inFifo_de_ETC___d25;
  tUInt8 DEF_IF_inFifo_enqP_lat_1_whas_THEN_IF_inFifo_enqP__ETC___d12;
  tUInt8 DEF__0_CONCAT_DONTCARE___d120;
  tUWide DEF_sReg2___d1069;
  tUWide DEF_sReg1___d939;
  tUWide DEF_outFifo_tempData_rl__h71959;
  tUWide DEF_outFifo_data_1__h419229;
  tUWide DEF_outFifo_data_0__h419204;
  tUWide DEF_inFifo_tempData_rl__h22551;
  tUWide DEF_inFifo_data_1__h142833;
  tUWide DEF_inFifo_data_0__h142808;
  tUInt8 DEF_upd__h409105;
  tUInt8 DEF_x_wget__h51403;
  tUInt8 DEF_x_wget__h51354;
  tUInt8 DEF_upd__h397142;
  tUInt8 DEF_x_wget__h49841;
  tUInt8 DEF_x_wget__h49792;
  tUInt8 DEF_upd__h110642;
  tUInt8 DEF_x_wget__h1984;
  tUInt8 DEF_x_wget__h1935;
  tUInt8 DEF_upd__h406116;
  tUInt8 DEF_x_wget__h419;
  tUInt8 DEF_x_wget__h370;
  tUInt8 DEF_upd__h52695;
  tUInt8 DEF_upd__h52668;
  tUInt8 DEF_upd__h51137;
  tUInt8 DEF_upd__h51110;
  tUInt8 DEF_upd__h3276;
  tUInt8 DEF_upd__h3249;
  tUInt8 DEF_upd__h1718;
  tUInt8 DEF_upd__h1691;
  tUWide DEF_sReg1_39_BIT_1024_40_CONCAT_bfly_1_15_bfly4_22_ETC___d1068;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1066;
  tUWide DEF_inFifo_deqEn_rl_3_CONCAT_bfly_0_15_bfly4_22515_ETC___d935;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d933;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1198;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1195;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d930;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1063;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1192;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1791;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1773;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d927;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1060;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1189;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1755;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d924;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1057;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1186;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1737;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d921;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1054;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1183;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1719;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d918;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1051;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1180;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1701;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d915;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1048;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1177;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1683;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d912;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1045;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1174;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1665;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d909;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1042;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1171;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1647;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d906;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1039;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1168;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1629;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d903;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1036;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1165;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1611;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d900;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1033;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1162;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1593;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d897;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1030;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1159;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1575;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d894;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1027;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1156;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1557;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d891;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1024;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1153;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1539;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d888;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1021;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1150;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1521;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d885;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1018;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1145;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1503;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d846;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1013;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1140;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1485;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d807;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1008;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1135;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1467;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d768;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d1003;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1130;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1449;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d729;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d998;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1125;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1431;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d690;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d993;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1120;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1413;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d651;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d988;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1115;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1395;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d612;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d983;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1110;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1377;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d573;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d978;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1105;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1359;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d534;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d973;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1100;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1341;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d495;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d968;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1095;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1323;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d456;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d963;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1090;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1305;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d417;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d958;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_sReg2_069__ETC___d1085;
  tUWide DEF_SEL_ARR_outFifo_data_0_231_BITS_1023_TO_1016_2_ETC___d1287;
  tUWide DEF_bfly_0_15_bfly4_2251552690364292668_SEL_ARR_in_ETC___d378;
  tUWide DEF_bfly_1_15_bfly4_2251552690364292668_sReg1_39_B_ETC___d953;
 
 /* Rules */
 public:
  void RL_inFifo_enqP_canon();
  void RL_inFifo_deqP_canon();
  void RL_inFifo_enqEn_canon();
  void RL_inFifo_deqEn_canon();
  void RL_inFifo_tempData_canon();
  void RL_inFifo_tempEnqP_canon();
  void RL_inFifo_canonicalize();
  void RL_outFifo_enqP_canon();
  void RL_outFifo_deqP_canon();
  void RL_outFifo_enqEn_canon();
  void RL_outFifo_deqEn_canon();
  void RL_outFifo_tempData_canon();
  void RL_outFifo_tempEnqP_canon();
  void RL_outFifo_canonicalize();
  void RL_pipelinedFft();
 
 /* Methods */
 public:
  void METH_enq(tUWide ARG_enq_in);
  tUInt8 METH_RDY_enq();
  tUWide METH_deq();
  tUInt8 METH_RDY_deq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFftPipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFftPipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFftPipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkFftPipelined &backing);
};

#endif /* ifndef __mkFftPipelined_h__ */
