

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sun Sep  3 07:05:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9580958|  9580958|  95.810 ms|  95.810 ms|  9580958|  9580958|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1                  |       14|       14|   0.140 us|   0.140 us|      14|      14|       no|
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2                  |      770|      770|   7.700 us|   7.700 us|     770|     770|       no|
        |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176  |Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |     9218|     9218|  92.180 us|  92.180 us|    9218|    9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j_fu_182                              |Linear_layer_qkv_Pipeline_l_j                              |     2307|     2307|  23.070 us|  23.070 us|    2307|    2307|       no|
        |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192             |Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2             |     9243|     9243|  92.430 us|  92.430 us|    9243|    9243|       no|
        |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200               |Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3               |   589851|   589851|   5.899 ms|   5.899 ms|  589851|  589851|       no|
        |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208                             |Linear_layer_qkv_Pipeline_l_j1                             |     2307|     2307|  23.070 us|  23.070 us|    2307|    2307|       no|
        |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218     |Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5     |     9255|     9255|  92.550 us|  92.550 us|    9255|    9255|       no|
        |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229                        |Linear_layer_qkv_Pipeline_l_S_k_4_k                        |      773|      773|   7.730 us|   7.730 us|     773|     773|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i     |    27732|    27732|      2311|          -|          -|    12|        no|
        |- l_max_W_i1      |  1774848|  1774848|      2311|          -|          -|   768|        no|
        |- l_gemm_i4_l_j4  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    2963|   3613|    -|
|Memory           |      814|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    814|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      814|    9|    3237|   4668|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      290|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1                  |        0|   0|    6|   49|    0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170                  |Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2                  |        0|   0|   12|   51|    0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176  |Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229                        |Linear_layer_qkv_Pipeline_l_S_k_4_k                        |        0|   1|  209|  199|    0|
    |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200               |Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3               |        0|   0|  497|  551|    0|
    |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192             |Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2             |        0|   0|  472|  539|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j_fu_182                              |Linear_layer_qkv_Pipeline_l_j                              |        0|   0|  266|  345|    0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208                             |Linear_layer_qkv_Pipeline_l_j1                             |        0|   0|  278|  355|    0|
    |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218     |Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5     |        0|   2|  892|  700|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U52                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U53                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U54                                       |fcmp_32ns_32ns_1_2_no_dsp_1                                |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U57                                     |fdiv_32ns_32ns_32_16_no_dsp_1                              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55                                     |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56                                     |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|  143|  321|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   9| 2963| 3613|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |   Memory  |                 Module                 | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |max_W_U    |Linear_layer_qkv_max_W_RAM_AUTO_1R1W    |        2|   0|   0|    0|     768|   32|     1|        24576|
    |max_inp_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W  |        0|  32|   6|    0|      12|   32|     1|          384|
    |q_W_V_U    |Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W    |      768|   0|   0|    0|  589824|   12|     1|      7077888|
    |q_inp_V_U  |Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W  |       12|   0|   0|    0|    9216|   12|     1|       110592|
    |q_outp_U   |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|   0|   0|    0|    9216|   32|     1|       294912|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total      |                                        |      814|  32|   6|    0|  609036|  120|     5|      7508352|
    +-----------+----------------------------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_373_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln108_fu_385_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln109_fu_413_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln38_fu_254_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln63_fu_309_p2                |         +|   0|  0|  13|          10|           1|
    |empty_415_fu_461_p2               |         +|   0|  0|  17|          14|          14|
    |sub_ln111_fu_452_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln112_fu_490_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln40_fu_293_p2                |         -|   0|  0|  17|          14|          14|
    |sub_ln65_fu_358_p2                |         -|   0|  0|  27|          20|          20|
    |icmp_ln108_fu_367_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln109_fu_391_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln38_fu_248_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln63_fu_303_p2               |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln108_1_fu_405_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln108_fu_397_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 235|         166|         132|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_622_ce            |  14|          3|    1|          3|
    |grp_fu_622_opcode        |  14|          3|    5|         15|
    |grp_fu_622_p0            |  14|          3|   32|         96|
    |grp_fu_622_p1            |  14|          3|   32|         96|
    |grp_fu_626_ce            |  14|          3|    1|          3|
    |grp_fu_626_opcode        |  14|          3|    5|         15|
    |grp_fu_626_p0            |  14|          3|   32|         96|
    |grp_fu_626_p1            |  14|          3|   32|         96|
    |grp_fu_630_ce            |  14|          3|    1|          3|
    |grp_fu_630_opcode        |  14|          3|    5|         15|
    |grp_fu_630_p0            |  14|          3|   32|         96|
    |grp_fu_630_p1            |  14|          3|   32|         96|
    |grp_fu_634_ce            |  14|          3|    1|          3|
    |grp_fu_634_p0            |  14|          3|   32|         96|
    |grp_fu_634_p1            |  14|          3|   32|         96|
    |grp_fu_638_ce            |  14|          3|    1|          3|
    |grp_fu_638_p0            |  14|          3|   32|         96|
    |grp_fu_638_p1            |  14|          3|   32|         96|
    |grp_fu_642_ce            |  14|          3|    1|          3|
    |grp_fu_642_p0            |  14|          3|   32|         96|
    |grp_fu_642_p1            |  14|          3|   32|         96|
    |i1_fu_112                |   9|          2|   10|         20|
    |i4_fu_120                |   9|          2|    4|          8|
    |i_fu_88                  |   9|          2|    4|          8|
    |indvar_flatten30_fu_124  |   9|          2|   14|         28|
    |j4_fu_116                |   9|          2|   10|         20|
    |max_W_address0           |  31|          6|   10|         60|
    |max_W_ce0                |  31|          6|    1|          6|
    |max_W_d0                 |  14|          3|   32|         96|
    |max_W_we0                |  14|          3|    1|          3|
    |max_inp_address0         |  31|          6|    4|         24|
    |max_inp_ce0              |  31|          6|    1|          6|
    |max_inp_d0               |  14|          3|   32|         96|
    |max_inp_we0              |  14|          3|    1|          3|
    |q_W_V_address0           |  14|          3|   20|         60|
    |q_W_V_ce0                |  14|          3|    1|          3|
    |q_W_V_we0                |   9|          2|    1|          2|
    |q_inp_V_address0         |  14|          3|   14|         42|
    |q_inp_V_ce0              |  14|          3|    1|          3|
    |q_inp_V_we0              |   9|          2|    1|          2|
    |q_outp_address0          |  25|          5|   14|         70|
    |q_outp_ce0               |  25|          5|    1|          5|
    |q_outp_d0                |  14|          3|   32|         96|
    |q_outp_we0               |  14|          3|    1|          3|
    |v552_address0            |  14|          3|   14|         42|
    |v552_ce0                 |  14|          3|    1|          3|
    |v553_address0            |  14|          3|   20|         60|
    |v553_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 814|        171|  652|       2005|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  17|   0|   17|          0|
    |empty_415_reg_602                                                                  |  14|   0|   14|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg                        |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg     |   1|   0|    1|          0|
    |i1_1_reg_535                                                                       |  10|   0|   10|          0|
    |i1_fu_112                                                                          |  10|   0|   10|          0|
    |i4_fu_120                                                                          |   4|   0|    4|          0|
    |i_1_reg_503                                                                        |   4|   0|    4|          0|
    |i_fu_88                                                                            |   4|   0|    4|          0|
    |indvar_flatten30_fu_124                                                            |  14|   0|   14|          0|
    |j4_fu_116                                                                          |  10|   0|   10|          0|
    |max_W_load_reg_576                                                                 |  32|   0|   32|          0|
    |max_inp_load_reg_525                                                               |  32|   0|   32|          0|
    |q_outp_load_reg_617                                                                |  32|   0|   32|          0|
    |select_ln108_1_reg_591                                                             |   4|   0|    4|          0|
    |select_ln108_reg_584                                                               |  10|   0|   10|          0|
    |sub_ln111_reg_597                                                                  |   6|   0|   14|          8|
    |sub_ln112_reg_612                                                                  |  12|   0|   20|          8|
    |sub_ln40_reg_530                                                                   |   6|   0|   14|          8|
    |sub_ln65_reg_571                                                                   |  12|   0|   20|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 242|   0|  274|         32|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v552_address0  |  out|   14|   ap_memory|              v552|         array|
|v552_ce0       |  out|    1|   ap_memory|              v552|         array|
|v552_q0        |   in|   32|   ap_memory|              v552|         array|
|v553_address0  |  out|   20|   ap_memory|              v553|         array|
|v553_ce0       |  out|    1|   ap_memory|              v553|         array|
|v553_q0        |   in|   32|   ap_memory|              v553|         array|
|v554_address0  |  out|   10|   ap_memory|              v554|         array|
|v554_ce0       |  out|    1|   ap_memory|              v554|         array|
|v554_q0        |   in|   32|   ap_memory|              v554|         array|
|v3_address0    |  out|   14|   ap_memory|                v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                v3|         array|
|v3_we0         |  out|    1|   ap_memory|                v3|         array|
|v3_d0          |  out|   32|   ap_memory|                v3|         array|
+---------------+-----+-----+------------+------------------+--------------+

