# Lab 5: MUX and DMUX Designs



Objective

&nbsp;   1. To understand and implement multiplexers and demultiplexers using the `case` statement in Verilog HDL.

&nbsp;   2. To verify the logical correctness through simulation and waveform analysis.



