//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
// _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives has been demoted
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_(
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_0,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_1,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_2,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_3,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_21,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_22,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_23,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_24,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_25,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_26,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28,
	.param .f64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_36,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_37,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_38,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_39,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_40,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_41,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_42,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_43,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_44,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_45,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_46,
	.param .u32 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_47,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_48,
	.param .u64 _Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_49
)
{
	.local .align 16 .b8 	__local_depot0[1104];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<445>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<1345>;
	.reg .f64 	%fd<3883>;
	.reg .b64 	%rd<952>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives[20736];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r544, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	ld.param.u32 	%r545, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_5];
	ld.param.u64 	%rd186, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_8];
	ld.param.f64 	%fd1140, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_28];
	ld.param.f64 	%fd1141, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_29];
	ld.param.u64 	%rd196, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_30];
	ld.param.u64 	%rd197, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_31];
	ld.param.u64 	%rd198, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_32];
	ld.param.u64 	%rd199, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_33];
	ld.param.u32 	%r550, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_47];
	ld.param.u64 	%rd207, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_48];
	ld.param.u64 	%rd208, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_49];
	add.u64 	%rd209, %SP, 56;
	add.u64 	%rd1, %SPL, 56;
	add.u64 	%rd215, %SP, 0;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 24;
	add.u64 	%rd217, %SP, 48;
	add.u64 	%rd9, %SPL, 48;
	add.u64 	%rd24, %SPL, 80;
	add.u64 	%rd51, %SPL, 104;
	add.u64 	%rd52, %SPL, 116;
	add.u64 	%rd53, %SPL, 128;
	add.u64 	%rd54, %SPL, 140;
	add.u64 	%rd55, %SPL, 152;
	add.u64 	%rd56, %SPL, 164;
	add.u64 	%rd57, %SPL, 256;
	add.u64 	%rd58, %SPL, 328;
	add.u64 	%rd59, %SPL, 400;
	add.u64 	%rd60, %SPL, 472;
	add.u64 	%rd61, %SPL, 544;
	add.u64 	%rd62, %SPL, 616;
	add.u64 	%rd63, %SPL, 640;
	add.u64 	%rd64, %SPL, 664;
	add.u64 	%rd65, %SPL, 736;
	add.u64 	%rd66, %SPL, 808;
	add.u64 	%rd67, %SPL, 880;
	add.u64 	%rd68, %SPL, 952;
	add.u64 	%rd69, %SPL, 1024;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32 	%p25, %r550, 1;
	@%p25 bra 	$L__BB0_7;

	mul.lo.s32 	%r2, %r1, %r550;
	and.b32  	%r1182, %r550, 3;
	add.s32 	%r552, %r550, -1;
	setp.lt.u32 	%p26, %r552, 3;
	mov.u32 	%r1180, 0;
	@%p26 bra 	$L__BB0_4;

	sub.s32 	%r1179, %r550, %r1182;
	mov.u64 	%rd278, 0;

$L__BB0_3:
	add.s32 	%r554, %r1180, %r2;
	shl.b32 	%r555, %r554, 3;
	mov.u32 	%r556, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r557, %r556, %r555;
	st.shared.u64 	[%r557], %rd278;
	st.shared.u64 	[%r557+8], %rd278;
	st.shared.u64 	[%r557+16], %rd278;
	st.shared.u64 	[%r557+24], %rd278;
	add.s32 	%r1180, %r1180, 4;
	add.s32 	%r1179, %r1179, -4;
	setp.ne.s32 	%p27, %r1179, 0;
	@%p27 bra 	$L__BB0_3;

$L__BB0_4:
	setp.eq.s32 	%p28, %r1182, 0;
	@%p28 bra 	$L__BB0_7;

	mov.u32 	%r560, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	mov.u64 	%rd279, 0;

$L__BB0_6:
	.pragma "nounroll";
	add.s32 	%r558, %r1180, %r2;
	shl.b32 	%r559, %r558, 3;
	add.s32 	%r561, %r560, %r559;
	st.shared.u64 	[%r561], %rd279;
	add.s32 	%r1180, %r1180, 1;
	add.s32 	%r1182, %r1182, -1;
	setp.ne.s32 	%p29, %r1182, 0;
	@%p29 bra 	$L__BB0_6;

$L__BB0_7:
	cvt.rn.f64.s32 	%fd1142, %r545;
	cvt.rn.f64.s32 	%fd1143, %r544;
	div.rn.f64 	%fd1144, %fd1143, %fd1142;
	cvt.rpi.f64.f64 	%fd1145, %fd1144;
	cvt.rzi.s32.f64 	%r14, %fd1145;
	setp.lt.s32 	%p30, %r14, 1;
	@%p30 bra 	$L__BB0_679;

	mov.f64 	%fd1146, 0d0000000000000000;
	div.rn.f64 	%fd1, %fd1146, %fd1140;
	div.rn.f64 	%fd1147, %fd1141, %fd1140;
	add.f64 	%fd2, %fd1147, 0d3FF0000000000000;
	div.rn.f64 	%fd1148, %fd1140, %fd1141;
	add.f64 	%fd3, %fd1148, 0d3FF0000000000000;
	rcp.rn.f64 	%fd1149, %fd1141;
	rcp.rn.f64 	%fd4, %fd1140;
	sub.f64 	%fd1150, %fd4, %fd1149;
	mul.f64 	%fd5, %fd1150, %fd1141;
	mul.f64 	%fd6, %fd1150, %fd1140;
	mul.f64 	%fd1151, %fd1150, %fd5;
	mul.f64 	%fd7, %fd1151, 0d3FE0000000000000;
	add.f64 	%fd1152, %fd1141, %fd1141;
	mul.f64 	%fd1153, %fd1152, %fd1150;
	mul.f64 	%fd1154, %fd1150, %fd1153;
	mul.f64 	%fd8, %fd1154, 0d3FE0000000000000;
	mov.u32 	%r1183, 0;
	cvta.to.global.u64 	%rd372, %rd199;
	cvta.to.global.u64 	%rd376, %rd186;
	cvta.to.global.u64 	%rd384, %rd207;
	cvta.to.global.u64 	%rd387, %rd208;
	cvta.to.global.u64 	%rd894, %rd197;
	cvta.to.global.u64 	%rd901, %rd196;
	cvta.to.global.u64 	%rd904, %rd198;

$L__BB0_9:
	mov.u32 	%r1166, %ntid.x;
	mov.u32 	%r564, %ctaid.x;
	mad.lo.s32 	%r566, %r564, %r1166, %r1;
	mad.lo.s32 	%r16, %r14, %r566, %r1183;
	mov.u64 	%rd319, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 0
	mov.u64 	%rd320, 48;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd109, [retval0+0];
	} // callseq 1
	setp.ne.s64 	%p31, %rd109, 0;
	@%p31 bra 	$L__BB0_11;

	mov.u64 	%rd321, -1;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd322, [retval0+0];
	} // callseq 2

$L__BB0_11:
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 3
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd110, [retval0+0];
	} // callseq 4
	setp.ne.s64 	%p32, %rd110, 0;
	@%p32 bra 	$L__BB0_13;

	mov.u64 	%rd325, -1;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd326, [retval0+0];
	} // callseq 5

$L__BB0_13:
	ld.param.u32 	%r1167, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_4];
	setp.lt.s32 	%p33, %r16, %r1167;
	@%p33 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_14;

$L__BB0_15:
	ld.param.u64 	%rd934, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_35];
	add.u64 	%rd932, %SPL, 240;
	ld.param.u32 	%r1171, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_20];
	ld.param.u32 	%r1170, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_17];
	ld.param.u32 	%r1169, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_14];
	ld.param.u32 	%r1168, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_11];
	ld.param.u64 	%rd931, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_19];
	ld.param.u64 	%rd930, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_16];
	add.u64 	%rd928, %SPL, 208;
	ld.param.u64 	%rd927, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_13];
	ld.param.u64 	%rd926, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_10];
	ld.param.u64 	%rd925, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_18];
	ld.param.u64 	%rd924, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_15];
	add.u64 	%rd922, %SPL, 176;
	ld.param.u64 	%rd921, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_12];
	ld.param.u64 	%rd920, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_9];
	ld.param.u64 	%rd919, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_39];
	ld.param.u64 	%rd918, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_38];
	ld.param.u64 	%rd917, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_34];
	ld.param.u64 	%rd916, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_36];
	ld.param.u64 	%rd915, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_37];
	ld.param.u64 	%rd914, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_7];
	ld.param.u64 	%rd913, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_6];
	mul.wide.s32 	%rd367, %r16, 2;
	add.s64 	%rd327, %rd913, %rd367;
	// begin inline asm
	ld.global.nc.u16 %rs2, [%rd327];
	// end inline asm
	add.s64 	%rd328, %rd914, %rd367;
	// begin inline asm
	ld.global.nc.u16 %rs3, [%rd328];
	// end inline asm
	cvt.u32.u16 	%r579, %rs2;
	mul.wide.u32 	%rd368, %r579, 8;
	add.s64 	%rd329, %rd915, %rd368;
	// begin inline asm
	ld.global.nc.f64 %fd1155, [%rd329];
	// end inline asm
	cvt.u32.u16 	%r580, %rs3;
	mul.wide.u32 	%rd369, %r580, 8;
	add.s64 	%rd330, %rd915, %rd369;
	// begin inline asm
	ld.global.nc.f64 %fd1156, [%rd330];
	// end inline asm
	mul.wide.u16 	%r581, %rs2, 3;
	mul.wide.u32 	%rd370, %r581, 8;
	add.s64 	%rd331, %rd916, %rd370;
	// begin inline asm
	ld.global.nc.f64 %fd1157, [%rd331];
	// end inline asm
	add.s64 	%rd332, %rd331, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1158, [%rd332];
	// end inline asm
	add.s64 	%rd333, %rd331, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1159, [%rd333];
	// end inline asm
	mul.wide.u16 	%r582, %rs3, 3;
	mul.wide.u32 	%rd371, %r582, 8;
	add.s64 	%rd334, %rd916, %rd371;
	// begin inline asm
	ld.global.nc.f64 %fd1160, [%rd334];
	// end inline asm
	add.s64 	%rd335, %rd334, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1161, [%rd335];
	// end inline asm
	add.s64 	%rd336, %rd334, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1162, [%rd336];
	// end inline asm
	ld.global.f64 	%fd12, [%rd372];
	ld.global.f64 	%fd13, [%rd372+8];
	ld.global.f64 	%fd14, [%rd372+16];
	mul.wide.s32 	%rd374, %r581, 4;
	add.s64 	%rd337, %rd917, %rd374;
	// begin inline asm
	ld.global.nc.s32 %r567, [%rd337];
	// end inline asm
	add.s64 	%rd338, %rd337, 4;
	// begin inline asm
	ld.global.nc.s32 %r568, [%rd338];
	// end inline asm
	add.s64 	%rd339, %rd337, 8;
	// begin inline asm
	ld.global.nc.s32 %r569, [%rd339];
	// end inline asm
	mul.wide.s32 	%rd375, %r582, 4;
	add.s64 	%rd340, %rd917, %rd375;
	// begin inline asm
	ld.global.nc.s32 %r570, [%rd340];
	// end inline asm
	add.s64 	%rd341, %rd340, 4;
	// begin inline asm
	ld.global.nc.s32 %r571, [%rd341];
	// end inline asm
	add.s64 	%rd342, %rd340, 8;
	// begin inline asm
	ld.global.nc.s32 %r572, [%rd342];
	// end inline asm
	st.local.u32 	[%rd51], %r567;
	st.local.u32 	[%rd51+4], %r568;
	st.local.u32 	[%rd51+8], %r569;
	st.local.u32 	[%rd52], %r570;
	st.local.u32 	[%rd52+4], %r571;
	st.local.u32 	[%rd52+8], %r572;
	add.s64 	%rd343, %rd918, %rd374;
	// begin inline asm
	ld.global.nc.s32 %r573, [%rd343];
	// end inline asm
	st.local.u32 	[%rd53], %r573;
	add.s64 	%rd344, %rd343, 4;
	// begin inline asm
	ld.global.nc.s32 %r574, [%rd344];
	// end inline asm
	st.local.u32 	[%rd53+4], %r574;
	add.s64 	%rd345, %rd343, 8;
	// begin inline asm
	ld.global.nc.s32 %r575, [%rd345];
	// end inline asm
	st.local.u32 	[%rd53+8], %r575;
	add.s64 	%rd346, %rd919, %rd375;
	// begin inline asm
	ld.global.nc.s32 %r576, [%rd346];
	// end inline asm
	st.local.u32 	[%rd54], %r576;
	add.s64 	%rd347, %rd346, 4;
	// begin inline asm
	ld.global.nc.s32 %r577, [%rd347];
	// end inline asm
	st.local.u32 	[%rd54+4], %r577;
	add.s64 	%rd348, %rd346, 8;
	// begin inline asm
	ld.global.nc.s32 %r578, [%rd348];
	// end inline asm
	st.local.u32 	[%rd54+8], %r578;
	st.local.v2.u64 	[%rd922], {%rd920, %rd921};
	st.local.v2.u64 	[%rd922+16], {%rd924, %rd925};
	st.local.v2.u64 	[%rd928], {%rd926, %rd927};
	st.local.v2.u64 	[%rd928+16], {%rd930, %rd931};
	st.local.v4.u32 	[%rd932], {%r1168, %r1169, %r1170, %r1171};
	mul.wide.s32 	%rd377, %r16, 4;
	add.s64 	%rd378, %rd376, %rd377;
	ld.global.u32 	%r583, [%rd378];
	mul.wide.s32 	%rd379, %r583, 8;
	add.s64 	%rd380, %rd922, %rd379;
	ld.local.u64 	%rd112, [%rd380];
	add.s64 	%rd381, %rd928, %rd379;
	ld.local.u64 	%rd113, [%rd381];
	mul.wide.s32 	%rd382, %r583, 4;
	add.s64 	%rd383, %rd932, %rd382;
	ld.local.u32 	%r17, [%rd383];
	mul.lo.s32 	%r584, %r16, 3;
	mul.wide.s32 	%rd385, %r584, 4;
	add.s64 	%rd386, %rd384, %rd385;
	ld.global.u32 	%r585, [%rd386];
	st.local.u32 	[%rd55], %r585;
	add.s64 	%rd388, %rd387, %rd385;
	ld.global.u32 	%r586, [%rd388];
	st.local.u32 	[%rd56], %r586;
	mul.wide.s32 	%rd389, %r585, 4;
	add.s64 	%rd390, %rd51, %rd389;
	ld.local.u32 	%r587, [%rd390];
	mul.wide.s32 	%rd391, %r586, 4;
	add.s64 	%rd392, %rd52, %rd391;
	ld.local.u32 	%r588, [%rd392];
	ld.global.u32 	%r589, [%rd386+4];
	st.local.u32 	[%rd55+4], %r589;
	ld.global.u32 	%r590, [%rd388+4];
	st.local.u32 	[%rd56+4], %r590;
	mul.wide.s32 	%rd393, %r589, 4;
	add.s64 	%rd394, %rd51, %rd393;
	ld.local.u32 	%r591, [%rd394];
	mul.wide.s32 	%rd395, %r590, 4;
	add.s64 	%rd396, %rd52, %rd395;
	ld.local.u32 	%r592, [%rd396];
	ld.global.u32 	%r593, [%rd386+8];
	st.local.u32 	[%rd55+8], %r593;
	ld.global.u32 	%r594, [%rd388+8];
	st.local.u32 	[%rd56+8], %r594;
	mul.wide.s32 	%rd397, %r593, 4;
	add.s64 	%rd398, %rd51, %rd397;
	ld.local.u32 	%r595, [%rd398];
	mul.wide.s32 	%rd399, %r594, 4;
	add.s64 	%rd400, %rd52, %rd399;
	ld.local.u32 	%r596, [%rd400];
	add.f64 	%fd15, %fd1156, %fd1156;
	mul.lo.s32 	%r597, %r587, 3;
	mul.wide.s32 	%rd401, %r597, 8;
	add.s64 	%rd349, %rd934, %rd401;
	// begin inline asm
	ld.global.nc.f64 %fd1163, [%rd349];
	// end inline asm
	add.s64 	%rd350, %rd349, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1164, [%rd350];
	// end inline asm
	add.s64 	%rd351, %rd349, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1165, [%rd351];
	// end inline asm
	mul.lo.s32 	%r598, %r591, 3;
	mul.wide.s32 	%rd402, %r598, 8;
	add.s64 	%rd352, %rd934, %rd402;
	// begin inline asm
	ld.global.nc.f64 %fd1166, [%rd352];
	// end inline asm
	add.s64 	%rd353, %rd352, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1167, [%rd353];
	// end inline asm
	add.s64 	%rd354, %rd352, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1168, [%rd354];
	// end inline asm
	mul.lo.s32 	%r599, %r595, 3;
	mul.wide.s32 	%rd403, %r599, 8;
	add.s64 	%rd355, %rd934, %rd403;
	// begin inline asm
	ld.global.nc.f64 %fd1169, [%rd355];
	// end inline asm
	add.s64 	%rd356, %rd355, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1170, [%rd356];
	// end inline asm
	add.s64 	%rd357, %rd355, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1171, [%rd357];
	// end inline asm
	mul.lo.s32 	%r600, %r588, 3;
	mul.wide.s32 	%rd404, %r600, 8;
	add.s64 	%rd358, %rd934, %rd404;
	// begin inline asm
	ld.global.nc.f64 %fd1172, [%rd358];
	// end inline asm
	add.s64 	%rd359, %rd358, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1173, [%rd359];
	// end inline asm
	add.s64 	%rd360, %rd358, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1174, [%rd360];
	// end inline asm
	mul.lo.s32 	%r601, %r592, 3;
	mul.wide.s32 	%rd405, %r601, 8;
	add.s64 	%rd361, %rd934, %rd405;
	// begin inline asm
	ld.global.nc.f64 %fd1175, [%rd361];
	// end inline asm
	add.s64 	%rd362, %rd361, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1176, [%rd362];
	// end inline asm
	add.s64 	%rd363, %rd361, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1177, [%rd363];
	// end inline asm
	mul.lo.s32 	%r602, %r596, 3;
	mul.wide.s32 	%rd406, %r602, 8;
	add.s64 	%rd364, %rd934, %rd406;
	// begin inline asm
	ld.global.nc.f64 %fd1178, [%rd364];
	// end inline asm
	add.s64 	%rd365, %rd364, 8;
	// begin inline asm
	ld.global.nc.f64 %fd1179, [%rd365];
	// end inline asm
	add.s64 	%rd366, %rd364, 16;
	// begin inline asm
	ld.global.nc.f64 %fd1180, [%rd366];
	// end inline asm
	sub.f64 	%fd1181, %fd1166, %fd1163;
	st.f64 	[%rd109], %fd1181;
	sub.f64 	%fd1182, %fd1167, %fd1164;
	st.f64 	[%rd109+8], %fd1182;
	sub.f64 	%fd1183, %fd1168, %fd1165;
	st.f64 	[%rd109+16], %fd1183;
	sub.f64 	%fd1184, %fd1169, %fd1163;
	st.f64 	[%rd109+24], %fd1184;
	sub.f64 	%fd1185, %fd1170, %fd1164;
	mov.u64 	%rd407, 32;
	st.f64 	[%rd109+32], %fd1185;
	sub.f64 	%fd1186, %fd1171, %fd1165;
	st.f64 	[%rd109+40], %fd1186;
	sub.f64 	%fd1187, %fd1175, %fd1172;
	st.f64 	[%rd110], %fd1187;
	sub.f64 	%fd1188, %fd1176, %fd1173;
	st.f64 	[%rd110+8], %fd1188;
	sub.f64 	%fd1189, %fd1177, %fd1174;
	st.f64 	[%rd110+16], %fd1189;
	sub.f64 	%fd1190, %fd1178, %fd1172;
	st.f64 	[%rd110+24], %fd1190;
	sub.f64 	%fd1191, %fd1179, %fd1173;
	st.f64 	[%rd110+32], %fd1191;
	sub.f64 	%fd1192, %fd1180, %fd1174;
	st.f64 	[%rd110+40], %fd1192;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd115, [retval0+0];
	} // callseq 9
	setp.ne.s64 	%p34, %rd115, 0;
	@%p34 bra 	$L__BB0_17;

	mov.u64 	%rd408, -1;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd408;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd409, [retval0+0];
	} // callseq 10

$L__BB0_17:
	mov.u64 	%rd943, %rd319;

$L__BB0_18:
	shl.b64 	%rd117, %rd943, 1;
	mul.lo.s64 	%rd412, %rd943, 24;
	add.s64 	%rd118, %rd109, %rd412;
	mov.u64 	%rd944, %rd319;

$L__BB0_19:
	add.s64 	%rd413, %rd944, %rd117;
	shl.b64 	%rd414, %rd413, 3;
	add.s64 	%rd415, %rd115, %rd414;
	mul.lo.s64 	%rd416, %rd944, 24;
	add.s64 	%rd417, %rd109, %rd416;
	ld.f64 	%fd1193, [%rd118];
	ld.f64 	%fd1194, [%rd417];
	ld.f64 	%fd1195, [%rd118+8];
	ld.f64 	%fd1196, [%rd417+8];
	mul.f64 	%fd1197, %fd1196, %fd1195;
	fma.rn.f64 	%fd1198, %fd1194, %fd1193, %fd1197;
	ld.f64 	%fd1199, [%rd118+16];
	ld.f64 	%fd1200, [%rd417+16];
	fma.rn.f64 	%fd1201, %fd1200, %fd1199, %fd1198;
	st.f64 	[%rd415], %fd1201;
	add.s64 	%rd944, %rd944, 1;
	setp.lt.u64 	%p35, %rd944, 2;
	@%p35 bra 	$L__BB0_19;

	add.s64 	%rd943, %rd943, 1;
	setp.lt.u64 	%p36, %rd943, 2;
	@%p36 bra 	$L__BB0_18;

	mov.u64 	%rd418, 0;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd418;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 11
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd122, [retval0+0];
	} // callseq 12
	setp.ne.s64 	%p37, %rd122, 0;
	@%p37 bra 	$L__BB0_23;

	mov.u64 	%rd420, -1;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd420;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd421, [retval0+0];
	} // callseq 13

$L__BB0_23:
	mov.u64 	%rd945, %rd418;

$L__BB0_24:
	shl.b64 	%rd124, %rd945, 1;
	mul.lo.s64 	%rd424, %rd945, 24;
	add.s64 	%rd125, %rd110, %rd424;
	mov.u64 	%rd946, %rd418;

$L__BB0_25:
	add.s64 	%rd425, %rd946, %rd124;
	shl.b64 	%rd426, %rd425, 3;
	add.s64 	%rd427, %rd122, %rd426;
	mul.lo.s64 	%rd428, %rd946, 24;
	add.s64 	%rd429, %rd110, %rd428;
	ld.f64 	%fd1202, [%rd125];
	ld.f64 	%fd1203, [%rd429];
	ld.f64 	%fd1204, [%rd125+8];
	ld.f64 	%fd1205, [%rd429+8];
	mul.f64 	%fd1206, %fd1205, %fd1204;
	fma.rn.f64 	%fd1207, %fd1203, %fd1202, %fd1206;
	ld.f64 	%fd1208, [%rd125+16];
	ld.f64 	%fd1209, [%rd429+16];
	fma.rn.f64 	%fd1210, %fd1209, %fd1208, %fd1207;
	st.f64 	[%rd427], %fd1210;
	add.s64 	%rd946, %rd946, 1;
	setp.lt.u64 	%p38, %rd946, 2;
	@%p38 bra 	$L__BB0_25;

	add.s64 	%rd945, %rd945, 1;
	setp.lt.u64 	%p39, %rd945, 2;
	@%p39 bra 	$L__BB0_24;

	ld.f64 	%fd1211, [%rd115+24];
	mov.u64 	%rd430, 0;
	ld.f64 	%fd1212, [%rd115];
	mul.f64 	%fd1213, %fd1212, %fd1211;
	ld.f64 	%fd1214, [%rd115+8];
	ld.f64 	%fd1215, [%rd115+16];
	mul.f64 	%fd1216, %fd1215, %fd1214;
	sub.f64 	%fd22, %fd1213, %fd1216;
	ld.f64 	%fd1217, [%rd122+24];
	ld.f64 	%fd1218, [%rd122];
	mul.f64 	%fd1219, %fd1218, %fd1217;
	ld.f64 	%fd1220, [%rd122+8];
	ld.f64 	%fd1221, [%rd122+16];
	mul.f64 	%fd1222, %fd1221, %fd1220;
	sub.f64 	%fd23, %fd1219, %fd1222;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd430;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 14
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd131, [retval0+0];
	} // callseq 15
	setp.ne.s64 	%p40, %rd131, 0;
	@%p40 bra 	$L__BB0_29;

	mov.u64 	%rd432, -1;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd432;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd433, [retval0+0];
	} // callseq 16

$L__BB0_29:
	ld.f64 	%fd1223, [%rd115];
	neg.f64 	%fd1224, %fd1223;
	st.f64 	[%rd131], %fd1224;
	ld.f64 	%fd1225, [%rd115+8];
	neg.f64 	%fd1226, %fd1225;
	st.f64 	[%rd131+8], %fd1226;
	ld.f64 	%fd1227, [%rd115+16];
	neg.f64 	%fd1228, %fd1227;
	st.f64 	[%rd131+16], %fd1228;
	ld.f64 	%fd1229, [%rd115+24];
	neg.f64 	%fd1230, %fd1229;
	st.f64 	[%rd131+24], %fd1230;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd430;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 17
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd133, [retval0+0];
	} // callseq 18
	setp.ne.s64 	%p41, %rd133, 0;
	@%p41 bra 	$L__BB0_31;

	mov.u64 	%rd436, -1;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd436;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd437, [retval0+0];
	} // callseq 19

$L__BB0_31:
	ld.f64 	%fd1231, [%rd122];
	neg.f64 	%fd1232, %fd1231;
	st.f64 	[%rd133], %fd1232;
	ld.f64 	%fd1233, [%rd122+8];
	neg.f64 	%fd1234, %fd1233;
	st.f64 	[%rd133+8], %fd1234;
	ld.f64 	%fd1235, [%rd122+16];
	neg.f64 	%fd1236, %fd1235;
	st.f64 	[%rd133+16], %fd1236;
	ld.f64 	%fd1237, [%rd122+24];
	neg.f64 	%fd1238, %fd1237;
	st.f64 	[%rd133+24], %fd1238;
	ld.f64 	%fd1239, [%rd115+24];
	st.f64 	[%rd131], %fd1239;
	ld.f64 	%fd1240, [%rd115];
	st.f64 	[%rd131+24], %fd1240;
	ld.f64 	%fd1241, [%rd122+24];
	st.f64 	[%rd133], %fd1241;
	ld.f64 	%fd1242, [%rd122];
	st.f64 	[%rd133+24], %fd1242;
	ld.f64 	%fd1243, [%rd131];
	div.rn.f64 	%fd1244, %fd1243, %fd22;
	st.f64 	[%rd131], %fd1244;
	ld.f64 	%fd1245, [%rd131+8];
	div.rn.f64 	%fd1246, %fd1245, %fd22;
	st.f64 	[%rd131+8], %fd1246;
	ld.f64 	%fd1247, [%rd131+16];
	div.rn.f64 	%fd1248, %fd1247, %fd22;
	st.f64 	[%rd131+16], %fd1248;
	ld.f64 	%fd1249, [%rd131+24];
	div.rn.f64 	%fd1250, %fd1249, %fd22;
	st.f64 	[%rd131+24], %fd1250;
	ld.f64 	%fd1251, [%rd133];
	div.rn.f64 	%fd1252, %fd1251, %fd23;
	st.f64 	[%rd133], %fd1252;
	ld.f64 	%fd1253, [%rd133+8];
	div.rn.f64 	%fd1254, %fd1253, %fd23;
	st.f64 	[%rd133+8], %fd1254;
	ld.f64 	%fd1255, [%rd133+16];
	div.rn.f64 	%fd1256, %fd1255, %fd23;
	st.f64 	[%rd133+16], %fd1256;
	ld.f64 	%fd1257, [%rd133+24];
	div.rn.f64 	%fd1258, %fd1257, %fd23;
	st.f64 	[%rd133+24], %fd1258;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd430;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 20
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd134, [retval0+0];
	} // callseq 21
	setp.ne.s64 	%p42, %rd134, 0;
	@%p42 bra 	$L__BB0_33;

	mov.u64 	%rd440, -1;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd440;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd441, [retval0+0];
	} // callseq 22

$L__BB0_33:
	mov.u64 	%rd947, %rd430;

$L__BB0_34:
	mul.lo.s64 	%rd136, %rd947, 3;
	shl.b64 	%rd444, %rd947, 4;
	add.s64 	%rd137, %rd131, %rd444;
	mov.u64 	%rd948, %rd430;

$L__BB0_35:
	add.s64 	%rd445, %rd948, %rd136;
	shl.b64 	%rd446, %rd445, 3;
	add.s64 	%rd447, %rd134, %rd446;
	shl.b64 	%rd448, %rd948, 3;
	add.s64 	%rd449, %rd109, %rd448;
	ld.f64 	%fd1259, [%rd137];
	ld.f64 	%fd1260, [%rd449];
	ld.f64 	%fd1261, [%rd137+8];
	ld.f64 	%fd1262, [%rd449+24];
	mul.f64 	%fd1263, %fd1262, %fd1261;
	fma.rn.f64 	%fd1264, %fd1260, %fd1259, %fd1263;
	st.f64 	[%rd447], %fd1264;
	add.s64 	%rd948, %rd948, 1;
	setp.lt.u64 	%p43, %rd948, 3;
	@%p43 bra 	$L__BB0_35;

	add.s64 	%rd947, %rd947, 1;
	setp.lt.u64 	%p44, %rd947, 2;
	@%p44 bra 	$L__BB0_34;

	mov.u64 	%rd450, 0;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd450;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 23
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd141, [retval0+0];
	} // callseq 24
	setp.ne.s64 	%p45, %rd141, 0;
	@%p45 bra 	$L__BB0_39;

	mov.u64 	%rd452, -1;
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd452;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd453, [retval0+0];
	} // callseq 25

$L__BB0_39:
	mov.u64 	%rd949, %rd450;

$L__BB0_40:
	mul.lo.s64 	%rd143, %rd949, 3;
	shl.b64 	%rd456, %rd949, 4;
	add.s64 	%rd144, %rd133, %rd456;
	mov.u64 	%rd950, %rd450;

$L__BB0_41:
	add.s64 	%rd457, %rd950, %rd143;
	shl.b64 	%rd458, %rd457, 3;
	add.s64 	%rd459, %rd141, %rd458;
	shl.b64 	%rd460, %rd950, 3;
	add.s64 	%rd461, %rd110, %rd460;
	ld.f64 	%fd1265, [%rd144];
	ld.f64 	%fd1266, [%rd461];
	ld.f64 	%fd1267, [%rd144+8];
	ld.f64 	%fd1268, [%rd461+24];
	mul.f64 	%fd1269, %fd1268, %fd1267;
	fma.rn.f64 	%fd1270, %fd1266, %fd1265, %fd1269;
	st.f64 	[%rd459], %fd1270;
	add.s64 	%rd950, %rd950, 1;
	setp.lt.u64 	%p46, %rd950, 3;
	@%p46 bra 	$L__BB0_41;

	add.s64 	%rd949, %rd949, 1;
	setp.lt.u64 	%p47, %rd949, 2;
	@%p47 bra 	$L__BB0_40;

	@%p25 bra 	$L__BB0_678;

	setp.eq.s16 	%p49, %rs3, 0;
	selp.f64 	%fd24, 0d3FF0000000000000, 0d0000000000000000, %p49;
	mov.u32 	%r1184, 0;

$L__BB0_45:
	mov.u32 	%r1185, 0;
	ld.param.u64 	%rd935, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_46];
	mov.u64 	%rd462, 0;
	st.local.u64 	[%rd57], %rd462;
	st.local.u64 	[%rd57+8], %rd462;
	st.local.u64 	[%rd57+16], %rd462;
	st.local.u64 	[%rd57+24], %rd462;
	st.local.u64 	[%rd57+32], %rd462;
	st.local.u64 	[%rd57+40], %rd462;
	st.local.u64 	[%rd57+48], %rd462;
	st.local.u64 	[%rd57+56], %rd462;
	st.local.u64 	[%rd57+64], %rd462;
	st.local.u64 	[%rd58], %rd462;
	st.local.u64 	[%rd58+8], %rd462;
	st.local.u64 	[%rd58+16], %rd462;
	st.local.u64 	[%rd58+24], %rd462;
	st.local.u64 	[%rd58+32], %rd462;
	st.local.u64 	[%rd58+40], %rd462;
	st.local.u64 	[%rd58+48], %rd462;
	st.local.u64 	[%rd58+56], %rd462;
	st.local.u64 	[%rd58+64], %rd462;
	st.local.u64 	[%rd59], %rd462;
	st.local.u64 	[%rd59+8], %rd462;
	st.local.u64 	[%rd59+16], %rd462;
	st.local.u64 	[%rd59+24], %rd462;
	st.local.u64 	[%rd59+32], %rd462;
	st.local.u64 	[%rd59+40], %rd462;
	st.local.u64 	[%rd59+48], %rd462;
	st.local.u64 	[%rd59+56], %rd462;
	st.local.u64 	[%rd59+64], %rd462;
	st.local.u64 	[%rd60], %rd462;
	st.local.u64 	[%rd60+8], %rd462;
	st.local.u64 	[%rd60+16], %rd462;
	st.local.u64 	[%rd60+24], %rd462;
	st.local.u64 	[%rd60+32], %rd462;
	st.local.u64 	[%rd60+40], %rd462;
	st.local.u64 	[%rd60+48], %rd462;
	st.local.u64 	[%rd60+56], %rd462;
	st.local.u64 	[%rd60+64], %rd462;
	st.local.u64 	[%rd61], %rd462;
	st.local.u64 	[%rd61+8], %rd462;
	st.local.u64 	[%rd61+16], %rd462;
	st.local.u64 	[%rd61+24], %rd462;
	st.local.u64 	[%rd61+32], %rd462;
	st.local.u64 	[%rd61+40], %rd462;
	st.local.u64 	[%rd61+48], %rd462;
	st.local.u64 	[%rd61+56], %rd462;
	st.local.u64 	[%rd61+64], %rd462;
	st.local.u64 	[%rd62], %rd462;
	st.local.u64 	[%rd62+8], %rd462;
	st.local.u64 	[%rd62+16], %rd462;
	st.local.u64 	[%rd63], %rd462;
	st.local.u64 	[%rd63+8], %rd462;
	st.local.u64 	[%rd63+16], %rd462;
	shl.b32 	%r605, %r1184, 2;
	mul.wide.s32 	%rd463, %r605, 4;
	add.s64 	%rd148, %rd935, %rd463;
	or.b32  	%r606, %r605, 1;
	mul.wide.s32 	%rd464, %r606, 4;
	add.s64 	%rd149, %rd935, %rd464;
	or.b32  	%r607, %r605, 2;
	mul.wide.s32 	%rd465, %r607, 4;
	add.s64 	%rd150, %rd935, %rd465;
	or.b32  	%r608, %r605, 3;
	mul.wide.s32 	%rd466, %r608, 4;
	add.s64 	%rd151, %rd935, %rd466;

$L__BB0_46:
	mov.u32 	%r1186, 0;
	mul.wide.s32 	%rd467, %r1185, 4;
	add.s64 	%rd468, %rd55, %rd467;
	ld.local.u32 	%r610, [%rd468];
	add.s32 	%r611, %r610, 1;
	mul.hi.s32 	%r612, %r611, 1431655766;
	shr.u32 	%r613, %r612, 31;
	add.s32 	%r614, %r612, %r613;
	mul.lo.s32 	%r615, %r614, 3;
	sub.s32 	%r616, %r611, %r615;
	add.s32 	%r617, %r616, 1;
	mul.hi.s32 	%r618, %r617, 1431655766;
	shr.u32 	%r619, %r618, 31;
	add.s32 	%r620, %r618, %r619;
	mul.lo.s32 	%r621, %r620, 3;
	sub.s32 	%r622, %r617, %r621;
	mul.wide.s32 	%rd469, %r616, 4;
	add.s64 	%rd470, %rd51, %rd469;
	mul.wide.s32 	%rd471, %r622, 4;
	add.s64 	%rd472, %rd51, %rd471;
	ld.local.u32 	%r623, [%rd472];
	ld.local.u32 	%r624, [%rd470];
	setp.lt.s32 	%p50, %r624, %r623;
	selp.f64 	%fd25, 0d3FF0000000000000, 0dBFF0000000000000, %p50;
	mul.wide.s32 	%rd474, %r610, 4;
	add.s64 	%rd155, %rd53, %rd474;

$L__BB0_47:
	cvt.s64.s32 	%rd936, %r1185;
	mul.wide.s32 	%rd475, %r1186, 4;
	add.s64 	%rd476, %rd56, %rd475;
	ld.local.u32 	%r21, [%rd476];
	add.s32 	%r627, %r21, 1;
	mul.hi.s32 	%r628, %r627, 1431655766;
	shr.u32 	%r629, %r628, 31;
	add.s32 	%r630, %r628, %r629;
	mul.lo.s32 	%r631, %r630, 3;
	sub.s32 	%r632, %r627, %r631;
	add.s32 	%r633, %r632, 1;
	mul.hi.s32 	%r634, %r633, 1431655766;
	shr.u32 	%r635, %r634, 31;
	add.s32 	%r636, %r634, %r635;
	mul.lo.s32 	%r637, %r636, 3;
	sub.s32 	%r638, %r633, %r637;
	mul.wide.s32 	%rd477, %r632, 4;
	add.s64 	%rd478, %rd52, %rd477;
	mul.wide.s32 	%rd479, %r638, 4;
	add.s64 	%rd480, %rd52, %rd479;
	ld.local.u32 	%r639, [%rd480];
	ld.local.u32 	%r640, [%rd478];
	setp.lt.s32 	%p51, %r640, %r639;
	selp.f64 	%fd28, 0d3FF0000000000000, 0dBFF0000000000000, %p51;
	mul.wide.s32 	%rd481, %r1186, 3;
	add.s64 	%rd482, %rd481, %rd936;
	shl.b64 	%rd483, %rd482, 3;
	add.s64 	%rd156, %rd57, %rd483;
	add.s64 	%rd157, %rd58, %rd483;
	add.s64 	%rd158, %rd59, %rd483;
	add.s64 	%rd159, %rd60, %rd483;
	add.s64 	%rd160, %rd61, %rd483;
	setp.gt.s32 	%p52, %r17, 0;
	@%p52 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_48;

$L__BB0_49:
	mov.u32 	%r1187, 0;

$L__BB0_50:
	shr.u32 	%r1177, %r1185, 1;
	cvt.rn.f64.s32 	%fd3552, %r1177;
	and.b32  	%r1176, %r1185, 1;
	cvt.rn.f64.s32 	%fd3551, %r1176;
	shr.u32 	%r1175, %r1186, 1;
	cvt.rn.f64.s32 	%fd3550, %r1175;
	and.b32  	%r1174, %r1186, 1;
	cvt.rn.f64.s32 	%fd3549, %r1174;
	shl.b32 	%r648, %r1187, 2;
	mul.wide.s32 	%rd497, %r648, 8;
	add.s64 	%rd488, %rd113, %rd497;
	// begin inline asm
	ld.global.nc.f64 %fd1271, [%rd488];
	// end inline asm
	sub.f64 	%fd1280, %fd1271, %fd3551;
	or.b32  	%r649, %r648, 1;
	mul.wide.s32 	%rd498, %r649, 8;
	add.s64 	%rd489, %rd113, %rd498;
	// begin inline asm
	ld.global.nc.f64 %fd1272, [%rd489];
	// end inline asm
	sub.f64 	%fd1281, %fd1272, %fd3552;
	or.b32  	%r650, %r648, 2;
	mul.wide.s32 	%rd499, %r650, 8;
	add.s64 	%rd490, %rd113, %rd499;
	// begin inline asm
	ld.global.nc.f64 %fd1273, [%rd490];
	// end inline asm
	sub.f64 	%fd1282, %fd1273, %fd3549;
	or.b32  	%r651, %r648, 3;
	mul.wide.s32 	%rd500, %r651, 8;
	add.s64 	%rd491, %rd113, %rd500;
	// begin inline asm
	ld.global.nc.f64 %fd1274, [%rd491];
	// end inline asm
	sub.f64 	%fd1283, %fd1274, %fd3550;
	ld.f64 	%fd1284, [%rd109];
	ld.f64 	%fd1285, [%rd109+24];
	mul.f64 	%fd1286, %fd1281, %fd1285;
	fma.rn.f64 	%fd1287, %fd1280, %fd1284, %fd1286;
	mul.f64 	%fd38, %fd25, %fd1287;
	ld.f64 	%fd1288, [%rd109+8];
	ld.f64 	%fd1289, [%rd109+32];
	mul.f64 	%fd1290, %fd1281, %fd1289;
	fma.rn.f64 	%fd1291, %fd1280, %fd1288, %fd1290;
	mul.f64 	%fd39, %fd25, %fd1291;
	ld.f64 	%fd1292, [%rd109+16];
	ld.f64 	%fd1293, [%rd109+40];
	mul.f64 	%fd1294, %fd1281, %fd1293;
	fma.rn.f64 	%fd1295, %fd1280, %fd1292, %fd1294;
	mul.f64 	%fd40, %fd25, %fd1295;
	ld.f64 	%fd1296, [%rd110];
	ld.f64 	%fd1297, [%rd110+24];
	mul.f64 	%fd1298, %fd1283, %fd1297;
	fma.rn.f64 	%fd1299, %fd1282, %fd1296, %fd1298;
	mul.f64 	%fd41, %fd28, %fd1299;
	ld.f64 	%fd1300, [%rd110+8];
	ld.f64 	%fd1301, [%rd110+32];
	mul.f64 	%fd1302, %fd1283, %fd1301;
	fma.rn.f64 	%fd1303, %fd1282, %fd1300, %fd1302;
	mul.f64 	%fd42, %fd28, %fd1303;
	ld.f64 	%fd1304, [%rd110+16];
	ld.f64 	%fd1305, [%rd110+40];
	mul.f64 	%fd1306, %fd1283, %fd1305;
	fma.rn.f64 	%fd1307, %fd1282, %fd1304, %fd1306;
	mul.f64 	%fd43, %fd28, %fd1307;
	// begin inline asm
	ld.global.nc.f64 %fd1275, [%rd488];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1276, [%rd489];
	// end inline asm
	ld.f64 	%fd1308, [%rd109];
	fma.rn.f64 	%fd1309, %fd1275, %fd1308, %fd1163;
	ld.f64 	%fd1310, [%rd109+24];
	fma.rn.f64 	%fd44, %fd1276, %fd1310, %fd1309;
	ld.f64 	%fd1311, [%rd109+8];
	fma.rn.f64 	%fd1312, %fd1275, %fd1311, %fd1164;
	ld.f64 	%fd1313, [%rd109+32];
	fma.rn.f64 	%fd45, %fd1276, %fd1313, %fd1312;
	ld.f64 	%fd1314, [%rd109+16];
	fma.rn.f64 	%fd1315, %fd1275, %fd1314, %fd1165;
	ld.f64 	%fd1316, [%rd109+40];
	fma.rn.f64 	%fd46, %fd1276, %fd1316, %fd1315;
	// begin inline asm
	ld.global.nc.f64 %fd1277, [%rd490];
	// end inline asm
	// begin inline asm
	ld.global.nc.f64 %fd1278, [%rd491];
	// end inline asm
	ld.f64 	%fd1317, [%rd110];
	fma.rn.f64 	%fd1318, %fd1277, %fd1317, %fd1172;
	ld.f64 	%fd1319, [%rd110+24];
	fma.rn.f64 	%fd47, %fd1278, %fd1319, %fd1318;
	ld.f64 	%fd1320, [%rd110+8];
	fma.rn.f64 	%fd1321, %fd1277, %fd1320, %fd1173;
	ld.f64 	%fd1322, [%rd110+32];
	fma.rn.f64 	%fd48, %fd1278, %fd1322, %fd1321;
	ld.f64 	%fd1323, [%rd110+16];
	fma.rn.f64 	%fd1324, %fd1277, %fd1323, %fd1174;
	ld.f64 	%fd1325, [%rd110+40];
	fma.rn.f64 	%fd49, %fd1278, %fd1325, %fd1324;
	mul.wide.s32 	%rd501, %r1187, 8;
	add.s64 	%rd492, %rd112, %rd501;
	// begin inline asm
	ld.global.nc.f64 %fd1279, [%rd492];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r644, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r645, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r646, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r647, [%rd151];
	// end inline asm
	sub.f64 	%fd51, %fd47, %fd44;
	sub.f64 	%fd52, %fd48, %fd45;
	sub.f64 	%fd53, %fd49, %fd46;
	mul.f64 	%fd1326, %fd53, %fd53;
	fma.rn.f64 	%fd1327, %fd52, %fd52, %fd1326;
	fma.rn.f64 	%fd1328, %fd51, %fd51, %fd1327;
	sqrt.rn.f64 	%fd54, %fd1328;
	st.local.u64 	[%rd7], %rd462;
	st.local.u64 	[%rd7+8], %rd462;
	st.local.u64 	[%rd7+16], %rd462;
	cvt.rn.f64.s32 	%fd55, %r644;
	mul.f64 	%fd3564, %fd44, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r652, %temp}, %fd3564;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1188}, %fd3564;
	}
	and.b32  	%r653, %r1188, 2147483647;
	setp.ne.s32 	%p53, %r653, 2146435072;
	setp.ne.s32 	%p54, %r652, 0;
	or.pred  	%p55, %p54, %p53;
	@%p55 bra 	$L__BB0_52;

	mul.rn.f64 	%fd3564, %fd3564, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1188}, %fd3564;
	}

$L__BB0_52:
	mul.f64 	%fd1330, %fd3564, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1189, %fd1330;
	st.local.u32 	[%rd1], %r1189;
	cvt.rn.f64.s32 	%fd1331, %r1189;
	neg.f64 	%fd1332, %fd1331;
	mov.f64 	%fd1333, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd1334, %fd1332, %fd1333, %fd3564;
	mov.f64 	%fd1335, 0d3C91A62633145C00;
	fma.rn.f64 	%fd1336, %fd1332, %fd1335, %fd1334;
	mov.f64 	%fd1337, 0d397B839A252049C0;
	fma.rn.f64 	%fd3565, %fd1332, %fd1337, %fd1336;
	and.b32  	%r654, %r1188, 2145386496;
	setp.lt.u32 	%p56, %r654, 1105199104;
	@%p56 bra 	$L__BB0_54;

	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3564;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3565, [retval0+0];
	} // callseq 26
	ld.local.u32 	%r1189, [%rd1];

$L__BB0_54:
	add.s32 	%r32, %r1189, 1;
	and.b32  	%r655, %r32, 1;
	shl.b32 	%r656, %r32, 3;
	and.b32  	%r657, %r656, 8;
	setp.eq.s32 	%p57, %r655, 0;
	selp.f64 	%fd1338, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p57;
	mul.wide.s32 	%rd504, %r657, 8;
	mov.u64 	%rd505, __cudart_sin_cos_coeffs;
	add.s64 	%rd506, %rd505, %rd504;
	ld.global.nc.f64 	%fd1339, [%rd506+8];
	mul.rn.f64 	%fd62, %fd3565, %fd3565;
	fma.rn.f64 	%fd1340, %fd1338, %fd62, %fd1339;
	ld.global.nc.f64 	%fd1341, [%rd506+16];
	fma.rn.f64 	%fd1342, %fd1340, %fd62, %fd1341;
	ld.global.nc.f64 	%fd1343, [%rd506+24];
	fma.rn.f64 	%fd1344, %fd1342, %fd62, %fd1343;
	ld.global.nc.f64 	%fd1345, [%rd506+32];
	fma.rn.f64 	%fd1346, %fd1344, %fd62, %fd1345;
	ld.global.nc.f64 	%fd1347, [%rd506+40];
	fma.rn.f64 	%fd1348, %fd1346, %fd62, %fd1347;
	ld.global.nc.f64 	%fd1349, [%rd506+48];
	fma.rn.f64 	%fd63, %fd1348, %fd62, %fd1349;
	fma.rn.f64 	%fd3567, %fd63, %fd3565, %fd3565;
	@%p57 bra 	$L__BB0_56;

	mov.f64 	%fd1350, 0d3FF0000000000000;
	fma.rn.f64 	%fd3567, %fd63, %fd62, %fd1350;

$L__BB0_56:
	and.b32  	%r658, %r32, 2;
	setp.eq.s32 	%p58, %r658, 0;
	@%p58 bra 	$L__BB0_58;

	mov.f64 	%fd1352, 0dBFF0000000000000;
	fma.rn.f64 	%fd3567, %fd3567, %fd1352, %fd1146;

$L__BB0_58:
	cvt.rn.f64.s32 	%fd69, %r645;
	mul.f64 	%fd3568, %fd45, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r659, %temp}, %fd3568;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1190}, %fd3568;
	}
	and.b32  	%r660, %r1190, 2147483647;
	setp.ne.s32 	%p59, %r660, 2146435072;
	setp.ne.s32 	%p60, %r659, 0;
	or.pred  	%p61, %p60, %p59;
	@%p61 bra 	$L__BB0_60;

	mul.rn.f64 	%fd3568, %fd3568, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1190}, %fd3568;
	}

$L__BB0_60:
	mul.f64 	%fd1354, %fd3568, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1191, %fd1354;
	st.local.u32 	[%rd1], %r1191;
	cvt.rn.f64.s32 	%fd1355, %r1191;
	neg.f64 	%fd1356, %fd1355;
	fma.rn.f64 	%fd1358, %fd1356, %fd1333, %fd3568;
	fma.rn.f64 	%fd1360, %fd1356, %fd1335, %fd1358;
	fma.rn.f64 	%fd3569, %fd1356, %fd1337, %fd1360;
	and.b32  	%r661, %r1190, 2145386496;
	setp.lt.u32 	%p62, %r661, 1105199104;
	@%p62 bra 	$L__BB0_62;

	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3568;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3569, [retval0+0];
	} // callseq 27
	ld.local.u32 	%r1191, [%rd1];

$L__BB0_62:
	add.s32 	%r39, %r1191, 1;
	and.b32  	%r662, %r39, 1;
	shl.b32 	%r663, %r39, 3;
	and.b32  	%r664, %r663, 8;
	setp.eq.s32 	%p63, %r662, 0;
	selp.f64 	%fd1362, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p63;
	mul.wide.s32 	%rd508, %r664, 8;
	add.s64 	%rd510, %rd505, %rd508;
	ld.global.nc.f64 	%fd1363, [%rd510+8];
	mul.rn.f64 	%fd76, %fd3569, %fd3569;
	fma.rn.f64 	%fd1364, %fd1362, %fd76, %fd1363;
	ld.global.nc.f64 	%fd1365, [%rd510+16];
	fma.rn.f64 	%fd1366, %fd1364, %fd76, %fd1365;
	ld.global.nc.f64 	%fd1367, [%rd510+24];
	fma.rn.f64 	%fd1368, %fd1366, %fd76, %fd1367;
	ld.global.nc.f64 	%fd1369, [%rd510+32];
	fma.rn.f64 	%fd1370, %fd1368, %fd76, %fd1369;
	ld.global.nc.f64 	%fd1371, [%rd510+40];
	fma.rn.f64 	%fd1372, %fd1370, %fd76, %fd1371;
	ld.global.nc.f64 	%fd1373, [%rd510+48];
	fma.rn.f64 	%fd77, %fd1372, %fd76, %fd1373;
	fma.rn.f64 	%fd3571, %fd77, %fd3569, %fd3569;
	@%p63 bra 	$L__BB0_64;

	mov.f64 	%fd1374, 0d3FF0000000000000;
	fma.rn.f64 	%fd3571, %fd77, %fd76, %fd1374;

$L__BB0_64:
	and.b32  	%r665, %r39, 2;
	setp.eq.s32 	%p64, %r665, 0;
	@%p64 bra 	$L__BB0_66;

	mov.f64 	%fd1376, 0dBFF0000000000000;
	fma.rn.f64 	%fd3571, %fd3571, %fd1376, %fd1146;

$L__BB0_66:
	mul.f64 	%fd83, %fd3567, %fd3571;
	cvt.rn.f64.s32 	%fd84, %r646;
	mul.f64 	%fd3572, %fd46, %fd84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r666, %temp}, %fd3572;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1192}, %fd3572;
	}
	and.b32  	%r667, %r1192, 2147483647;
	setp.ne.s32 	%p65, %r667, 2146435072;
	setp.ne.s32 	%p66, %r666, 0;
	or.pred  	%p67, %p66, %p65;
	@%p67 bra 	$L__BB0_68;

	mul.rn.f64 	%fd3572, %fd3572, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1192}, %fd3572;
	}

$L__BB0_68:
	mul.f64 	%fd1378, %fd3572, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1193, %fd1378;
	st.local.u32 	[%rd1], %r1193;
	cvt.rn.f64.s32 	%fd1379, %r1193;
	neg.f64 	%fd1380, %fd1379;
	fma.rn.f64 	%fd1382, %fd1380, %fd1333, %fd3572;
	fma.rn.f64 	%fd1384, %fd1380, %fd1335, %fd1382;
	fma.rn.f64 	%fd3573, %fd1380, %fd1337, %fd1384;
	and.b32  	%r668, %r1192, 2145386496;
	setp.lt.u32 	%p68, %r668, 1105199104;
	@%p68 bra 	$L__BB0_70;

	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3572;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3573, [retval0+0];
	} // callseq 28
	ld.local.u32 	%r1193, [%rd1];

$L__BB0_70:
	add.s32 	%r46, %r1193, 1;
	and.b32  	%r669, %r46, 1;
	shl.b32 	%r670, %r46, 3;
	and.b32  	%r671, %r670, 8;
	setp.eq.s32 	%p69, %r669, 0;
	selp.f64 	%fd1386, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p69;
	mul.wide.s32 	%rd512, %r671, 8;
	add.s64 	%rd514, %rd505, %rd512;
	ld.global.nc.f64 	%fd1387, [%rd514+8];
	mul.rn.f64 	%fd91, %fd3573, %fd3573;
	fma.rn.f64 	%fd1388, %fd1386, %fd91, %fd1387;
	ld.global.nc.f64 	%fd1389, [%rd514+16];
	fma.rn.f64 	%fd1390, %fd1388, %fd91, %fd1389;
	ld.global.nc.f64 	%fd1391, [%rd514+24];
	fma.rn.f64 	%fd1392, %fd1390, %fd91, %fd1391;
	ld.global.nc.f64 	%fd1393, [%rd514+32];
	fma.rn.f64 	%fd1394, %fd1392, %fd91, %fd1393;
	ld.global.nc.f64 	%fd1395, [%rd514+40];
	fma.rn.f64 	%fd1396, %fd1394, %fd91, %fd1395;
	ld.global.nc.f64 	%fd1397, [%rd514+48];
	fma.rn.f64 	%fd92, %fd1396, %fd91, %fd1397;
	fma.rn.f64 	%fd3575, %fd92, %fd3573, %fd3573;
	@%p69 bra 	$L__BB0_72;

	mov.f64 	%fd1398, 0d3FF0000000000000;
	fma.rn.f64 	%fd3575, %fd92, %fd91, %fd1398;

$L__BB0_72:
	and.b32  	%r672, %r46, 2;
	setp.eq.s32 	%p70, %r672, 0;
	@%p70 bra 	$L__BB0_74;

	mov.f64 	%fd1400, 0dBFF0000000000000;
	fma.rn.f64 	%fd3575, %fd3575, %fd1400, %fd1146;

$L__BB0_74:
	cvt.s64.s32 	%rd163, %r647;
	mul.wide.s32 	%rd515, %r647, 8;
	add.s64 	%rd516, %rd7, %rd515;
	mul.f64 	%fd1401, %fd83, %fd3575;
	st.local.f64 	[%rd516], %fd1401;
	st.local.u64 	[%rd8], %rd462;
	st.local.u64 	[%rd8+8], %rd462;
	st.local.u64 	[%rd8+16], %rd462;
	mul.f64 	%fd3576, %fd47, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd3576;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1194}, %fd3576;
	}
	and.b32  	%r674, %r1194, 2147483647;
	setp.ne.s32 	%p71, %r674, 2146435072;
	setp.ne.s32 	%p72, %r673, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_76;

	mul.rn.f64 	%fd3576, %fd3576, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1194}, %fd3576;
	}

$L__BB0_76:
	mul.f64 	%fd1403, %fd3576, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1195, %fd1403;
	st.local.u32 	[%rd1], %r1195;
	cvt.rn.f64.s32 	%fd1404, %r1195;
	neg.f64 	%fd1405, %fd1404;
	fma.rn.f64 	%fd1407, %fd1405, %fd1333, %fd3576;
	fma.rn.f64 	%fd1409, %fd1405, %fd1335, %fd1407;
	fma.rn.f64 	%fd3577, %fd1405, %fd1337, %fd1409;
	and.b32  	%r675, %r1194, 2145386496;
	setp.lt.u32 	%p74, %r675, 1105199104;
	@%p74 bra 	$L__BB0_78;

	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3576;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3577, [retval0+0];
	} // callseq 29
	ld.local.u32 	%r1195, [%rd1];

$L__BB0_78:
	add.s32 	%r53, %r1195, 1;
	and.b32  	%r676, %r53, 1;
	shl.b32 	%r677, %r53, 3;
	and.b32  	%r678, %r677, 8;
	setp.eq.s32 	%p75, %r676, 0;
	selp.f64 	%fd1411, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p75;
	mul.wide.s32 	%rd519, %r678, 8;
	add.s64 	%rd521, %rd505, %rd519;
	ld.global.nc.f64 	%fd1412, [%rd521+8];
	mul.rn.f64 	%fd104, %fd3577, %fd3577;
	fma.rn.f64 	%fd1413, %fd1411, %fd104, %fd1412;
	ld.global.nc.f64 	%fd1414, [%rd521+16];
	fma.rn.f64 	%fd1415, %fd1413, %fd104, %fd1414;
	ld.global.nc.f64 	%fd1416, [%rd521+24];
	fma.rn.f64 	%fd1417, %fd1415, %fd104, %fd1416;
	ld.global.nc.f64 	%fd1418, [%rd521+32];
	fma.rn.f64 	%fd1419, %fd1417, %fd104, %fd1418;
	ld.global.nc.f64 	%fd1420, [%rd521+40];
	fma.rn.f64 	%fd1421, %fd1419, %fd104, %fd1420;
	ld.global.nc.f64 	%fd1422, [%rd521+48];
	fma.rn.f64 	%fd105, %fd1421, %fd104, %fd1422;
	fma.rn.f64 	%fd3579, %fd105, %fd3577, %fd3577;
	@%p75 bra 	$L__BB0_80;

	mov.f64 	%fd1423, 0d3FF0000000000000;
	fma.rn.f64 	%fd3579, %fd105, %fd104, %fd1423;

$L__BB0_80:
	and.b32  	%r679, %r53, 2;
	setp.eq.s32 	%p76, %r679, 0;
	@%p76 bra 	$L__BB0_82;

	mov.f64 	%fd1425, 0dBFF0000000000000;
	fma.rn.f64 	%fd3579, %fd3579, %fd1425, %fd1146;

$L__BB0_82:
	mul.f64 	%fd3580, %fd48, %fd69;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r680, %temp}, %fd3580;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1196}, %fd3580;
	}
	and.b32  	%r681, %r1196, 2147483647;
	setp.ne.s32 	%p77, %r681, 2146435072;
	setp.ne.s32 	%p78, %r680, 0;
	or.pred  	%p79, %p78, %p77;
	@%p79 bra 	$L__BB0_84;

	mul.rn.f64 	%fd3580, %fd3580, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1196}, %fd3580;
	}

$L__BB0_84:
	mul.f64 	%fd1427, %fd3580, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1197, %fd1427;
	st.local.u32 	[%rd1], %r1197;
	cvt.rn.f64.s32 	%fd1428, %r1197;
	neg.f64 	%fd1429, %fd1428;
	fma.rn.f64 	%fd1431, %fd1429, %fd1333, %fd3580;
	fma.rn.f64 	%fd1433, %fd1429, %fd1335, %fd1431;
	fma.rn.f64 	%fd3581, %fd1429, %fd1337, %fd1433;
	and.b32  	%r682, %r1196, 2145386496;
	setp.lt.u32 	%p80, %r682, 1105199104;
	@%p80 bra 	$L__BB0_86;

	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3580;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3581, [retval0+0];
	} // callseq 30
	ld.local.u32 	%r1197, [%rd1];

$L__BB0_86:
	add.s32 	%r60, %r1197, 1;
	and.b32  	%r683, %r60, 1;
	shl.b32 	%r684, %r60, 3;
	and.b32  	%r685, %r684, 8;
	setp.eq.s32 	%p81, %r683, 0;
	selp.f64 	%fd1435, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p81;
	mul.wide.s32 	%rd523, %r685, 8;
	add.s64 	%rd525, %rd505, %rd523;
	ld.global.nc.f64 	%fd1436, [%rd525+8];
	mul.rn.f64 	%fd117, %fd3581, %fd3581;
	fma.rn.f64 	%fd1437, %fd1435, %fd117, %fd1436;
	ld.global.nc.f64 	%fd1438, [%rd525+16];
	fma.rn.f64 	%fd1439, %fd1437, %fd117, %fd1438;
	ld.global.nc.f64 	%fd1440, [%rd525+24];
	fma.rn.f64 	%fd1441, %fd1439, %fd117, %fd1440;
	ld.global.nc.f64 	%fd1442, [%rd525+32];
	fma.rn.f64 	%fd1443, %fd1441, %fd117, %fd1442;
	ld.global.nc.f64 	%fd1444, [%rd525+40];
	fma.rn.f64 	%fd1445, %fd1443, %fd117, %fd1444;
	ld.global.nc.f64 	%fd1446, [%rd525+48];
	fma.rn.f64 	%fd118, %fd1445, %fd117, %fd1446;
	fma.rn.f64 	%fd3583, %fd118, %fd3581, %fd3581;
	@%p81 bra 	$L__BB0_88;

	mov.f64 	%fd1447, 0d3FF0000000000000;
	fma.rn.f64 	%fd3583, %fd118, %fd117, %fd1447;

$L__BB0_88:
	and.b32  	%r686, %r60, 2;
	setp.eq.s32 	%p82, %r686, 0;
	@%p82 bra 	$L__BB0_90;

	mov.f64 	%fd1449, 0dBFF0000000000000;
	fma.rn.f64 	%fd3583, %fd3583, %fd1449, %fd1146;

$L__BB0_90:
	mul.f64 	%fd124, %fd3579, %fd3583;
	mul.f64 	%fd3584, %fd49, %fd84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r687, %temp}, %fd3584;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1198}, %fd3584;
	}
	and.b32  	%r688, %r1198, 2147483647;
	setp.ne.s32 	%p83, %r688, 2146435072;
	setp.ne.s32 	%p84, %r687, 0;
	or.pred  	%p85, %p84, %p83;
	@%p85 bra 	$L__BB0_92;

	mul.rn.f64 	%fd3584, %fd3584, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1198}, %fd3584;
	}

$L__BB0_92:
	mul.f64 	%fd1451, %fd3584, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1199, %fd1451;
	st.local.u32 	[%rd1], %r1199;
	cvt.rn.f64.s32 	%fd1452, %r1199;
	neg.f64 	%fd1453, %fd1452;
	fma.rn.f64 	%fd1455, %fd1453, %fd1333, %fd3584;
	fma.rn.f64 	%fd1457, %fd1453, %fd1335, %fd1455;
	fma.rn.f64 	%fd3585, %fd1453, %fd1337, %fd1457;
	and.b32  	%r689, %r1198, 2145386496;
	setp.lt.u32 	%p86, %r689, 1105199104;
	@%p86 bra 	$L__BB0_94;

	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3584;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3585, [retval0+0];
	} // callseq 31
	ld.local.u32 	%r1199, [%rd1];

$L__BB0_94:
	add.s32 	%r67, %r1199, 1;
	and.b32  	%r690, %r67, 1;
	shl.b32 	%r691, %r67, 3;
	and.b32  	%r692, %r691, 8;
	setp.eq.s32 	%p87, %r690, 0;
	selp.f64 	%fd1459, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p87;
	mul.wide.s32 	%rd527, %r692, 8;
	add.s64 	%rd529, %rd505, %rd527;
	ld.global.nc.f64 	%fd1460, [%rd529+8];
	mul.rn.f64 	%fd131, %fd3585, %fd3585;
	fma.rn.f64 	%fd1461, %fd1459, %fd131, %fd1460;
	ld.global.nc.f64 	%fd1462, [%rd529+16];
	fma.rn.f64 	%fd1463, %fd1461, %fd131, %fd1462;
	ld.global.nc.f64 	%fd1464, [%rd529+24];
	fma.rn.f64 	%fd1465, %fd1463, %fd131, %fd1464;
	ld.global.nc.f64 	%fd1466, [%rd529+32];
	fma.rn.f64 	%fd1467, %fd1465, %fd131, %fd1466;
	ld.global.nc.f64 	%fd1468, [%rd529+40];
	fma.rn.f64 	%fd1469, %fd1467, %fd131, %fd1468;
	ld.global.nc.f64 	%fd1470, [%rd529+48];
	fma.rn.f64 	%fd132, %fd1469, %fd131, %fd1470;
	fma.rn.f64 	%fd3587, %fd132, %fd3585, %fd3585;
	@%p87 bra 	$L__BB0_96;

	mov.f64 	%fd1471, 0d3FF0000000000000;
	fma.rn.f64 	%fd3587, %fd132, %fd131, %fd1471;

$L__BB0_96:
	and.b32  	%r693, %r67, 2;
	setp.eq.s32 	%p88, %r693, 0;
	@%p88 bra 	$L__BB0_98;

	mov.f64 	%fd1473, 0dBFF0000000000000;
	fma.rn.f64 	%fd3587, %fd3587, %fd1473, %fd1146;

$L__BB0_98:
	sub.f64 	%fd3554, %fd48, %fd45;
	sub.f64 	%fd3553, %fd49, %fd46;
	shl.b64 	%rd535, %rd163, 3;
	add.s64 	%rd536, %rd8, %rd535;
	mul.f64 	%fd1475, %fd124, %fd3587;
	st.local.f64 	[%rd536], %fd1475;
	ld.local.f64 	%fd1476, [%rd8];
	ld.local.f64 	%fd1477, [%rd7];
	sub.f64 	%fd1478, %fd1477, %fd1476;
	ld.local.f64 	%fd1479, [%rd8+8];
	ld.local.f64 	%fd1480, [%rd7+8];
	sub.f64 	%fd1481, %fd1480, %fd1479;
	ld.local.f64 	%fd1482, [%rd8+16];
	ld.local.f64 	%fd1483, [%rd7+16];
	sub.f64 	%fd1484, %fd1483, %fd1482;
	mul.f64 	%fd1485, %fd3553, %fd1484;
	fma.rn.f64 	%fd1486, %fd3554, %fd1481, %fd1485;
	fma.rn.f64 	%fd1487, %fd51, %fd1478, %fd1486;
	div.rn.f64 	%fd1488, %fd1487, 0d402921FB54442D18;
	mul.f64 	%fd1489, %fd54, %fd54;
	mul.f64 	%fd138, %fd54, %fd1489;
	div.rn.f64 	%fd1490, %fd1488, %fd138;
	mul.f64 	%fd1491, %fd1279, %fd1490;
	mul.f64 	%fd1492, %fd43, %fd40;
	fma.rn.f64 	%fd1493, %fd42, %fd39, %fd1492;
	fma.rn.f64 	%fd1494, %fd41, %fd38, %fd1493;
	ld.local.f64 	%fd1495, [%rd156];
	fma.rn.f64 	%fd3880, %fd1491, %fd1494, %fd1495;
	st.local.f64 	[%rd156], %fd3880;
	// begin inline asm
	ld.global.nc.f64 %fd1474, [%rd492];
	// end inline asm
	mov.f64 	%fd1496, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd141, %fd1496, %fd54;
	// begin inline asm
	ld.global.nc.s32 %r694, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r695, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r696, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r697, [%rd151];
	// end inline asm
	st.local.u64 	[%rd64], %rd462;
	st.local.u64 	[%rd64+8], %rd462;
	st.local.u64 	[%rd64+16], %rd462;
	st.local.u64 	[%rd64+24], %rd462;
	st.local.u64 	[%rd64+32], %rd462;
	st.local.u64 	[%rd64+40], %rd462;
	st.local.u64 	[%rd64+48], %rd462;
	st.local.u64 	[%rd64+56], %rd462;
	st.local.u64 	[%rd64+64], %rd462;
	cvt.rn.f64.s32 	%fd142, %r694;
	mul.f64 	%fd3612, %fd47, %fd142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r698, %temp}, %fd3612;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1212}, %fd3612;
	}
	and.b32  	%r699, %r1212, 2147483647;
	setp.eq.s32 	%p89, %r699, 2146435072;
	setp.eq.s32 	%p90, %r698, 0;
	and.pred  	%p1, %p90, %p89;
	not.pred 	%p91, %p1;
	mov.u32 	%r1200, %r1212;
	mov.f64 	%fd3588, %fd3612;
	@%p91 bra 	$L__BB0_100;

	mul.rn.f64 	%fd3588, %fd3612, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1200}, %fd3588;
	}

$L__BB0_100:
	mul.f64 	%fd1498, %fd3588, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1201, %fd1498;
	st.local.u32 	[%rd7], %r1201;
	cvt.rn.f64.s32 	%fd1499, %r1201;
	neg.f64 	%fd1500, %fd1499;
	fma.rn.f64 	%fd1502, %fd1500, %fd1333, %fd3588;
	fma.rn.f64 	%fd1504, %fd1500, %fd1335, %fd1502;
	fma.rn.f64 	%fd3589, %fd1500, %fd1337, %fd1504;
	and.b32  	%r700, %r1200, 2145386496;
	setp.lt.u32 	%p92, %r700, 1105199104;
	@%p92 bra 	$L__BB0_102;

	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3588;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3589, [retval0+0];
	} // callseq 32
	ld.local.u32 	%r1201, [%rd7];

$L__BB0_102:
	and.b32  	%r701, %r1201, 1;
	shl.b32 	%r702, %r1201, 3;
	and.b32  	%r703, %r702, 8;
	setp.eq.s32 	%p93, %r701, 0;
	selp.f64 	%fd1506, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p93;
	mul.wide.s32 	%rd539, %r703, 8;
	add.s64 	%rd541, %rd505, %rd539;
	ld.global.nc.f64 	%fd1507, [%rd541+8];
	mul.rn.f64 	%fd149, %fd3589, %fd3589;
	fma.rn.f64 	%fd1508, %fd1506, %fd149, %fd1507;
	ld.global.nc.f64 	%fd1509, [%rd541+16];
	fma.rn.f64 	%fd1510, %fd1508, %fd149, %fd1509;
	ld.global.nc.f64 	%fd1511, [%rd541+24];
	fma.rn.f64 	%fd1512, %fd1510, %fd149, %fd1511;
	ld.global.nc.f64 	%fd1513, [%rd541+32];
	fma.rn.f64 	%fd1514, %fd1512, %fd149, %fd1513;
	ld.global.nc.f64 	%fd1515, [%rd541+40];
	fma.rn.f64 	%fd1516, %fd1514, %fd149, %fd1515;
	ld.global.nc.f64 	%fd1517, [%rd541+48];
	fma.rn.f64 	%fd150, %fd1516, %fd149, %fd1517;
	fma.rn.f64 	%fd3591, %fd150, %fd3589, %fd3589;
	@%p93 bra 	$L__BB0_104;

	mov.f64 	%fd1518, 0d3FF0000000000000;
	fma.rn.f64 	%fd3591, %fd150, %fd149, %fd1518;

$L__BB0_104:
	and.b32  	%r704, %r1201, 2;
	setp.eq.s32 	%p94, %r704, 0;
	@%p94 bra 	$L__BB0_106;

	mov.f64 	%fd1520, 0dBFF0000000000000;
	fma.rn.f64 	%fd3591, %fd3591, %fd1520, %fd1146;

$L__BB0_106:
	mul.f64 	%fd156, %fd3591, %fd142;
	cvt.rn.f64.s32 	%fd157, %r695;
	mul.f64 	%fd3616, %fd48, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r705, %temp}, %fd3616;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1214}, %fd3616;
	}
	and.b32  	%r706, %r1214, 2147483647;
	setp.eq.s32 	%p95, %r706, 2146435072;
	setp.eq.s32 	%p96, %r705, 0;
	and.pred  	%p2, %p96, %p95;
	not.pred 	%p97, %p2;
	mov.u32 	%r1202, %r1214;
	mov.f64 	%fd3592, %fd3616;
	@%p97 bra 	$L__BB0_108;

	mul.rn.f64 	%fd3592, %fd3616, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1202}, %fd3592;
	}

$L__BB0_108:
	mul.f64 	%fd1522, %fd3592, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1203, %fd1522;
	st.local.u32 	[%rd7], %r1203;
	cvt.rn.f64.s32 	%fd1523, %r1203;
	neg.f64 	%fd1524, %fd1523;
	fma.rn.f64 	%fd1526, %fd1524, %fd1333, %fd3592;
	fma.rn.f64 	%fd1528, %fd1524, %fd1335, %fd1526;
	fma.rn.f64 	%fd3593, %fd1524, %fd1337, %fd1528;
	and.b32  	%r707, %r1202, 2145386496;
	setp.lt.u32 	%p98, %r707, 1105199104;
	@%p98 bra 	$L__BB0_110;

	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3592;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3593, [retval0+0];
	} // callseq 33
	ld.local.u32 	%r1203, [%rd7];

$L__BB0_110:
	add.s32 	%r83, %r1203, 1;
	and.b32  	%r708, %r83, 1;
	shl.b32 	%r709, %r83, 3;
	and.b32  	%r710, %r709, 8;
	setp.eq.s32 	%p99, %r708, 0;
	selp.f64 	%fd1530, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p99;
	mul.wide.s32 	%rd543, %r710, 8;
	add.s64 	%rd545, %rd505, %rd543;
	ld.global.nc.f64 	%fd1531, [%rd545+8];
	mul.rn.f64 	%fd164, %fd3593, %fd3593;
	fma.rn.f64 	%fd1532, %fd1530, %fd164, %fd1531;
	ld.global.nc.f64 	%fd1533, [%rd545+16];
	fma.rn.f64 	%fd1534, %fd1532, %fd164, %fd1533;
	ld.global.nc.f64 	%fd1535, [%rd545+24];
	fma.rn.f64 	%fd1536, %fd1534, %fd164, %fd1535;
	ld.global.nc.f64 	%fd1537, [%rd545+32];
	fma.rn.f64 	%fd1538, %fd1536, %fd164, %fd1537;
	ld.global.nc.f64 	%fd1539, [%rd545+40];
	fma.rn.f64 	%fd1540, %fd1538, %fd164, %fd1539;
	ld.global.nc.f64 	%fd1541, [%rd545+48];
	fma.rn.f64 	%fd165, %fd1540, %fd164, %fd1541;
	fma.rn.f64 	%fd3595, %fd165, %fd3593, %fd3593;
	@%p99 bra 	$L__BB0_112;

	mov.f64 	%fd1542, 0d3FF0000000000000;
	fma.rn.f64 	%fd3595, %fd165, %fd164, %fd1542;

$L__BB0_112:
	and.b32  	%r711, %r83, 2;
	setp.eq.s32 	%p100, %r711, 0;
	@%p100 bra 	$L__BB0_114;

	mov.f64 	%fd1544, 0dBFF0000000000000;
	fma.rn.f64 	%fd3595, %fd3595, %fd1544, %fd1146;

$L__BB0_114:
	mul.f64 	%fd171, %fd156, %fd3595;
	cvt.rn.f64.s32 	%fd172, %r696;
	mul.f64 	%fd3620, %fd49, %fd172;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r712, %temp}, %fd3620;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1216}, %fd3620;
	}
	and.b32  	%r713, %r1216, 2147483647;
	setp.eq.s32 	%p101, %r713, 2146435072;
	setp.eq.s32 	%p102, %r712, 0;
	and.pred  	%p3, %p102, %p101;
	not.pred 	%p103, %p3;
	mov.u32 	%r1204, %r1216;
	mov.f64 	%fd3596, %fd3620;
	@%p103 bra 	$L__BB0_116;

	mul.rn.f64 	%fd3596, %fd3620, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1204}, %fd3596;
	}

$L__BB0_116:
	mul.f64 	%fd1546, %fd3596, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1205, %fd1546;
	st.local.u32 	[%rd7], %r1205;
	cvt.rn.f64.s32 	%fd1547, %r1205;
	neg.f64 	%fd1548, %fd1547;
	fma.rn.f64 	%fd1550, %fd1548, %fd1333, %fd3596;
	fma.rn.f64 	%fd1552, %fd1548, %fd1335, %fd1550;
	fma.rn.f64 	%fd3597, %fd1548, %fd1337, %fd1552;
	and.b32  	%r714, %r1204, 2145386496;
	setp.lt.u32 	%p104, %r714, 1105199104;
	@%p104 bra 	$L__BB0_118;

	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3596;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3597, [retval0+0];
	} // callseq 34
	ld.local.u32 	%r1205, [%rd7];

$L__BB0_118:
	add.s32 	%r90, %r1205, 1;
	and.b32  	%r715, %r90, 1;
	shl.b32 	%r716, %r90, 3;
	and.b32  	%r717, %r716, 8;
	setp.eq.s32 	%p105, %r715, 0;
	selp.f64 	%fd1554, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p105;
	mul.wide.s32 	%rd547, %r717, 8;
	add.s64 	%rd549, %rd505, %rd547;
	ld.global.nc.f64 	%fd1555, [%rd549+8];
	mul.rn.f64 	%fd179, %fd3597, %fd3597;
	fma.rn.f64 	%fd1556, %fd1554, %fd179, %fd1555;
	ld.global.nc.f64 	%fd1557, [%rd549+16];
	fma.rn.f64 	%fd1558, %fd1556, %fd179, %fd1557;
	ld.global.nc.f64 	%fd1559, [%rd549+24];
	fma.rn.f64 	%fd1560, %fd1558, %fd179, %fd1559;
	ld.global.nc.f64 	%fd1561, [%rd549+32];
	fma.rn.f64 	%fd1562, %fd1560, %fd179, %fd1561;
	ld.global.nc.f64 	%fd1563, [%rd549+40];
	fma.rn.f64 	%fd1564, %fd1562, %fd179, %fd1563;
	ld.global.nc.f64 	%fd1565, [%rd549+48];
	fma.rn.f64 	%fd180, %fd1564, %fd179, %fd1565;
	fma.rn.f64 	%fd3599, %fd180, %fd3597, %fd3597;
	@%p105 bra 	$L__BB0_120;

	mov.f64 	%fd1566, 0d3FF0000000000000;
	fma.rn.f64 	%fd3599, %fd180, %fd179, %fd1566;

$L__BB0_120:
	and.b32  	%r718, %r90, 2;
	setp.eq.s32 	%p106, %r718, 0;
	@%p106 bra 	$L__BB0_122;

	mov.f64 	%fd1568, 0dBFF0000000000000;
	fma.rn.f64 	%fd3599, %fd3599, %fd1568, %fd1146;

$L__BB0_122:
	mul.f64 	%fd186, %fd171, %fd3599;
	mov.u32 	%r1206, %r1212;
	mov.f64 	%fd3600, %fd3612;
	@%p91 bra 	$L__BB0_124;

	mul.rn.f64 	%fd3600, %fd3612, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1206}, %fd3600;
	}

$L__BB0_124:
	mul.f64 	%fd1570, %fd3600, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1207, %fd1570;
	st.local.u32 	[%rd7], %r1207;
	cvt.rn.f64.s32 	%fd1571, %r1207;
	neg.f64 	%fd1572, %fd1571;
	fma.rn.f64 	%fd1574, %fd1572, %fd1333, %fd3600;
	fma.rn.f64 	%fd1576, %fd1572, %fd1335, %fd1574;
	fma.rn.f64 	%fd3601, %fd1572, %fd1337, %fd1576;
	and.b32  	%r719, %r1206, 2145386496;
	setp.lt.u32 	%p108, %r719, 1105199104;
	@%p108 bra 	$L__BB0_126;

	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3600;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3601, [retval0+0];
	} // callseq 35
	ld.local.u32 	%r1207, [%rd7];

$L__BB0_126:
	add.s32 	%r96, %r1207, 1;
	and.b32  	%r720, %r96, 1;
	shl.b32 	%r721, %r96, 3;
	and.b32  	%r722, %r721, 8;
	setp.eq.s32 	%p109, %r720, 0;
	selp.f64 	%fd1578, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p109;
	mul.wide.s32 	%rd551, %r722, 8;
	add.s64 	%rd553, %rd505, %rd551;
	ld.global.nc.f64 	%fd1579, [%rd553+8];
	mul.rn.f64 	%fd192, %fd3601, %fd3601;
	fma.rn.f64 	%fd1580, %fd1578, %fd192, %fd1579;
	ld.global.nc.f64 	%fd1581, [%rd553+16];
	fma.rn.f64 	%fd1582, %fd1580, %fd192, %fd1581;
	ld.global.nc.f64 	%fd1583, [%rd553+24];
	fma.rn.f64 	%fd1584, %fd1582, %fd192, %fd1583;
	ld.global.nc.f64 	%fd1585, [%rd553+32];
	fma.rn.f64 	%fd1586, %fd1584, %fd192, %fd1585;
	ld.global.nc.f64 	%fd1587, [%rd553+40];
	fma.rn.f64 	%fd1588, %fd1586, %fd192, %fd1587;
	ld.global.nc.f64 	%fd1589, [%rd553+48];
	fma.rn.f64 	%fd193, %fd1588, %fd192, %fd1589;
	fma.rn.f64 	%fd3603, %fd193, %fd3601, %fd3601;
	@%p109 bra 	$L__BB0_128;

	mov.f64 	%fd1590, 0d3FF0000000000000;
	fma.rn.f64 	%fd3603, %fd193, %fd192, %fd1590;

$L__BB0_128:
	and.b32  	%r723, %r96, 2;
	setp.eq.s32 	%p110, %r723, 0;
	@%p110 bra 	$L__BB0_130;

	mov.f64 	%fd1592, 0dBFF0000000000000;
	fma.rn.f64 	%fd3603, %fd3603, %fd1592, %fd1146;

$L__BB0_130:
	cvt.rn.f64.s32 	%fd3562, %r695;
	mul.f64 	%fd199, %fd3603, %fd3562;
	mov.u32 	%r1208, %r1214;
	mov.f64 	%fd3604, %fd3616;
	@%p97 bra 	$L__BB0_132;

	mul.rn.f64 	%fd3604, %fd3616, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1208}, %fd3604;
	}

$L__BB0_132:
	mul.f64 	%fd1594, %fd3604, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1209, %fd1594;
	st.local.u32 	[%rd7], %r1209;
	cvt.rn.f64.s32 	%fd1595, %r1209;
	neg.f64 	%fd1596, %fd1595;
	fma.rn.f64 	%fd1598, %fd1596, %fd1333, %fd3604;
	fma.rn.f64 	%fd1600, %fd1596, %fd1335, %fd1598;
	fma.rn.f64 	%fd3605, %fd1596, %fd1337, %fd1600;
	and.b32  	%r724, %r1208, 2145386496;
	setp.lt.u32 	%p112, %r724, 1105199104;
	@%p112 bra 	$L__BB0_134;

	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3605, [retval0+0];
	} // callseq 36
	ld.local.u32 	%r1209, [%rd7];

$L__BB0_134:
	and.b32  	%r725, %r1209, 1;
	shl.b32 	%r726, %r1209, 3;
	and.b32  	%r727, %r726, 8;
	setp.eq.s32 	%p113, %r725, 0;
	selp.f64 	%fd1602, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p113;
	mul.wide.s32 	%rd555, %r727, 8;
	add.s64 	%rd557, %rd505, %rd555;
	ld.global.nc.f64 	%fd1603, [%rd557+8];
	mul.rn.f64 	%fd205, %fd3605, %fd3605;
	fma.rn.f64 	%fd1604, %fd1602, %fd205, %fd1603;
	ld.global.nc.f64 	%fd1605, [%rd557+16];
	fma.rn.f64 	%fd1606, %fd1604, %fd205, %fd1605;
	ld.global.nc.f64 	%fd1607, [%rd557+24];
	fma.rn.f64 	%fd1608, %fd1606, %fd205, %fd1607;
	ld.global.nc.f64 	%fd1609, [%rd557+32];
	fma.rn.f64 	%fd1610, %fd1608, %fd205, %fd1609;
	ld.global.nc.f64 	%fd1611, [%rd557+40];
	fma.rn.f64 	%fd1612, %fd1610, %fd205, %fd1611;
	ld.global.nc.f64 	%fd1613, [%rd557+48];
	fma.rn.f64 	%fd206, %fd1612, %fd205, %fd1613;
	fma.rn.f64 	%fd3607, %fd206, %fd3605, %fd3605;
	@%p113 bra 	$L__BB0_136;

	mov.f64 	%fd1614, 0d3FF0000000000000;
	fma.rn.f64 	%fd3607, %fd206, %fd205, %fd1614;

$L__BB0_136:
	and.b32  	%r728, %r1209, 2;
	setp.eq.s32 	%p114, %r728, 0;
	@%p114 bra 	$L__BB0_138;

	mov.f64 	%fd1616, 0dBFF0000000000000;
	fma.rn.f64 	%fd3607, %fd3607, %fd1616, %fd1146;

$L__BB0_138:
	mul.f64 	%fd212, %fd199, %fd3607;
	mov.u32 	%r1210, %r1216;
	mov.f64 	%fd3608, %fd3620;
	@%p103 bra 	$L__BB0_140;

	mul.rn.f64 	%fd3608, %fd3620, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1210}, %fd3608;
	}

$L__BB0_140:
	mul.f64 	%fd1618, %fd3608, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1211, %fd1618;
	st.local.u32 	[%rd7], %r1211;
	cvt.rn.f64.s32 	%fd1619, %r1211;
	neg.f64 	%fd1620, %fd1619;
	fma.rn.f64 	%fd1622, %fd1620, %fd1333, %fd3608;
	fma.rn.f64 	%fd1624, %fd1620, %fd1335, %fd1622;
	fma.rn.f64 	%fd3609, %fd1620, %fd1337, %fd1624;
	and.b32  	%r729, %r1210, 2145386496;
	setp.lt.u32 	%p116, %r729, 1105199104;
	@%p116 bra 	$L__BB0_142;

	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3608;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3609, [retval0+0];
	} // callseq 37
	ld.local.u32 	%r1211, [%rd7];

$L__BB0_142:
	add.s32 	%r107, %r1211, 1;
	and.b32  	%r730, %r107, 1;
	shl.b32 	%r731, %r107, 3;
	and.b32  	%r732, %r731, 8;
	setp.eq.s32 	%p117, %r730, 0;
	selp.f64 	%fd1626, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p117;
	mul.wide.s32 	%rd559, %r732, 8;
	add.s64 	%rd561, %rd505, %rd559;
	ld.global.nc.f64 	%fd1627, [%rd561+8];
	mul.rn.f64 	%fd218, %fd3609, %fd3609;
	fma.rn.f64 	%fd1628, %fd1626, %fd218, %fd1627;
	ld.global.nc.f64 	%fd1629, [%rd561+16];
	fma.rn.f64 	%fd1630, %fd1628, %fd218, %fd1629;
	ld.global.nc.f64 	%fd1631, [%rd561+24];
	fma.rn.f64 	%fd1632, %fd1630, %fd218, %fd1631;
	ld.global.nc.f64 	%fd1633, [%rd561+32];
	fma.rn.f64 	%fd1634, %fd1632, %fd218, %fd1633;
	ld.global.nc.f64 	%fd1635, [%rd561+40];
	fma.rn.f64 	%fd1636, %fd1634, %fd218, %fd1635;
	ld.global.nc.f64 	%fd1637, [%rd561+48];
	fma.rn.f64 	%fd219, %fd1636, %fd218, %fd1637;
	fma.rn.f64 	%fd3611, %fd219, %fd3609, %fd3609;
	@%p117 bra 	$L__BB0_144;

	mov.f64 	%fd1638, 0d3FF0000000000000;
	fma.rn.f64 	%fd3611, %fd219, %fd218, %fd1638;

$L__BB0_144:
	and.b32  	%r733, %r107, 2;
	setp.eq.s32 	%p118, %r733, 0;
	@%p118 bra 	$L__BB0_146;

	mov.f64 	%fd1640, 0dBFF0000000000000;
	fma.rn.f64 	%fd3611, %fd3611, %fd1640, %fd1146;

$L__BB0_146:
	mul.f64 	%fd225, %fd212, %fd3611;
	@%p91 bra 	$L__BB0_148;

	mul.rn.f64 	%fd3612, %fd3612, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1212}, %fd3612;
	}

$L__BB0_148:
	mul.f64 	%fd1642, %fd3612, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1213, %fd1642;
	st.local.u32 	[%rd7], %r1213;
	cvt.rn.f64.s32 	%fd1643, %r1213;
	neg.f64 	%fd1644, %fd1643;
	fma.rn.f64 	%fd1646, %fd1644, %fd1333, %fd3612;
	fma.rn.f64 	%fd1648, %fd1644, %fd1335, %fd1646;
	fma.rn.f64 	%fd3613, %fd1644, %fd1337, %fd1648;
	and.b32  	%r734, %r1212, 2145386496;
	setp.lt.u32 	%p120, %r734, 1105199104;
	@%p120 bra 	$L__BB0_150;

	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3612;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3613, [retval0+0];
	} // callseq 38
	ld.local.u32 	%r1213, [%rd7];

$L__BB0_150:
	add.s32 	%r113, %r1213, 1;
	and.b32  	%r735, %r113, 1;
	shl.b32 	%r736, %r113, 3;
	and.b32  	%r737, %r736, 8;
	setp.eq.s32 	%p121, %r735, 0;
	selp.f64 	%fd1650, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p121;
	mul.wide.s32 	%rd563, %r737, 8;
	add.s64 	%rd565, %rd505, %rd563;
	ld.global.nc.f64 	%fd1651, [%rd565+8];
	mul.rn.f64 	%fd231, %fd3613, %fd3613;
	fma.rn.f64 	%fd1652, %fd1650, %fd231, %fd1651;
	ld.global.nc.f64 	%fd1653, [%rd565+16];
	fma.rn.f64 	%fd1654, %fd1652, %fd231, %fd1653;
	ld.global.nc.f64 	%fd1655, [%rd565+24];
	fma.rn.f64 	%fd1656, %fd1654, %fd231, %fd1655;
	ld.global.nc.f64 	%fd1657, [%rd565+32];
	fma.rn.f64 	%fd1658, %fd1656, %fd231, %fd1657;
	ld.global.nc.f64 	%fd1659, [%rd565+40];
	fma.rn.f64 	%fd1660, %fd1658, %fd231, %fd1659;
	ld.global.nc.f64 	%fd1661, [%rd565+48];
	fma.rn.f64 	%fd232, %fd1660, %fd231, %fd1661;
	fma.rn.f64 	%fd3615, %fd232, %fd3613, %fd3613;
	@%p121 bra 	$L__BB0_152;

	mov.f64 	%fd1662, 0d3FF0000000000000;
	fma.rn.f64 	%fd3615, %fd232, %fd231, %fd1662;

$L__BB0_152:
	and.b32  	%r738, %r113, 2;
	setp.eq.s32 	%p122, %r738, 0;
	@%p122 bra 	$L__BB0_154;

	mov.f64 	%fd1664, 0dBFF0000000000000;
	fma.rn.f64 	%fd3615, %fd3615, %fd1664, %fd1146;

$L__BB0_154:
	cvt.rn.f64.s32 	%fd3563, %r696;
	mul.f64 	%fd238, %fd3615, %fd3563;
	@%p97 bra 	$L__BB0_156;

	mul.rn.f64 	%fd3616, %fd3616, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1214}, %fd3616;
	}

$L__BB0_156:
	mul.f64 	%fd1666, %fd3616, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1215, %fd1666;
	st.local.u32 	[%rd7], %r1215;
	cvt.rn.f64.s32 	%fd1667, %r1215;
	neg.f64 	%fd1668, %fd1667;
	fma.rn.f64 	%fd1670, %fd1668, %fd1333, %fd3616;
	fma.rn.f64 	%fd1672, %fd1668, %fd1335, %fd1670;
	fma.rn.f64 	%fd3617, %fd1668, %fd1337, %fd1672;
	and.b32  	%r739, %r1214, 2145386496;
	setp.lt.u32 	%p124, %r739, 1105199104;
	@%p124 bra 	$L__BB0_158;

	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3616;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3617, [retval0+0];
	} // callseq 39
	ld.local.u32 	%r1215, [%rd7];

$L__BB0_158:
	add.s32 	%r119, %r1215, 1;
	and.b32  	%r740, %r119, 1;
	shl.b32 	%r741, %r119, 3;
	and.b32  	%r742, %r741, 8;
	setp.eq.s32 	%p125, %r740, 0;
	selp.f64 	%fd1674, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p125;
	mul.wide.s32 	%rd567, %r742, 8;
	add.s64 	%rd569, %rd505, %rd567;
	ld.global.nc.f64 	%fd1675, [%rd569+8];
	mul.rn.f64 	%fd244, %fd3617, %fd3617;
	fma.rn.f64 	%fd1676, %fd1674, %fd244, %fd1675;
	ld.global.nc.f64 	%fd1677, [%rd569+16];
	fma.rn.f64 	%fd1678, %fd1676, %fd244, %fd1677;
	ld.global.nc.f64 	%fd1679, [%rd569+24];
	fma.rn.f64 	%fd1680, %fd1678, %fd244, %fd1679;
	ld.global.nc.f64 	%fd1681, [%rd569+32];
	fma.rn.f64 	%fd1682, %fd1680, %fd244, %fd1681;
	ld.global.nc.f64 	%fd1683, [%rd569+40];
	fma.rn.f64 	%fd1684, %fd1682, %fd244, %fd1683;
	ld.global.nc.f64 	%fd1685, [%rd569+48];
	fma.rn.f64 	%fd245, %fd1684, %fd244, %fd1685;
	fma.rn.f64 	%fd3619, %fd245, %fd3617, %fd3617;
	@%p125 bra 	$L__BB0_160;

	mov.f64 	%fd1686, 0d3FF0000000000000;
	fma.rn.f64 	%fd3619, %fd245, %fd244, %fd1686;

$L__BB0_160:
	and.b32  	%r743, %r119, 2;
	setp.eq.s32 	%p126, %r743, 0;
	@%p126 bra 	$L__BB0_162;

	mov.f64 	%fd1688, 0dBFF0000000000000;
	fma.rn.f64 	%fd3619, %fd3619, %fd1688, %fd1146;

$L__BB0_162:
	mul.f64 	%fd251, %fd238, %fd3619;
	@%p103 bra 	$L__BB0_164;

	mul.rn.f64 	%fd3620, %fd3620, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1216}, %fd3620;
	}

$L__BB0_164:
	mul.f64 	%fd1690, %fd3620, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1217, %fd1690;
	st.local.u32 	[%rd7], %r1217;
	cvt.rn.f64.s32 	%fd1691, %r1217;
	neg.f64 	%fd1692, %fd1691;
	fma.rn.f64 	%fd1694, %fd1692, %fd1333, %fd3620;
	fma.rn.f64 	%fd1696, %fd1692, %fd1335, %fd1694;
	fma.rn.f64 	%fd3621, %fd1692, %fd1337, %fd1696;
	and.b32  	%r744, %r1216, 2145386496;
	setp.lt.u32 	%p128, %r744, 1105199104;
	@%p128 bra 	$L__BB0_166;

	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3620;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3621, [retval0+0];
	} // callseq 40
	ld.local.u32 	%r1217, [%rd7];

$L__BB0_166:
	and.b32  	%r745, %r1217, 1;
	shl.b32 	%r746, %r1217, 3;
	and.b32  	%r747, %r746, 8;
	setp.eq.s32 	%p129, %r745, 0;
	selp.f64 	%fd1698, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p129;
	mul.wide.s32 	%rd571, %r747, 8;
	add.s64 	%rd573, %rd505, %rd571;
	ld.global.nc.f64 	%fd1699, [%rd573+8];
	mul.rn.f64 	%fd257, %fd3621, %fd3621;
	fma.rn.f64 	%fd1700, %fd1698, %fd257, %fd1699;
	ld.global.nc.f64 	%fd1701, [%rd573+16];
	fma.rn.f64 	%fd1702, %fd1700, %fd257, %fd1701;
	ld.global.nc.f64 	%fd1703, [%rd573+24];
	fma.rn.f64 	%fd1704, %fd1702, %fd257, %fd1703;
	ld.global.nc.f64 	%fd1705, [%rd573+32];
	fma.rn.f64 	%fd1706, %fd1704, %fd257, %fd1705;
	ld.global.nc.f64 	%fd1707, [%rd573+40];
	fma.rn.f64 	%fd1708, %fd1706, %fd257, %fd1707;
	ld.global.nc.f64 	%fd1709, [%rd573+48];
	fma.rn.f64 	%fd258, %fd1708, %fd257, %fd1709;
	fma.rn.f64 	%fd3623, %fd258, %fd3621, %fd3621;
	@%p129 bra 	$L__BB0_168;

	mov.f64 	%fd1710, 0d3FF0000000000000;
	fma.rn.f64 	%fd3623, %fd258, %fd257, %fd1710;

$L__BB0_168:
	and.b32  	%r748, %r1217, 2;
	setp.eq.s32 	%p130, %r748, 0;
	@%p130 bra 	$L__BB0_170;

	mov.f64 	%fd1712, 0dBFF0000000000000;
	fma.rn.f64 	%fd3623, %fd3623, %fd1712, %fd1146;

$L__BB0_170:
	sub.f64 	%fd3556, %fd48, %fd45;
	sub.f64 	%fd3555, %fd49, %fd46;
	mul.wide.s32 	%rd579, %r697, 8;
	add.s64 	%rd580, %rd64, %rd579;
	neg.f64 	%fd1714, %fd186;
	st.local.f64 	[%rd580], %fd1714;
	neg.f64 	%fd1715, %fd225;
	st.local.f64 	[%rd580+24], %fd1715;
	mul.f64 	%fd1716, %fd251, %fd3623;
	neg.f64 	%fd1717, %fd1716;
	st.local.f64 	[%rd580+48], %fd1717;
	ld.local.f64 	%fd1718, [%rd64];
	ld.local.f64 	%fd1719, [%rd64+24];
	ld.local.f64 	%fd1720, [%rd64+48];
	mul.f64 	%fd1721, %fd1720, %fd43;
	fma.rn.f64 	%fd1722, %fd1719, %fd42, %fd1721;
	fma.rn.f64 	%fd1723, %fd1718, %fd41, %fd1722;
	ld.local.f64 	%fd1724, [%rd64+8];
	ld.local.f64 	%fd1725, [%rd64+32];
	ld.local.f64 	%fd1726, [%rd64+56];
	mul.f64 	%fd1727, %fd1726, %fd43;
	fma.rn.f64 	%fd1728, %fd1725, %fd42, %fd1727;
	fma.rn.f64 	%fd1729, %fd1724, %fd41, %fd1728;
	ld.local.f64 	%fd1730, [%rd64+16];
	ld.local.f64 	%fd1731, [%rd64+40];
	ld.local.f64 	%fd1732, [%rd64+64];
	mul.f64 	%fd1733, %fd1732, %fd43;
	fma.rn.f64 	%fd1734, %fd1731, %fd42, %fd1733;
	fma.rn.f64 	%fd1735, %fd1730, %fd41, %fd1734;
	mul.f64 	%fd1736, %fd1735, %fd40;
	fma.rn.f64 	%fd1737, %fd1729, %fd39, %fd1736;
	fma.rn.f64 	%fd1738, %fd1723, %fd38, %fd1737;
	mul.f64 	%fd1739, %fd1474, %fd141;
	ld.local.f64 	%fd1740, [%rd157];
	fma.rn.f64 	%fd3879, %fd1739, %fd1738, %fd1740;
	st.local.f64 	[%rd157], %fd3879;
	// begin inline asm
	ld.global.nc.f64 %fd1713, [%rd492];
	// end inline asm
	div.rn.f64 	%fd1741, %fd51, 0d402921FB54442D18;
	div.rn.f64 	%fd266, %fd1741, %fd138;
	div.rn.f64 	%fd1742, %fd3556, 0d402921FB54442D18;
	div.rn.f64 	%fd267, %fd1742, %fd138;
	div.rn.f64 	%fd1743, %fd3555, 0d402921FB54442D18;
	div.rn.f64 	%fd268, %fd1743, %fd138;
	// begin inline asm
	ld.global.nc.s32 %r749, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r750, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r751, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r752, [%rd151];
	// end inline asm
	st.local.u64 	[%rd65], %rd462;
	st.local.u64 	[%rd65+8], %rd462;
	st.local.u64 	[%rd65+16], %rd462;
	st.local.u64 	[%rd65+24], %rd462;
	st.local.u64 	[%rd65+32], %rd462;
	st.local.u64 	[%rd65+40], %rd462;
	st.local.u64 	[%rd65+48], %rd462;
	st.local.u64 	[%rd65+56], %rd462;
	st.local.u64 	[%rd65+64], %rd462;
	cvt.rn.f64.s32 	%fd269, %r749;
	mul.f64 	%fd3648, %fd47, %fd269;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r753, %temp}, %fd3648;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1230}, %fd3648;
	}
	and.b32  	%r754, %r1230, 2147483647;
	setp.eq.s32 	%p131, %r754, 2146435072;
	setp.eq.s32 	%p132, %r753, 0;
	and.pred  	%p4, %p132, %p131;
	not.pred 	%p133, %p4;
	mov.u32 	%r1218, %r1230;
	mov.f64 	%fd3624, %fd3648;
	@%p133 bra 	$L__BB0_172;

	mul.rn.f64 	%fd3624, %fd3648, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1218}, %fd3624;
	}

$L__BB0_172:
	mul.f64 	%fd1745, %fd3624, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1219, %fd1745;
	st.local.u32 	[%rd7], %r1219;
	cvt.rn.f64.s32 	%fd1746, %r1219;
	neg.f64 	%fd1747, %fd1746;
	fma.rn.f64 	%fd1749, %fd1747, %fd1333, %fd3624;
	fma.rn.f64 	%fd1751, %fd1747, %fd1335, %fd1749;
	fma.rn.f64 	%fd3625, %fd1747, %fd1337, %fd1751;
	and.b32  	%r755, %r1218, 2145386496;
	setp.lt.u32 	%p134, %r755, 1105199104;
	@%p134 bra 	$L__BB0_174;

	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3624;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3625, [retval0+0];
	} // callseq 41
	ld.local.u32 	%r1219, [%rd7];

$L__BB0_174:
	and.b32  	%r756, %r1219, 1;
	shl.b32 	%r757, %r1219, 3;
	and.b32  	%r758, %r757, 8;
	setp.eq.s32 	%p135, %r756, 0;
	selp.f64 	%fd1753, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p135;
	mul.wide.s32 	%rd583, %r758, 8;
	add.s64 	%rd585, %rd505, %rd583;
	ld.global.nc.f64 	%fd1754, [%rd585+8];
	mul.rn.f64 	%fd276, %fd3625, %fd3625;
	fma.rn.f64 	%fd1755, %fd1753, %fd276, %fd1754;
	ld.global.nc.f64 	%fd1756, [%rd585+16];
	fma.rn.f64 	%fd1757, %fd1755, %fd276, %fd1756;
	ld.global.nc.f64 	%fd1758, [%rd585+24];
	fma.rn.f64 	%fd1759, %fd1757, %fd276, %fd1758;
	ld.global.nc.f64 	%fd1760, [%rd585+32];
	fma.rn.f64 	%fd1761, %fd1759, %fd276, %fd1760;
	ld.global.nc.f64 	%fd1762, [%rd585+40];
	fma.rn.f64 	%fd1763, %fd1761, %fd276, %fd1762;
	ld.global.nc.f64 	%fd1764, [%rd585+48];
	fma.rn.f64 	%fd277, %fd1763, %fd276, %fd1764;
	fma.rn.f64 	%fd3627, %fd277, %fd3625, %fd3625;
	@%p135 bra 	$L__BB0_176;

	mov.f64 	%fd1765, 0d3FF0000000000000;
	fma.rn.f64 	%fd3627, %fd277, %fd276, %fd1765;

$L__BB0_176:
	and.b32  	%r759, %r1219, 2;
	setp.eq.s32 	%p136, %r759, 0;
	@%p136 bra 	$L__BB0_178;

	mov.f64 	%fd1767, 0dBFF0000000000000;
	fma.rn.f64 	%fd3627, %fd3627, %fd1767, %fd1146;

$L__BB0_178:
	mul.f64 	%fd283, %fd3627, %fd269;
	cvt.rn.f64.s32 	%fd284, %r750;
	mul.f64 	%fd3652, %fd48, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r760, %temp}, %fd3652;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1232}, %fd3652;
	}
	and.b32  	%r761, %r1232, 2147483647;
	setp.eq.s32 	%p137, %r761, 2146435072;
	setp.eq.s32 	%p138, %r760, 0;
	and.pred  	%p5, %p138, %p137;
	not.pred 	%p139, %p5;
	mov.u32 	%r1220, %r1232;
	mov.f64 	%fd3628, %fd3652;
	@%p139 bra 	$L__BB0_180;

	mul.rn.f64 	%fd3628, %fd3652, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1220}, %fd3628;
	}

$L__BB0_180:
	mul.f64 	%fd1769, %fd3628, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1221, %fd1769;
	st.local.u32 	[%rd7], %r1221;
	cvt.rn.f64.s32 	%fd1770, %r1221;
	neg.f64 	%fd1771, %fd1770;
	fma.rn.f64 	%fd1773, %fd1771, %fd1333, %fd3628;
	fma.rn.f64 	%fd1775, %fd1771, %fd1335, %fd1773;
	fma.rn.f64 	%fd3629, %fd1771, %fd1337, %fd1775;
	and.b32  	%r762, %r1220, 2145386496;
	setp.lt.u32 	%p140, %r762, 1105199104;
	@%p140 bra 	$L__BB0_182;

	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3628;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3629, [retval0+0];
	} // callseq 42
	ld.local.u32 	%r1221, [%rd7];

$L__BB0_182:
	add.s32 	%r140, %r1221, 1;
	and.b32  	%r763, %r140, 1;
	shl.b32 	%r764, %r140, 3;
	and.b32  	%r765, %r764, 8;
	setp.eq.s32 	%p141, %r763, 0;
	selp.f64 	%fd1777, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p141;
	mul.wide.s32 	%rd587, %r765, 8;
	add.s64 	%rd589, %rd505, %rd587;
	ld.global.nc.f64 	%fd1778, [%rd589+8];
	mul.rn.f64 	%fd291, %fd3629, %fd3629;
	fma.rn.f64 	%fd1779, %fd1777, %fd291, %fd1778;
	ld.global.nc.f64 	%fd1780, [%rd589+16];
	fma.rn.f64 	%fd1781, %fd1779, %fd291, %fd1780;
	ld.global.nc.f64 	%fd1782, [%rd589+24];
	fma.rn.f64 	%fd1783, %fd1781, %fd291, %fd1782;
	ld.global.nc.f64 	%fd1784, [%rd589+32];
	fma.rn.f64 	%fd1785, %fd1783, %fd291, %fd1784;
	ld.global.nc.f64 	%fd1786, [%rd589+40];
	fma.rn.f64 	%fd1787, %fd1785, %fd291, %fd1786;
	ld.global.nc.f64 	%fd1788, [%rd589+48];
	fma.rn.f64 	%fd292, %fd1787, %fd291, %fd1788;
	fma.rn.f64 	%fd3631, %fd292, %fd3629, %fd3629;
	@%p141 bra 	$L__BB0_184;

	mov.f64 	%fd1789, 0d3FF0000000000000;
	fma.rn.f64 	%fd3631, %fd292, %fd291, %fd1789;

$L__BB0_184:
	and.b32  	%r766, %r140, 2;
	setp.eq.s32 	%p142, %r766, 0;
	@%p142 bra 	$L__BB0_186;

	mov.f64 	%fd1791, 0dBFF0000000000000;
	fma.rn.f64 	%fd3631, %fd3631, %fd1791, %fd1146;

$L__BB0_186:
	mul.f64 	%fd298, %fd283, %fd3631;
	cvt.rn.f64.s32 	%fd299, %r751;
	mul.f64 	%fd3656, %fd49, %fd299;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r767, %temp}, %fd3656;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1234}, %fd3656;
	}
	and.b32  	%r768, %r1234, 2147483647;
	setp.eq.s32 	%p143, %r768, 2146435072;
	setp.eq.s32 	%p144, %r767, 0;
	and.pred  	%p6, %p144, %p143;
	not.pred 	%p145, %p6;
	mov.u32 	%r1222, %r1234;
	mov.f64 	%fd3632, %fd3656;
	@%p145 bra 	$L__BB0_188;

	mul.rn.f64 	%fd3632, %fd3656, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1222}, %fd3632;
	}

$L__BB0_188:
	mul.f64 	%fd1793, %fd3632, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1223, %fd1793;
	st.local.u32 	[%rd7], %r1223;
	cvt.rn.f64.s32 	%fd1794, %r1223;
	neg.f64 	%fd1795, %fd1794;
	fma.rn.f64 	%fd1797, %fd1795, %fd1333, %fd3632;
	fma.rn.f64 	%fd1799, %fd1795, %fd1335, %fd1797;
	fma.rn.f64 	%fd3633, %fd1795, %fd1337, %fd1799;
	and.b32  	%r769, %r1222, 2145386496;
	setp.lt.u32 	%p146, %r769, 1105199104;
	@%p146 bra 	$L__BB0_190;

	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3632;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3633, [retval0+0];
	} // callseq 43
	ld.local.u32 	%r1223, [%rd7];

$L__BB0_190:
	add.s32 	%r147, %r1223, 1;
	and.b32  	%r770, %r147, 1;
	shl.b32 	%r771, %r147, 3;
	and.b32  	%r772, %r771, 8;
	setp.eq.s32 	%p147, %r770, 0;
	selp.f64 	%fd1801, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p147;
	mul.wide.s32 	%rd591, %r772, 8;
	add.s64 	%rd593, %rd505, %rd591;
	ld.global.nc.f64 	%fd1802, [%rd593+8];
	mul.rn.f64 	%fd306, %fd3633, %fd3633;
	fma.rn.f64 	%fd1803, %fd1801, %fd306, %fd1802;
	ld.global.nc.f64 	%fd1804, [%rd593+16];
	fma.rn.f64 	%fd1805, %fd1803, %fd306, %fd1804;
	ld.global.nc.f64 	%fd1806, [%rd593+24];
	fma.rn.f64 	%fd1807, %fd1805, %fd306, %fd1806;
	ld.global.nc.f64 	%fd1808, [%rd593+32];
	fma.rn.f64 	%fd1809, %fd1807, %fd306, %fd1808;
	ld.global.nc.f64 	%fd1810, [%rd593+40];
	fma.rn.f64 	%fd1811, %fd1809, %fd306, %fd1810;
	ld.global.nc.f64 	%fd1812, [%rd593+48];
	fma.rn.f64 	%fd307, %fd1811, %fd306, %fd1812;
	fma.rn.f64 	%fd3635, %fd307, %fd3633, %fd3633;
	@%p147 bra 	$L__BB0_192;

	mov.f64 	%fd1813, 0d3FF0000000000000;
	fma.rn.f64 	%fd3635, %fd307, %fd306, %fd1813;

$L__BB0_192:
	and.b32  	%r773, %r147, 2;
	setp.eq.s32 	%p148, %r773, 0;
	@%p148 bra 	$L__BB0_194;

	mov.f64 	%fd1815, 0dBFF0000000000000;
	fma.rn.f64 	%fd3635, %fd3635, %fd1815, %fd1146;

$L__BB0_194:
	mul.f64 	%fd313, %fd298, %fd3635;
	mov.u32 	%r1224, %r1230;
	mov.f64 	%fd3636, %fd3648;
	@%p133 bra 	$L__BB0_196;

	mul.rn.f64 	%fd3636, %fd3648, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1224}, %fd3636;
	}

$L__BB0_196:
	mul.f64 	%fd1817, %fd3636, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1225, %fd1817;
	st.local.u32 	[%rd7], %r1225;
	cvt.rn.f64.s32 	%fd1818, %r1225;
	neg.f64 	%fd1819, %fd1818;
	fma.rn.f64 	%fd1821, %fd1819, %fd1333, %fd3636;
	fma.rn.f64 	%fd1823, %fd1819, %fd1335, %fd1821;
	fma.rn.f64 	%fd3637, %fd1819, %fd1337, %fd1823;
	and.b32  	%r774, %r1224, 2145386496;
	setp.lt.u32 	%p150, %r774, 1105199104;
	@%p150 bra 	$L__BB0_198;

	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3636;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3637, [retval0+0];
	} // callseq 44
	ld.local.u32 	%r1225, [%rd7];

$L__BB0_198:
	add.s32 	%r153, %r1225, 1;
	and.b32  	%r775, %r153, 1;
	shl.b32 	%r776, %r153, 3;
	and.b32  	%r777, %r776, 8;
	setp.eq.s32 	%p151, %r775, 0;
	selp.f64 	%fd1825, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p151;
	mul.wide.s32 	%rd595, %r777, 8;
	add.s64 	%rd597, %rd505, %rd595;
	ld.global.nc.f64 	%fd1826, [%rd597+8];
	mul.rn.f64 	%fd319, %fd3637, %fd3637;
	fma.rn.f64 	%fd1827, %fd1825, %fd319, %fd1826;
	ld.global.nc.f64 	%fd1828, [%rd597+16];
	fma.rn.f64 	%fd1829, %fd1827, %fd319, %fd1828;
	ld.global.nc.f64 	%fd1830, [%rd597+24];
	fma.rn.f64 	%fd1831, %fd1829, %fd319, %fd1830;
	ld.global.nc.f64 	%fd1832, [%rd597+32];
	fma.rn.f64 	%fd1833, %fd1831, %fd319, %fd1832;
	ld.global.nc.f64 	%fd1834, [%rd597+40];
	fma.rn.f64 	%fd1835, %fd1833, %fd319, %fd1834;
	ld.global.nc.f64 	%fd1836, [%rd597+48];
	fma.rn.f64 	%fd320, %fd1835, %fd319, %fd1836;
	fma.rn.f64 	%fd3639, %fd320, %fd3637, %fd3637;
	@%p151 bra 	$L__BB0_200;

	mov.f64 	%fd1837, 0d3FF0000000000000;
	fma.rn.f64 	%fd3639, %fd320, %fd319, %fd1837;

$L__BB0_200:
	and.b32  	%r778, %r153, 2;
	setp.eq.s32 	%p152, %r778, 0;
	@%p152 bra 	$L__BB0_202;

	mov.f64 	%fd1839, 0dBFF0000000000000;
	fma.rn.f64 	%fd3639, %fd3639, %fd1839, %fd1146;

$L__BB0_202:
	cvt.rn.f64.s32 	%fd3560, %r750;
	mul.f64 	%fd326, %fd3639, %fd3560;
	mov.u32 	%r1226, %r1232;
	mov.f64 	%fd3640, %fd3652;
	@%p139 bra 	$L__BB0_204;

	mul.rn.f64 	%fd3640, %fd3652, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1226}, %fd3640;
	}

$L__BB0_204:
	mul.f64 	%fd1841, %fd3640, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1227, %fd1841;
	st.local.u32 	[%rd7], %r1227;
	cvt.rn.f64.s32 	%fd1842, %r1227;
	neg.f64 	%fd1843, %fd1842;
	fma.rn.f64 	%fd1845, %fd1843, %fd1333, %fd3640;
	fma.rn.f64 	%fd1847, %fd1843, %fd1335, %fd1845;
	fma.rn.f64 	%fd3641, %fd1843, %fd1337, %fd1847;
	and.b32  	%r779, %r1226, 2145386496;
	setp.lt.u32 	%p154, %r779, 1105199104;
	@%p154 bra 	$L__BB0_206;

	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3640;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3641, [retval0+0];
	} // callseq 45
	ld.local.u32 	%r1227, [%rd7];

$L__BB0_206:
	and.b32  	%r780, %r1227, 1;
	shl.b32 	%r781, %r1227, 3;
	and.b32  	%r782, %r781, 8;
	setp.eq.s32 	%p155, %r780, 0;
	selp.f64 	%fd1849, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p155;
	mul.wide.s32 	%rd599, %r782, 8;
	add.s64 	%rd601, %rd505, %rd599;
	ld.global.nc.f64 	%fd1850, [%rd601+8];
	mul.rn.f64 	%fd332, %fd3641, %fd3641;
	fma.rn.f64 	%fd1851, %fd1849, %fd332, %fd1850;
	ld.global.nc.f64 	%fd1852, [%rd601+16];
	fma.rn.f64 	%fd1853, %fd1851, %fd332, %fd1852;
	ld.global.nc.f64 	%fd1854, [%rd601+24];
	fma.rn.f64 	%fd1855, %fd1853, %fd332, %fd1854;
	ld.global.nc.f64 	%fd1856, [%rd601+32];
	fma.rn.f64 	%fd1857, %fd1855, %fd332, %fd1856;
	ld.global.nc.f64 	%fd1858, [%rd601+40];
	fma.rn.f64 	%fd1859, %fd1857, %fd332, %fd1858;
	ld.global.nc.f64 	%fd1860, [%rd601+48];
	fma.rn.f64 	%fd333, %fd1859, %fd332, %fd1860;
	fma.rn.f64 	%fd3643, %fd333, %fd3641, %fd3641;
	@%p155 bra 	$L__BB0_208;

	mov.f64 	%fd1861, 0d3FF0000000000000;
	fma.rn.f64 	%fd3643, %fd333, %fd332, %fd1861;

$L__BB0_208:
	and.b32  	%r783, %r1227, 2;
	setp.eq.s32 	%p156, %r783, 0;
	@%p156 bra 	$L__BB0_210;

	mov.f64 	%fd1863, 0dBFF0000000000000;
	fma.rn.f64 	%fd3643, %fd3643, %fd1863, %fd1146;

$L__BB0_210:
	mul.f64 	%fd339, %fd326, %fd3643;
	mov.u32 	%r1228, %r1234;
	mov.f64 	%fd3644, %fd3656;
	@%p145 bra 	$L__BB0_212;

	mul.rn.f64 	%fd3644, %fd3656, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1228}, %fd3644;
	}

$L__BB0_212:
	mul.f64 	%fd1865, %fd3644, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1229, %fd1865;
	st.local.u32 	[%rd7], %r1229;
	cvt.rn.f64.s32 	%fd1866, %r1229;
	neg.f64 	%fd1867, %fd1866;
	fma.rn.f64 	%fd1869, %fd1867, %fd1333, %fd3644;
	fma.rn.f64 	%fd1871, %fd1867, %fd1335, %fd1869;
	fma.rn.f64 	%fd3645, %fd1867, %fd1337, %fd1871;
	and.b32  	%r784, %r1228, 2145386496;
	setp.lt.u32 	%p158, %r784, 1105199104;
	@%p158 bra 	$L__BB0_214;

	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3644;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3645, [retval0+0];
	} // callseq 46
	ld.local.u32 	%r1229, [%rd7];

$L__BB0_214:
	add.s32 	%r164, %r1229, 1;
	and.b32  	%r785, %r164, 1;
	shl.b32 	%r786, %r164, 3;
	and.b32  	%r787, %r786, 8;
	setp.eq.s32 	%p159, %r785, 0;
	selp.f64 	%fd1873, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p159;
	mul.wide.s32 	%rd603, %r787, 8;
	add.s64 	%rd605, %rd505, %rd603;
	ld.global.nc.f64 	%fd1874, [%rd605+8];
	mul.rn.f64 	%fd345, %fd3645, %fd3645;
	fma.rn.f64 	%fd1875, %fd1873, %fd345, %fd1874;
	ld.global.nc.f64 	%fd1876, [%rd605+16];
	fma.rn.f64 	%fd1877, %fd1875, %fd345, %fd1876;
	ld.global.nc.f64 	%fd1878, [%rd605+24];
	fma.rn.f64 	%fd1879, %fd1877, %fd345, %fd1878;
	ld.global.nc.f64 	%fd1880, [%rd605+32];
	fma.rn.f64 	%fd1881, %fd1879, %fd345, %fd1880;
	ld.global.nc.f64 	%fd1882, [%rd605+40];
	fma.rn.f64 	%fd1883, %fd1881, %fd345, %fd1882;
	ld.global.nc.f64 	%fd1884, [%rd605+48];
	fma.rn.f64 	%fd346, %fd1883, %fd345, %fd1884;
	fma.rn.f64 	%fd3647, %fd346, %fd3645, %fd3645;
	@%p159 bra 	$L__BB0_216;

	mov.f64 	%fd1885, 0d3FF0000000000000;
	fma.rn.f64 	%fd3647, %fd346, %fd345, %fd1885;

$L__BB0_216:
	and.b32  	%r788, %r164, 2;
	setp.eq.s32 	%p160, %r788, 0;
	@%p160 bra 	$L__BB0_218;

	mov.f64 	%fd1887, 0dBFF0000000000000;
	fma.rn.f64 	%fd3647, %fd3647, %fd1887, %fd1146;

$L__BB0_218:
	mul.f64 	%fd352, %fd339, %fd3647;
	@%p133 bra 	$L__BB0_220;

	mul.rn.f64 	%fd3648, %fd3648, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1230}, %fd3648;
	}

$L__BB0_220:
	mul.f64 	%fd1889, %fd3648, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1231, %fd1889;
	st.local.u32 	[%rd7], %r1231;
	cvt.rn.f64.s32 	%fd1890, %r1231;
	neg.f64 	%fd1891, %fd1890;
	fma.rn.f64 	%fd1893, %fd1891, %fd1333, %fd3648;
	fma.rn.f64 	%fd1895, %fd1891, %fd1335, %fd1893;
	fma.rn.f64 	%fd3649, %fd1891, %fd1337, %fd1895;
	and.b32  	%r789, %r1230, 2145386496;
	setp.lt.u32 	%p162, %r789, 1105199104;
	@%p162 bra 	$L__BB0_222;

	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3648;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3649, [retval0+0];
	} // callseq 47
	ld.local.u32 	%r1231, [%rd7];

$L__BB0_222:
	add.s32 	%r170, %r1231, 1;
	and.b32  	%r790, %r170, 1;
	shl.b32 	%r791, %r170, 3;
	and.b32  	%r792, %r791, 8;
	setp.eq.s32 	%p163, %r790, 0;
	selp.f64 	%fd1897, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p163;
	mul.wide.s32 	%rd607, %r792, 8;
	add.s64 	%rd609, %rd505, %rd607;
	ld.global.nc.f64 	%fd1898, [%rd609+8];
	mul.rn.f64 	%fd358, %fd3649, %fd3649;
	fma.rn.f64 	%fd1899, %fd1897, %fd358, %fd1898;
	ld.global.nc.f64 	%fd1900, [%rd609+16];
	fma.rn.f64 	%fd1901, %fd1899, %fd358, %fd1900;
	ld.global.nc.f64 	%fd1902, [%rd609+24];
	fma.rn.f64 	%fd1903, %fd1901, %fd358, %fd1902;
	ld.global.nc.f64 	%fd1904, [%rd609+32];
	fma.rn.f64 	%fd1905, %fd1903, %fd358, %fd1904;
	ld.global.nc.f64 	%fd1906, [%rd609+40];
	fma.rn.f64 	%fd1907, %fd1905, %fd358, %fd1906;
	ld.global.nc.f64 	%fd1908, [%rd609+48];
	fma.rn.f64 	%fd359, %fd1907, %fd358, %fd1908;
	fma.rn.f64 	%fd3651, %fd359, %fd3649, %fd3649;
	@%p163 bra 	$L__BB0_224;

	mov.f64 	%fd1909, 0d3FF0000000000000;
	fma.rn.f64 	%fd3651, %fd359, %fd358, %fd1909;

$L__BB0_224:
	and.b32  	%r793, %r170, 2;
	setp.eq.s32 	%p164, %r793, 0;
	@%p164 bra 	$L__BB0_226;

	mov.f64 	%fd1911, 0dBFF0000000000000;
	fma.rn.f64 	%fd3651, %fd3651, %fd1911, %fd1146;

$L__BB0_226:
	cvt.rn.f64.s32 	%fd3561, %r751;
	mul.f64 	%fd365, %fd3651, %fd3561;
	@%p139 bra 	$L__BB0_228;

	mul.rn.f64 	%fd3652, %fd3652, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1232}, %fd3652;
	}

$L__BB0_228:
	mul.f64 	%fd1913, %fd3652, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1233, %fd1913;
	st.local.u32 	[%rd7], %r1233;
	cvt.rn.f64.s32 	%fd1914, %r1233;
	neg.f64 	%fd1915, %fd1914;
	fma.rn.f64 	%fd1917, %fd1915, %fd1333, %fd3652;
	fma.rn.f64 	%fd1919, %fd1915, %fd1335, %fd1917;
	fma.rn.f64 	%fd3653, %fd1915, %fd1337, %fd1919;
	and.b32  	%r794, %r1232, 2145386496;
	setp.lt.u32 	%p166, %r794, 1105199104;
	@%p166 bra 	$L__BB0_230;

	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3652;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3653, [retval0+0];
	} // callseq 48
	ld.local.u32 	%r1233, [%rd7];

$L__BB0_230:
	add.s32 	%r176, %r1233, 1;
	and.b32  	%r795, %r176, 1;
	shl.b32 	%r796, %r176, 3;
	and.b32  	%r797, %r796, 8;
	setp.eq.s32 	%p167, %r795, 0;
	selp.f64 	%fd1921, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p167;
	mul.wide.s32 	%rd611, %r797, 8;
	add.s64 	%rd613, %rd505, %rd611;
	ld.global.nc.f64 	%fd1922, [%rd613+8];
	mul.rn.f64 	%fd371, %fd3653, %fd3653;
	fma.rn.f64 	%fd1923, %fd1921, %fd371, %fd1922;
	ld.global.nc.f64 	%fd1924, [%rd613+16];
	fma.rn.f64 	%fd1925, %fd1923, %fd371, %fd1924;
	ld.global.nc.f64 	%fd1926, [%rd613+24];
	fma.rn.f64 	%fd1927, %fd1925, %fd371, %fd1926;
	ld.global.nc.f64 	%fd1928, [%rd613+32];
	fma.rn.f64 	%fd1929, %fd1927, %fd371, %fd1928;
	ld.global.nc.f64 	%fd1930, [%rd613+40];
	fma.rn.f64 	%fd1931, %fd1929, %fd371, %fd1930;
	ld.global.nc.f64 	%fd1932, [%rd613+48];
	fma.rn.f64 	%fd372, %fd1931, %fd371, %fd1932;
	fma.rn.f64 	%fd3655, %fd372, %fd3653, %fd3653;
	@%p167 bra 	$L__BB0_232;

	mov.f64 	%fd1933, 0d3FF0000000000000;
	fma.rn.f64 	%fd3655, %fd372, %fd371, %fd1933;

$L__BB0_232:
	and.b32  	%r798, %r176, 2;
	setp.eq.s32 	%p168, %r798, 0;
	@%p168 bra 	$L__BB0_234;

	mov.f64 	%fd1935, 0dBFF0000000000000;
	fma.rn.f64 	%fd3655, %fd3655, %fd1935, %fd1146;

$L__BB0_234:
	mul.f64 	%fd378, %fd365, %fd3655;
	@%p145 bra 	$L__BB0_236;

	mul.rn.f64 	%fd3656, %fd3656, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1234}, %fd3656;
	}

$L__BB0_236:
	mul.f64 	%fd1937, %fd3656, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1235, %fd1937;
	st.local.u32 	[%rd7], %r1235;
	cvt.rn.f64.s32 	%fd1938, %r1235;
	neg.f64 	%fd1939, %fd1938;
	fma.rn.f64 	%fd1941, %fd1939, %fd1333, %fd3656;
	fma.rn.f64 	%fd1943, %fd1939, %fd1335, %fd1941;
	fma.rn.f64 	%fd3657, %fd1939, %fd1337, %fd1943;
	and.b32  	%r799, %r1234, 2145386496;
	setp.lt.u32 	%p170, %r799, 1105199104;
	@%p170 bra 	$L__BB0_238;

	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3656;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3657, [retval0+0];
	} // callseq 49
	ld.local.u32 	%r1235, [%rd7];

$L__BB0_238:
	and.b32  	%r800, %r1235, 1;
	shl.b32 	%r801, %r1235, 3;
	and.b32  	%r802, %r801, 8;
	setp.eq.s32 	%p171, %r800, 0;
	selp.f64 	%fd1945, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p171;
	mul.wide.s32 	%rd615, %r802, 8;
	add.s64 	%rd617, %rd505, %rd615;
	ld.global.nc.f64 	%fd1946, [%rd617+8];
	mul.rn.f64 	%fd384, %fd3657, %fd3657;
	fma.rn.f64 	%fd1947, %fd1945, %fd384, %fd1946;
	ld.global.nc.f64 	%fd1948, [%rd617+16];
	fma.rn.f64 	%fd1949, %fd1947, %fd384, %fd1948;
	ld.global.nc.f64 	%fd1950, [%rd617+24];
	fma.rn.f64 	%fd1951, %fd1949, %fd384, %fd1950;
	ld.global.nc.f64 	%fd1952, [%rd617+32];
	fma.rn.f64 	%fd1953, %fd1951, %fd384, %fd1952;
	ld.global.nc.f64 	%fd1954, [%rd617+40];
	fma.rn.f64 	%fd1955, %fd1953, %fd384, %fd1954;
	ld.global.nc.f64 	%fd1956, [%rd617+48];
	fma.rn.f64 	%fd385, %fd1955, %fd384, %fd1956;
	fma.rn.f64 	%fd3659, %fd385, %fd3657, %fd3657;
	@%p171 bra 	$L__BB0_240;

	mov.f64 	%fd1957, 0d3FF0000000000000;
	fma.rn.f64 	%fd3659, %fd385, %fd384, %fd1957;

$L__BB0_240:
	and.b32  	%r803, %r1235, 2;
	setp.eq.s32 	%p172, %r803, 0;
	@%p172 bra 	$L__BB0_242;

	mov.f64 	%fd1959, 0dBFF0000000000000;
	fma.rn.f64 	%fd3659, %fd3659, %fd1959, %fd1146;

$L__BB0_242:
	mul.wide.s32 	%rd623, %r752, 8;
	add.s64 	%rd624, %rd65, %rd623;
	neg.f64 	%fd1961, %fd313;
	st.local.f64 	[%rd624], %fd1961;
	neg.f64 	%fd1962, %fd352;
	st.local.f64 	[%rd624+24], %fd1962;
	mul.f64 	%fd1963, %fd378, %fd3659;
	neg.f64 	%fd1964, %fd1963;
	st.local.f64 	[%rd624+48], %fd1964;
	ld.local.f64 	%fd1965, [%rd65];
	ld.local.f64 	%fd1966, [%rd65+24];
	ld.local.f64 	%fd1967, [%rd65+48];
	mul.f64 	%fd1968, %fd1967, %fd43;
	fma.rn.f64 	%fd1969, %fd1966, %fd42, %fd1968;
	fma.rn.f64 	%fd1970, %fd1965, %fd41, %fd1969;
	ld.local.f64 	%fd1971, [%rd65+8];
	ld.local.f64 	%fd1972, [%rd65+32];
	ld.local.f64 	%fd1973, [%rd65+56];
	mul.f64 	%fd1974, %fd1973, %fd43;
	fma.rn.f64 	%fd1975, %fd1972, %fd42, %fd1974;
	fma.rn.f64 	%fd1976, %fd1971, %fd41, %fd1975;
	ld.local.f64 	%fd1977, [%rd65+16];
	ld.local.f64 	%fd1978, [%rd65+40];
	ld.local.f64 	%fd1979, [%rd65+64];
	mul.f64 	%fd1980, %fd1979, %fd43;
	fma.rn.f64 	%fd1981, %fd1978, %fd42, %fd1980;
	fma.rn.f64 	%fd1982, %fd1977, %fd41, %fd1981;
	mul.f64 	%fd1983, %fd267, %fd1982;
	mul.f64 	%fd1984, %fd268, %fd1976;
	sub.f64 	%fd1985, %fd1983, %fd1984;
	mul.f64 	%fd1986, %fd268, %fd1970;
	mul.f64 	%fd1987, %fd266, %fd1982;
	sub.f64 	%fd1988, %fd1986, %fd1987;
	mul.f64 	%fd1989, %fd266, %fd1976;
	mul.f64 	%fd1990, %fd267, %fd1970;
	sub.f64 	%fd1991, %fd1989, %fd1990;
	mul.f64 	%fd1992, %fd39, %fd1988;
	fma.rn.f64 	%fd1993, %fd1991, %fd40, %fd1992;
	fma.rn.f64 	%fd1994, %fd38, %fd1985, %fd1993;
	ld.local.f64 	%fd1995, [%rd158];
	fma.rn.f64 	%fd3878, %fd1713, %fd1994, %fd1995;
	st.local.f64 	[%rd158], %fd3878;
	// begin inline asm
	ld.global.nc.f64 %fd1960, [%rd492];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r804, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r805, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r806, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r807, [%rd151];
	// end inline asm
	st.local.u64 	[%rd7], %rd462;
	st.local.u64 	[%rd7+8], %rd462;
	st.local.u64 	[%rd7+16], %rd462;
	cvt.rn.f64.s32 	%fd393, %r804;
	mul.f64 	%fd394, %fd47, %fd393;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r808, %temp}, %fd394;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1236}, %fd394;
	}
	and.b32  	%r809, %r1236, 2147483647;
	setp.eq.s32 	%p173, %r809, 2146435072;
	setp.eq.s32 	%p174, %r808, 0;
	and.pred  	%p7, %p174, %p173;
	not.pred 	%p175, %p7;
	mov.f64 	%fd3660, %fd394;
	@%p175 bra 	$L__BB0_244;

	mul.rn.f64 	%fd3660, %fd394, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1236}, %fd3660;
	}

$L__BB0_244:
	mul.f64 	%fd1997, %fd3660, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1237, %fd1997;
	st.local.u32 	[%rd9], %r1237;
	cvt.rn.f64.s32 	%fd1998, %r1237;
	neg.f64 	%fd1999, %fd1998;
	fma.rn.f64 	%fd2001, %fd1999, %fd1333, %fd3660;
	fma.rn.f64 	%fd2003, %fd1999, %fd1335, %fd2001;
	fma.rn.f64 	%fd3661, %fd1999, %fd1337, %fd2003;
	and.b32  	%r810, %r1236, 2145386496;
	setp.lt.u32 	%p176, %r810, 1105199104;
	@%p176 bra 	$L__BB0_246;

	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3660;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3661, [retval0+0];
	} // callseq 50
	ld.local.u32 	%r1237, [%rd9];

$L__BB0_246:
	add.s32 	%r191, %r1237, 1;
	and.b32  	%r811, %r191, 1;
	shl.b32 	%r812, %r191, 3;
	and.b32  	%r813, %r812, 8;
	setp.eq.s32 	%p177, %r811, 0;
	selp.f64 	%fd2005, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p177;
	mul.wide.s32 	%rd627, %r813, 8;
	add.s64 	%rd629, %rd505, %rd627;
	ld.global.nc.f64 	%fd2006, [%rd629+8];
	mul.rn.f64 	%fd400, %fd3661, %fd3661;
	fma.rn.f64 	%fd2007, %fd2005, %fd400, %fd2006;
	ld.global.nc.f64 	%fd2008, [%rd629+16];
	fma.rn.f64 	%fd2009, %fd2007, %fd400, %fd2008;
	ld.global.nc.f64 	%fd2010, [%rd629+24];
	fma.rn.f64 	%fd2011, %fd2009, %fd400, %fd2010;
	ld.global.nc.f64 	%fd2012, [%rd629+32];
	fma.rn.f64 	%fd2013, %fd2011, %fd400, %fd2012;
	ld.global.nc.f64 	%fd2014, [%rd629+40];
	fma.rn.f64 	%fd2015, %fd2013, %fd400, %fd2014;
	ld.global.nc.f64 	%fd2016, [%rd629+48];
	fma.rn.f64 	%fd401, %fd2015, %fd400, %fd2016;
	fma.rn.f64 	%fd3663, %fd401, %fd3661, %fd3661;
	@%p177 bra 	$L__BB0_248;

	mov.f64 	%fd2017, 0d3FF0000000000000;
	fma.rn.f64 	%fd3663, %fd401, %fd400, %fd2017;

$L__BB0_248:
	and.b32  	%r814, %r191, 2;
	setp.eq.s32 	%p178, %r814, 0;
	@%p178 bra 	$L__BB0_250;

	mov.f64 	%fd2019, 0dBFF0000000000000;
	fma.rn.f64 	%fd3663, %fd3663, %fd2019, %fd1146;

$L__BB0_250:
	cvt.rn.f64.s32 	%fd407, %r805;
	mul.f64 	%fd408, %fd48, %fd407;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r815, %temp}, %fd408;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1238}, %fd408;
	}
	and.b32  	%r816, %r1238, 2147483647;
	setp.eq.s32 	%p179, %r816, 2146435072;
	setp.eq.s32 	%p180, %r815, 0;
	and.pred  	%p8, %p180, %p179;
	not.pred 	%p181, %p8;
	mov.f64 	%fd3664, %fd408;
	@%p181 bra 	$L__BB0_252;

	mul.rn.f64 	%fd3664, %fd408, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1238}, %fd3664;
	}

$L__BB0_252:
	mul.f64 	%fd2021, %fd3664, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1239, %fd2021;
	st.local.u32 	[%rd9], %r1239;
	cvt.rn.f64.s32 	%fd2022, %r1239;
	neg.f64 	%fd2023, %fd2022;
	fma.rn.f64 	%fd2025, %fd2023, %fd1333, %fd3664;
	fma.rn.f64 	%fd2027, %fd2023, %fd1335, %fd2025;
	fma.rn.f64 	%fd3665, %fd2023, %fd1337, %fd2027;
	and.b32  	%r817, %r1238, 2145386496;
	setp.lt.u32 	%p182, %r817, 1105199104;
	@%p182 bra 	$L__BB0_254;

	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3664;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3665, [retval0+0];
	} // callseq 51
	ld.local.u32 	%r1239, [%rd9];

$L__BB0_254:
	add.s32 	%r198, %r1239, 1;
	and.b32  	%r818, %r198, 1;
	shl.b32 	%r819, %r198, 3;
	and.b32  	%r820, %r819, 8;
	setp.eq.s32 	%p183, %r818, 0;
	selp.f64 	%fd2029, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p183;
	mul.wide.s32 	%rd631, %r820, 8;
	add.s64 	%rd633, %rd505, %rd631;
	ld.global.nc.f64 	%fd2030, [%rd633+8];
	mul.rn.f64 	%fd414, %fd3665, %fd3665;
	fma.rn.f64 	%fd2031, %fd2029, %fd414, %fd2030;
	ld.global.nc.f64 	%fd2032, [%rd633+16];
	fma.rn.f64 	%fd2033, %fd2031, %fd414, %fd2032;
	ld.global.nc.f64 	%fd2034, [%rd633+24];
	fma.rn.f64 	%fd2035, %fd2033, %fd414, %fd2034;
	ld.global.nc.f64 	%fd2036, [%rd633+32];
	fma.rn.f64 	%fd2037, %fd2035, %fd414, %fd2036;
	ld.global.nc.f64 	%fd2038, [%rd633+40];
	fma.rn.f64 	%fd2039, %fd2037, %fd414, %fd2038;
	ld.global.nc.f64 	%fd2040, [%rd633+48];
	fma.rn.f64 	%fd415, %fd2039, %fd414, %fd2040;
	fma.rn.f64 	%fd3667, %fd415, %fd3665, %fd3665;
	@%p183 bra 	$L__BB0_256;

	mov.f64 	%fd2041, 0d3FF0000000000000;
	fma.rn.f64 	%fd3667, %fd415, %fd414, %fd2041;

$L__BB0_256:
	and.b32  	%r821, %r198, 2;
	setp.eq.s32 	%p184, %r821, 0;
	@%p184 bra 	$L__BB0_258;

	mov.f64 	%fd2043, 0dBFF0000000000000;
	fma.rn.f64 	%fd3667, %fd3667, %fd2043, %fd1146;

$L__BB0_258:
	mul.f64 	%fd421, %fd3663, %fd3667;
	cvt.rn.f64.s32 	%fd422, %r806;
	mul.f64 	%fd423, %fd49, %fd422;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r822, %temp}, %fd423;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1240}, %fd423;
	}
	and.b32  	%r823, %r1240, 2147483647;
	setp.eq.s32 	%p185, %r823, 2146435072;
	setp.eq.s32 	%p186, %r822, 0;
	and.pred  	%p9, %p186, %p185;
	not.pred 	%p187, %p9;
	mov.f64 	%fd3668, %fd423;
	@%p187 bra 	$L__BB0_260;

	mul.rn.f64 	%fd3668, %fd423, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1240}, %fd3668;
	}

$L__BB0_260:
	mul.f64 	%fd2045, %fd3668, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1241, %fd2045;
	st.local.u32 	[%rd9], %r1241;
	cvt.rn.f64.s32 	%fd2046, %r1241;
	neg.f64 	%fd2047, %fd2046;
	fma.rn.f64 	%fd2049, %fd2047, %fd1333, %fd3668;
	fma.rn.f64 	%fd2051, %fd2047, %fd1335, %fd2049;
	fma.rn.f64 	%fd3669, %fd2047, %fd1337, %fd2051;
	and.b32  	%r824, %r1240, 2145386496;
	setp.lt.u32 	%p188, %r824, 1105199104;
	@%p188 bra 	$L__BB0_262;

	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3668;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3669, [retval0+0];
	} // callseq 52
	ld.local.u32 	%r1241, [%rd9];

$L__BB0_262:
	add.s32 	%r205, %r1241, 1;
	and.b32  	%r825, %r205, 1;
	shl.b32 	%r826, %r205, 3;
	and.b32  	%r827, %r826, 8;
	setp.eq.s32 	%p189, %r825, 0;
	selp.f64 	%fd2053, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p189;
	mul.wide.s32 	%rd635, %r827, 8;
	add.s64 	%rd637, %rd505, %rd635;
	ld.global.nc.f64 	%fd2054, [%rd637+8];
	mul.rn.f64 	%fd429, %fd3669, %fd3669;
	fma.rn.f64 	%fd2055, %fd2053, %fd429, %fd2054;
	ld.global.nc.f64 	%fd2056, [%rd637+16];
	fma.rn.f64 	%fd2057, %fd2055, %fd429, %fd2056;
	ld.global.nc.f64 	%fd2058, [%rd637+24];
	fma.rn.f64 	%fd2059, %fd2057, %fd429, %fd2058;
	ld.global.nc.f64 	%fd2060, [%rd637+32];
	fma.rn.f64 	%fd2061, %fd2059, %fd429, %fd2060;
	ld.global.nc.f64 	%fd2062, [%rd637+40];
	fma.rn.f64 	%fd2063, %fd2061, %fd429, %fd2062;
	ld.global.nc.f64 	%fd2064, [%rd637+48];
	fma.rn.f64 	%fd430, %fd2063, %fd429, %fd2064;
	fma.rn.f64 	%fd3671, %fd430, %fd3669, %fd3669;
	@%p189 bra 	$L__BB0_264;

	mov.f64 	%fd2065, 0d3FF0000000000000;
	fma.rn.f64 	%fd3671, %fd430, %fd429, %fd2065;

$L__BB0_264:
	and.b32  	%r828, %r205, 2;
	setp.eq.s32 	%p190, %r828, 0;
	@%p190 bra 	$L__BB0_266;

	mov.f64 	%fd2067, 0dBFF0000000000000;
	fma.rn.f64 	%fd3671, %fd3671, %fd2067, %fd1146;

$L__BB0_266:
	cvt.rn.f64.s32 	%fd3557, %r804;
	cvt.s64.s32 	%rd168, %r807;
	mul.wide.s32 	%rd638, %r807, 8;
	add.s64 	%rd639, %rd7, %rd638;
	mul.f64 	%fd2068, %fd421, %fd3671;
	st.local.f64 	[%rd639], %fd2068;
	st.local.u64 	[%rd8], %rd462;
	st.local.u64 	[%rd8+8], %rd462;
	st.local.u64 	[%rd8+16], %rd462;
	mul.f64 	%fd436, %fd44, %fd3557;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r829, %temp}, %fd436;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1242}, %fd436;
	}
	and.b32  	%r830, %r1242, 2147483647;
	setp.eq.s32 	%p191, %r830, 2146435072;
	setp.eq.s32 	%p192, %r829, 0;
	and.pred  	%p10, %p192, %p191;
	not.pred 	%p193, %p10;
	mov.f64 	%fd3672, %fd436;
	@%p193 bra 	$L__BB0_268;

	mul.rn.f64 	%fd3672, %fd436, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1242}, %fd3672;
	}

$L__BB0_268:
	mul.f64 	%fd2070, %fd3672, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1243, %fd2070;
	st.local.u32 	[%rd9], %r1243;
	cvt.rn.f64.s32 	%fd2071, %r1243;
	neg.f64 	%fd2072, %fd2071;
	fma.rn.f64 	%fd2074, %fd2072, %fd1333, %fd3672;
	fma.rn.f64 	%fd2076, %fd2072, %fd1335, %fd2074;
	fma.rn.f64 	%fd3673, %fd2072, %fd1337, %fd2076;
	and.b32  	%r831, %r1242, 2145386496;
	setp.lt.u32 	%p194, %r831, 1105199104;
	@%p194 bra 	$L__BB0_270;

	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3672;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3673, [retval0+0];
	} // callseq 53
	ld.local.u32 	%r1243, [%rd9];

$L__BB0_270:
	add.s32 	%r212, %r1243, 1;
	and.b32  	%r832, %r212, 1;
	shl.b32 	%r833, %r212, 3;
	and.b32  	%r834, %r833, 8;
	setp.eq.s32 	%p195, %r832, 0;
	selp.f64 	%fd2078, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p195;
	mul.wide.s32 	%rd642, %r834, 8;
	add.s64 	%rd644, %rd505, %rd642;
	ld.global.nc.f64 	%fd2079, [%rd644+8];
	mul.rn.f64 	%fd442, %fd3673, %fd3673;
	fma.rn.f64 	%fd2080, %fd2078, %fd442, %fd2079;
	ld.global.nc.f64 	%fd2081, [%rd644+16];
	fma.rn.f64 	%fd2082, %fd2080, %fd442, %fd2081;
	ld.global.nc.f64 	%fd2083, [%rd644+24];
	fma.rn.f64 	%fd2084, %fd2082, %fd442, %fd2083;
	ld.global.nc.f64 	%fd2085, [%rd644+32];
	fma.rn.f64 	%fd2086, %fd2084, %fd442, %fd2085;
	ld.global.nc.f64 	%fd2087, [%rd644+40];
	fma.rn.f64 	%fd2088, %fd2086, %fd442, %fd2087;
	ld.global.nc.f64 	%fd2089, [%rd644+48];
	fma.rn.f64 	%fd443, %fd2088, %fd442, %fd2089;
	fma.rn.f64 	%fd3675, %fd443, %fd3673, %fd3673;
	@%p195 bra 	$L__BB0_272;

	mov.f64 	%fd2090, 0d3FF0000000000000;
	fma.rn.f64 	%fd3675, %fd443, %fd442, %fd2090;

$L__BB0_272:
	and.b32  	%r835, %r212, 2;
	setp.eq.s32 	%p196, %r835, 0;
	@%p196 bra 	$L__BB0_274;

	mov.f64 	%fd2092, 0dBFF0000000000000;
	fma.rn.f64 	%fd3675, %fd3675, %fd2092, %fd1146;

$L__BB0_274:
	cvt.rn.f64.s32 	%fd3558, %r805;
	mul.f64 	%fd449, %fd45, %fd3558;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r836, %temp}, %fd449;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1244}, %fd449;
	}
	and.b32  	%r837, %r1244, 2147483647;
	setp.eq.s32 	%p197, %r837, 2146435072;
	setp.eq.s32 	%p198, %r836, 0;
	and.pred  	%p11, %p198, %p197;
	not.pred 	%p199, %p11;
	mov.f64 	%fd3676, %fd449;
	@%p199 bra 	$L__BB0_276;

	mul.rn.f64 	%fd3676, %fd449, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1244}, %fd3676;
	}

$L__BB0_276:
	mul.f64 	%fd2094, %fd3676, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1245, %fd2094;
	st.local.u32 	[%rd9], %r1245;
	cvt.rn.f64.s32 	%fd2095, %r1245;
	neg.f64 	%fd2096, %fd2095;
	fma.rn.f64 	%fd2098, %fd2096, %fd1333, %fd3676;
	fma.rn.f64 	%fd2100, %fd2096, %fd1335, %fd2098;
	fma.rn.f64 	%fd3677, %fd2096, %fd1337, %fd2100;
	and.b32  	%r838, %r1244, 2145386496;
	setp.lt.u32 	%p200, %r838, 1105199104;
	@%p200 bra 	$L__BB0_278;

	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3676;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3677, [retval0+0];
	} // callseq 54
	ld.local.u32 	%r1245, [%rd9];

$L__BB0_278:
	add.s32 	%r219, %r1245, 1;
	and.b32  	%r839, %r219, 1;
	shl.b32 	%r840, %r219, 3;
	and.b32  	%r841, %r840, 8;
	setp.eq.s32 	%p201, %r839, 0;
	selp.f64 	%fd2102, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p201;
	mul.wide.s32 	%rd646, %r841, 8;
	add.s64 	%rd648, %rd505, %rd646;
	ld.global.nc.f64 	%fd2103, [%rd648+8];
	mul.rn.f64 	%fd455, %fd3677, %fd3677;
	fma.rn.f64 	%fd2104, %fd2102, %fd455, %fd2103;
	ld.global.nc.f64 	%fd2105, [%rd648+16];
	fma.rn.f64 	%fd2106, %fd2104, %fd455, %fd2105;
	ld.global.nc.f64 	%fd2107, [%rd648+24];
	fma.rn.f64 	%fd2108, %fd2106, %fd455, %fd2107;
	ld.global.nc.f64 	%fd2109, [%rd648+32];
	fma.rn.f64 	%fd2110, %fd2108, %fd455, %fd2109;
	ld.global.nc.f64 	%fd2111, [%rd648+40];
	fma.rn.f64 	%fd2112, %fd2110, %fd455, %fd2111;
	ld.global.nc.f64 	%fd2113, [%rd648+48];
	fma.rn.f64 	%fd456, %fd2112, %fd455, %fd2113;
	fma.rn.f64 	%fd3679, %fd456, %fd3677, %fd3677;
	@%p201 bra 	$L__BB0_280;

	mov.f64 	%fd2114, 0d3FF0000000000000;
	fma.rn.f64 	%fd3679, %fd456, %fd455, %fd2114;

$L__BB0_280:
	and.b32  	%r842, %r219, 2;
	setp.eq.s32 	%p202, %r842, 0;
	@%p202 bra 	$L__BB0_282;

	mov.f64 	%fd2116, 0dBFF0000000000000;
	fma.rn.f64 	%fd3679, %fd3679, %fd2116, %fd1146;

$L__BB0_282:
	cvt.rn.f64.s32 	%fd3559, %r806;
	mul.f64 	%fd462, %fd3675, %fd3679;
	mul.f64 	%fd463, %fd46, %fd3559;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r843, %temp}, %fd463;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1246}, %fd463;
	}
	and.b32  	%r844, %r1246, 2147483647;
	setp.eq.s32 	%p203, %r844, 2146435072;
	setp.eq.s32 	%p204, %r843, 0;
	and.pred  	%p12, %p204, %p203;
	not.pred 	%p205, %p12;
	mov.f64 	%fd3680, %fd463;
	@%p205 bra 	$L__BB0_284;

	mul.rn.f64 	%fd3680, %fd463, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1246}, %fd3680;
	}

$L__BB0_284:
	mul.f64 	%fd2118, %fd3680, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1247, %fd2118;
	st.local.u32 	[%rd9], %r1247;
	cvt.rn.f64.s32 	%fd2119, %r1247;
	neg.f64 	%fd2120, %fd2119;
	fma.rn.f64 	%fd2122, %fd2120, %fd1333, %fd3680;
	fma.rn.f64 	%fd2124, %fd2120, %fd1335, %fd2122;
	fma.rn.f64 	%fd3681, %fd2120, %fd1337, %fd2124;
	and.b32  	%r845, %r1246, 2145386496;
	setp.lt.u32 	%p206, %r845, 1105199104;
	@%p206 bra 	$L__BB0_286;

	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3680;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3681, [retval0+0];
	} // callseq 55
	ld.local.u32 	%r1247, [%rd9];

$L__BB0_286:
	add.s32 	%r226, %r1247, 1;
	and.b32  	%r846, %r226, 1;
	shl.b32 	%r847, %r226, 3;
	and.b32  	%r848, %r847, 8;
	setp.eq.s32 	%p207, %r846, 0;
	selp.f64 	%fd2126, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p207;
	mul.wide.s32 	%rd650, %r848, 8;
	add.s64 	%rd652, %rd505, %rd650;
	ld.global.nc.f64 	%fd2127, [%rd652+8];
	mul.rn.f64 	%fd469, %fd3681, %fd3681;
	fma.rn.f64 	%fd2128, %fd2126, %fd469, %fd2127;
	ld.global.nc.f64 	%fd2129, [%rd652+16];
	fma.rn.f64 	%fd2130, %fd2128, %fd469, %fd2129;
	ld.global.nc.f64 	%fd2131, [%rd652+24];
	fma.rn.f64 	%fd2132, %fd2130, %fd469, %fd2131;
	ld.global.nc.f64 	%fd2133, [%rd652+32];
	fma.rn.f64 	%fd2134, %fd2132, %fd469, %fd2133;
	ld.global.nc.f64 	%fd2135, [%rd652+40];
	fma.rn.f64 	%fd2136, %fd2134, %fd469, %fd2135;
	ld.global.nc.f64 	%fd2137, [%rd652+48];
	fma.rn.f64 	%fd470, %fd2136, %fd469, %fd2137;
	fma.rn.f64 	%fd3683, %fd470, %fd3681, %fd3681;
	@%p207 bra 	$L__BB0_288;

	mov.f64 	%fd2138, 0d3FF0000000000000;
	fma.rn.f64 	%fd3683, %fd470, %fd469, %fd2138;

$L__BB0_288:
	and.b32  	%r849, %r226, 2;
	setp.eq.s32 	%p208, %r849, 0;
	@%p208 bra 	$L__BB0_290;

	mov.f64 	%fd2140, 0dBFF0000000000000;
	fma.rn.f64 	%fd3683, %fd3683, %fd2140, %fd1146;

$L__BB0_290:
	cvt.rn.f64.s32 	%fd3534, %r804;
	mul.f64 	%fd3684, %fd47, %fd3534;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1248}, %fd3684;
	}
	sub.f64 	%fd3532, %fd48, %fd45;
	sub.f64 	%fd3531, %fd49, %fd46;
	shl.b64 	%rd653, %rd168, 3;
	add.s64 	%rd654, %rd8, %rd653;
	mul.f64 	%fd2141, %fd462, %fd3683;
	st.local.f64 	[%rd654], %fd2141;
	ld.local.f64 	%fd2142, [%rd8];
	ld.local.f64 	%fd2143, [%rd7];
	sub.f64 	%fd2144, %fd2143, %fd2142;
	ld.local.f64 	%fd2145, [%rd8+8];
	ld.local.f64 	%fd2146, [%rd7+8];
	sub.f64 	%fd2147, %fd2146, %fd2145;
	ld.local.f64 	%fd2148, [%rd8+16];
	ld.local.f64 	%fd2149, [%rd7+16];
	sub.f64 	%fd2150, %fd2149, %fd2148;
	mul.f64 	%fd2151, %fd3531, %fd2150;
	fma.rn.f64 	%fd2152, %fd3532, %fd2147, %fd2151;
	fma.rn.f64 	%fd476, %fd51, %fd2144, %fd2152;
	st.local.u64 	[%rd1], %rd462;
	st.local.u64 	[%rd1+8], %rd462;
	st.local.u64 	[%rd1+16], %rd462;
	@%p175 bra 	$L__BB0_292;

	mul.rn.f64 	%fd3684, %fd394, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1248}, %fd3684;
	}

$L__BB0_292:
	mul.f64 	%fd2154, %fd3684, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1249, %fd2154;
	st.local.u32 	[%rd9], %r1249;
	cvt.rn.f64.s32 	%fd2155, %r1249;
	neg.f64 	%fd2156, %fd2155;
	fma.rn.f64 	%fd2158, %fd2156, %fd1333, %fd3684;
	fma.rn.f64 	%fd2160, %fd2156, %fd1335, %fd2158;
	fma.rn.f64 	%fd3685, %fd2156, %fd1337, %fd2160;
	and.b32  	%r850, %r1248, 2145386496;
	setp.lt.u32 	%p210, %r850, 1105199104;
	@%p210 bra 	$L__BB0_294;

	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3684;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3685, [retval0+0];
	} // callseq 56
	ld.local.u32 	%r1249, [%rd9];

$L__BB0_294:
	add.s32 	%r232, %r1249, 1;
	and.b32  	%r851, %r232, 1;
	shl.b32 	%r852, %r232, 3;
	and.b32  	%r853, %r852, 8;
	setp.eq.s32 	%p211, %r851, 0;
	selp.f64 	%fd2162, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p211;
	mul.wide.s32 	%rd657, %r853, 8;
	add.s64 	%rd659, %rd505, %rd657;
	ld.global.nc.f64 	%fd2163, [%rd659+8];
	mul.rn.f64 	%fd482, %fd3685, %fd3685;
	fma.rn.f64 	%fd2164, %fd2162, %fd482, %fd2163;
	ld.global.nc.f64 	%fd2165, [%rd659+16];
	fma.rn.f64 	%fd2166, %fd2164, %fd482, %fd2165;
	ld.global.nc.f64 	%fd2167, [%rd659+24];
	fma.rn.f64 	%fd2168, %fd2166, %fd482, %fd2167;
	ld.global.nc.f64 	%fd2169, [%rd659+32];
	fma.rn.f64 	%fd2170, %fd2168, %fd482, %fd2169;
	ld.global.nc.f64 	%fd2171, [%rd659+40];
	fma.rn.f64 	%fd2172, %fd2170, %fd482, %fd2171;
	ld.global.nc.f64 	%fd2173, [%rd659+48];
	fma.rn.f64 	%fd483, %fd2172, %fd482, %fd2173;
	fma.rn.f64 	%fd3687, %fd483, %fd3685, %fd3685;
	@%p211 bra 	$L__BB0_296;

	mov.f64 	%fd2174, 0d3FF0000000000000;
	fma.rn.f64 	%fd3687, %fd483, %fd482, %fd2174;

$L__BB0_296:
	and.b32  	%r854, %r232, 2;
	setp.eq.s32 	%p212, %r854, 0;
	@%p212 bra 	$L__BB0_298;

	mov.f64 	%fd2176, 0dBFF0000000000000;
	fma.rn.f64 	%fd3687, %fd3687, %fd2176, %fd1146;

$L__BB0_298:
	cvt.rn.f64.s32 	%fd3536, %r805;
	mul.f64 	%fd3688, %fd48, %fd3536;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1250}, %fd3688;
	}
	@%p181 bra 	$L__BB0_300;

	mul.rn.f64 	%fd3688, %fd408, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1250}, %fd3688;
	}

$L__BB0_300:
	mul.f64 	%fd2178, %fd3688, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1251, %fd2178;
	st.local.u32 	[%rd9], %r1251;
	cvt.rn.f64.s32 	%fd2179, %r1251;
	neg.f64 	%fd2180, %fd2179;
	fma.rn.f64 	%fd2182, %fd2180, %fd1333, %fd3688;
	fma.rn.f64 	%fd2184, %fd2180, %fd1335, %fd2182;
	fma.rn.f64 	%fd3689, %fd2180, %fd1337, %fd2184;
	and.b32  	%r855, %r1250, 2145386496;
	setp.lt.u32 	%p214, %r855, 1105199104;
	@%p214 bra 	$L__BB0_302;

	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3688;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3689, [retval0+0];
	} // callseq 57
	ld.local.u32 	%r1251, [%rd9];

$L__BB0_302:
	add.s32 	%r238, %r1251, 1;
	and.b32  	%r856, %r238, 1;
	shl.b32 	%r857, %r238, 3;
	and.b32  	%r858, %r857, 8;
	setp.eq.s32 	%p215, %r856, 0;
	selp.f64 	%fd2186, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p215;
	mul.wide.s32 	%rd661, %r858, 8;
	add.s64 	%rd663, %rd505, %rd661;
	ld.global.nc.f64 	%fd2187, [%rd663+8];
	mul.rn.f64 	%fd494, %fd3689, %fd3689;
	fma.rn.f64 	%fd2188, %fd2186, %fd494, %fd2187;
	ld.global.nc.f64 	%fd2189, [%rd663+16];
	fma.rn.f64 	%fd2190, %fd2188, %fd494, %fd2189;
	ld.global.nc.f64 	%fd2191, [%rd663+24];
	fma.rn.f64 	%fd2192, %fd2190, %fd494, %fd2191;
	ld.global.nc.f64 	%fd2193, [%rd663+32];
	fma.rn.f64 	%fd2194, %fd2192, %fd494, %fd2193;
	ld.global.nc.f64 	%fd2195, [%rd663+40];
	fma.rn.f64 	%fd2196, %fd2194, %fd494, %fd2195;
	ld.global.nc.f64 	%fd2197, [%rd663+48];
	fma.rn.f64 	%fd495, %fd2196, %fd494, %fd2197;
	fma.rn.f64 	%fd3691, %fd495, %fd3689, %fd3689;
	@%p215 bra 	$L__BB0_304;

	mov.f64 	%fd2198, 0d3FF0000000000000;
	fma.rn.f64 	%fd3691, %fd495, %fd494, %fd2198;

$L__BB0_304:
	and.b32  	%r859, %r238, 2;
	setp.eq.s32 	%p216, %r859, 0;
	@%p216 bra 	$L__BB0_306;

	mov.f64 	%fd2200, 0dBFF0000000000000;
	fma.rn.f64 	%fd3691, %fd3691, %fd2200, %fd1146;

$L__BB0_306:
	cvt.rn.f64.s32 	%fd3538, %r806;
	mul.f64 	%fd3692, %fd49, %fd3538;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1252}, %fd3692;
	}
	mul.f64 	%fd2201, %fd54, %fd138;
	mul.f64 	%fd501, %fd54, %fd2201;
	mul.f64 	%fd502, %fd3687, %fd3691;
	@%p187 bra 	$L__BB0_308;

	mul.rn.f64 	%fd3692, %fd423, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1252}, %fd3692;
	}

$L__BB0_308:
	mul.f64 	%fd2203, %fd3692, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1253, %fd2203;
	st.local.u32 	[%rd9], %r1253;
	cvt.rn.f64.s32 	%fd2204, %r1253;
	neg.f64 	%fd2205, %fd2204;
	fma.rn.f64 	%fd2207, %fd2205, %fd1333, %fd3692;
	fma.rn.f64 	%fd2209, %fd2205, %fd1335, %fd2207;
	fma.rn.f64 	%fd3693, %fd2205, %fd1337, %fd2209;
	and.b32  	%r860, %r1252, 2145386496;
	setp.lt.u32 	%p218, %r860, 1105199104;
	@%p218 bra 	$L__BB0_310;

	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3692;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3693, [retval0+0];
	} // callseq 58
	ld.local.u32 	%r1253, [%rd9];

$L__BB0_310:
	add.s32 	%r244, %r1253, 1;
	and.b32  	%r861, %r244, 1;
	shl.b32 	%r862, %r244, 3;
	and.b32  	%r863, %r862, 8;
	setp.eq.s32 	%p219, %r861, 0;
	selp.f64 	%fd2211, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p219;
	mul.wide.s32 	%rd665, %r863, 8;
	add.s64 	%rd667, %rd505, %rd665;
	ld.global.nc.f64 	%fd2212, [%rd667+8];
	mul.rn.f64 	%fd508, %fd3693, %fd3693;
	fma.rn.f64 	%fd2213, %fd2211, %fd508, %fd2212;
	ld.global.nc.f64 	%fd2214, [%rd667+16];
	fma.rn.f64 	%fd2215, %fd2213, %fd508, %fd2214;
	ld.global.nc.f64 	%fd2216, [%rd667+24];
	fma.rn.f64 	%fd2217, %fd2215, %fd508, %fd2216;
	ld.global.nc.f64 	%fd2218, [%rd667+32];
	fma.rn.f64 	%fd2219, %fd2217, %fd508, %fd2218;
	ld.global.nc.f64 	%fd2220, [%rd667+40];
	fma.rn.f64 	%fd2221, %fd2219, %fd508, %fd2220;
	ld.global.nc.f64 	%fd2222, [%rd667+48];
	fma.rn.f64 	%fd509, %fd2221, %fd508, %fd2222;
	fma.rn.f64 	%fd3695, %fd509, %fd3693, %fd3693;
	@%p219 bra 	$L__BB0_312;

	mov.f64 	%fd2223, 0d3FF0000000000000;
	fma.rn.f64 	%fd3695, %fd509, %fd508, %fd2223;

$L__BB0_312:
	and.b32  	%r864, %r244, 2;
	setp.eq.s32 	%p220, %r864, 0;
	@%p220 bra 	$L__BB0_314;

	mov.f64 	%fd2225, 0dBFF0000000000000;
	fma.rn.f64 	%fd3695, %fd3695, %fd2225, %fd1146;

$L__BB0_314:
	cvt.rn.f64.s32 	%fd3540, %r804;
	mul.f64 	%fd3696, %fd44, %fd3540;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd3696;
	}
	add.s64 	%rd669, %rd1, %rd653;
	mul.f64 	%fd2226, %fd502, %fd3695;
	st.local.f64 	[%rd669], %fd2226;
	st.local.u64 	[%rd24], %rd462;
	st.local.u64 	[%rd24+8], %rd462;
	st.local.u64 	[%rd24+16], %rd462;
	@%p193 bra 	$L__BB0_316;

	mul.rn.f64 	%fd3696, %fd436, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd3696;
	}

$L__BB0_316:
	mul.f64 	%fd2228, %fd3696, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1255, %fd2228;
	st.local.u32 	[%rd9], %r1255;
	cvt.rn.f64.s32 	%fd2229, %r1255;
	neg.f64 	%fd2230, %fd2229;
	fma.rn.f64 	%fd2232, %fd2230, %fd1333, %fd3696;
	fma.rn.f64 	%fd2234, %fd2230, %fd1335, %fd2232;
	fma.rn.f64 	%fd3697, %fd2230, %fd1337, %fd2234;
	and.b32  	%r865, %r1254, 2145386496;
	setp.lt.u32 	%p222, %r865, 1105199104;
	@%p222 bra 	$L__BB0_318;

	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3696;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3697, [retval0+0];
	} // callseq 59
	ld.local.u32 	%r1255, [%rd9];

$L__BB0_318:
	add.s32 	%r250, %r1255, 1;
	and.b32  	%r866, %r250, 1;
	shl.b32 	%r867, %r250, 3;
	and.b32  	%r868, %r867, 8;
	setp.eq.s32 	%p223, %r866, 0;
	selp.f64 	%fd2236, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p223;
	mul.wide.s32 	%rd672, %r868, 8;
	add.s64 	%rd674, %rd505, %rd672;
	ld.global.nc.f64 	%fd2237, [%rd674+8];
	mul.rn.f64 	%fd520, %fd3697, %fd3697;
	fma.rn.f64 	%fd2238, %fd2236, %fd520, %fd2237;
	ld.global.nc.f64 	%fd2239, [%rd674+16];
	fma.rn.f64 	%fd2240, %fd2238, %fd520, %fd2239;
	ld.global.nc.f64 	%fd2241, [%rd674+24];
	fma.rn.f64 	%fd2242, %fd2240, %fd520, %fd2241;
	ld.global.nc.f64 	%fd2243, [%rd674+32];
	fma.rn.f64 	%fd2244, %fd2242, %fd520, %fd2243;
	ld.global.nc.f64 	%fd2245, [%rd674+40];
	fma.rn.f64 	%fd2246, %fd2244, %fd520, %fd2245;
	ld.global.nc.f64 	%fd2247, [%rd674+48];
	fma.rn.f64 	%fd521, %fd2246, %fd520, %fd2247;
	fma.rn.f64 	%fd3699, %fd521, %fd3697, %fd3697;
	@%p223 bra 	$L__BB0_320;

	mov.f64 	%fd2248, 0d3FF0000000000000;
	fma.rn.f64 	%fd3699, %fd521, %fd520, %fd2248;

$L__BB0_320:
	and.b32  	%r869, %r250, 2;
	setp.eq.s32 	%p224, %r869, 0;
	@%p224 bra 	$L__BB0_322;

	mov.f64 	%fd2250, 0dBFF0000000000000;
	fma.rn.f64 	%fd3699, %fd3699, %fd2250, %fd1146;

$L__BB0_322:
	cvt.rn.f64.s32 	%fd3542, %r805;
	mul.f64 	%fd3700, %fd45, %fd3542;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1256}, %fd3700;
	}
	@%p199 bra 	$L__BB0_324;

	mul.rn.f64 	%fd3700, %fd449, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1256}, %fd3700;
	}

$L__BB0_324:
	mul.f64 	%fd2252, %fd3700, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1257, %fd2252;
	st.local.u32 	[%rd9], %r1257;
	cvt.rn.f64.s32 	%fd2253, %r1257;
	neg.f64 	%fd2254, %fd2253;
	fma.rn.f64 	%fd2256, %fd2254, %fd1333, %fd3700;
	fma.rn.f64 	%fd2258, %fd2254, %fd1335, %fd2256;
	fma.rn.f64 	%fd3701, %fd2254, %fd1337, %fd2258;
	and.b32  	%r870, %r1256, 2145386496;
	setp.lt.u32 	%p226, %r870, 1105199104;
	@%p226 bra 	$L__BB0_326;

	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3700;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3701, [retval0+0];
	} // callseq 60
	ld.local.u32 	%r1257, [%rd9];

$L__BB0_326:
	add.s32 	%r256, %r1257, 1;
	and.b32  	%r871, %r256, 1;
	shl.b32 	%r872, %r256, 3;
	and.b32  	%r873, %r872, 8;
	setp.eq.s32 	%p227, %r871, 0;
	selp.f64 	%fd2260, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p227;
	mul.wide.s32 	%rd676, %r873, 8;
	add.s64 	%rd678, %rd505, %rd676;
	ld.global.nc.f64 	%fd2261, [%rd678+8];
	mul.rn.f64 	%fd532, %fd3701, %fd3701;
	fma.rn.f64 	%fd2262, %fd2260, %fd532, %fd2261;
	ld.global.nc.f64 	%fd2263, [%rd678+16];
	fma.rn.f64 	%fd2264, %fd2262, %fd532, %fd2263;
	ld.global.nc.f64 	%fd2265, [%rd678+24];
	fma.rn.f64 	%fd2266, %fd2264, %fd532, %fd2265;
	ld.global.nc.f64 	%fd2267, [%rd678+32];
	fma.rn.f64 	%fd2268, %fd2266, %fd532, %fd2267;
	ld.global.nc.f64 	%fd2269, [%rd678+40];
	fma.rn.f64 	%fd2270, %fd2268, %fd532, %fd2269;
	ld.global.nc.f64 	%fd2271, [%rd678+48];
	fma.rn.f64 	%fd533, %fd2270, %fd532, %fd2271;
	fma.rn.f64 	%fd3703, %fd533, %fd3701, %fd3701;
	@%p227 bra 	$L__BB0_328;

	mov.f64 	%fd2272, 0d3FF0000000000000;
	fma.rn.f64 	%fd3703, %fd533, %fd532, %fd2272;

$L__BB0_328:
	and.b32  	%r874, %r256, 2;
	setp.eq.s32 	%p228, %r874, 0;
	@%p228 bra 	$L__BB0_330;

	mov.f64 	%fd2274, 0dBFF0000000000000;
	fma.rn.f64 	%fd3703, %fd3703, %fd2274, %fd1146;

$L__BB0_330:
	cvt.rn.f64.s32 	%fd3544, %r806;
	mul.f64 	%fd3704, %fd46, %fd3544;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1258}, %fd3704;
	}
	mul.f64 	%fd539, %fd3699, %fd3703;
	@%p205 bra 	$L__BB0_332;

	mul.rn.f64 	%fd3704, %fd463, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1258}, %fd3704;
	}

$L__BB0_332:
	mul.f64 	%fd2276, %fd3704, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1259, %fd2276;
	st.local.u32 	[%rd9], %r1259;
	cvt.rn.f64.s32 	%fd2277, %r1259;
	neg.f64 	%fd2278, %fd2277;
	fma.rn.f64 	%fd2280, %fd2278, %fd1333, %fd3704;
	fma.rn.f64 	%fd2282, %fd2278, %fd1335, %fd2280;
	fma.rn.f64 	%fd3705, %fd2278, %fd1337, %fd2282;
	and.b32  	%r875, %r1258, 2145386496;
	setp.lt.u32 	%p230, %r875, 1105199104;
	@%p230 bra 	$L__BB0_334;

	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3704;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd217;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3705, [retval0+0];
	} // callseq 61
	ld.local.u32 	%r1259, [%rd9];

$L__BB0_334:
	add.s32 	%r262, %r1259, 1;
	and.b32  	%r876, %r262, 1;
	shl.b32 	%r877, %r262, 3;
	and.b32  	%r878, %r877, 8;
	setp.eq.s32 	%p231, %r876, 0;
	selp.f64 	%fd2284, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p231;
	mul.wide.s32 	%rd680, %r878, 8;
	add.s64 	%rd682, %rd505, %rd680;
	ld.global.nc.f64 	%fd2285, [%rd682+8];
	mul.rn.f64 	%fd545, %fd3705, %fd3705;
	fma.rn.f64 	%fd2286, %fd2284, %fd545, %fd2285;
	ld.global.nc.f64 	%fd2287, [%rd682+16];
	fma.rn.f64 	%fd2288, %fd2286, %fd545, %fd2287;
	ld.global.nc.f64 	%fd2289, [%rd682+24];
	fma.rn.f64 	%fd2290, %fd2288, %fd545, %fd2289;
	ld.global.nc.f64 	%fd2291, [%rd682+32];
	fma.rn.f64 	%fd2292, %fd2290, %fd545, %fd2291;
	ld.global.nc.f64 	%fd2293, [%rd682+40];
	fma.rn.f64 	%fd2294, %fd2292, %fd545, %fd2293;
	ld.global.nc.f64 	%fd2295, [%rd682+48];
	fma.rn.f64 	%fd546, %fd2294, %fd545, %fd2295;
	fma.rn.f64 	%fd3707, %fd546, %fd3705, %fd3705;
	@%p231 bra 	$L__BB0_336;

	mov.f64 	%fd2296, 0d3FF0000000000000;
	fma.rn.f64 	%fd3707, %fd546, %fd545, %fd2296;

$L__BB0_336:
	and.b32  	%r879, %r262, 2;
	setp.eq.s32 	%p232, %r879, 0;
	@%p232 bra 	$L__BB0_338;

	mov.f64 	%fd2298, 0dBFF0000000000000;
	fma.rn.f64 	%fd3707, %fd3707, %fd2298, %fd1146;

$L__BB0_338:
	sub.f64 	%fd3546, %fd48, %fd45;
	sub.f64 	%fd3545, %fd49, %fd46;
	add.s64 	%rd689, %rd24, %rd653;
	mul.f64 	%fd2300, %fd539, %fd3707;
	st.local.f64 	[%rd689], %fd2300;
	mul.f64 	%fd2301, %fd51, 0dBFCE8EC8A4AEACC4;
	mul.f64 	%fd2302, %fd2301, %fd476;
	div.rn.f64 	%fd2303, %fd2302, %fd501;
	ld.local.f64 	%fd2304, [%rd24];
	ld.local.f64 	%fd2305, [%rd1];
	sub.f64 	%fd2306, %fd2305, %fd2304;
	mul.f64 	%fd2307, %fd2306, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd2308, %fd2307, %fd138;
	add.f64 	%fd2309, %fd2303, %fd2308;
	mul.f64 	%fd2310, %fd3546, 0dBFCE8EC8A4AEACC4;
	mul.f64 	%fd2311, %fd2310, %fd476;
	div.rn.f64 	%fd2312, %fd2311, %fd501;
	ld.local.f64 	%fd2313, [%rd24+8];
	ld.local.f64 	%fd2314, [%rd1+8];
	sub.f64 	%fd2315, %fd2314, %fd2313;
	mul.f64 	%fd2316, %fd2315, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd2317, %fd2316, %fd138;
	add.f64 	%fd2318, %fd2312, %fd2317;
	mul.f64 	%fd2319, %fd3545, 0dBFCE8EC8A4AEACC4;
	mul.f64 	%fd2320, %fd2319, %fd476;
	div.rn.f64 	%fd2321, %fd2320, %fd501;
	ld.local.f64 	%fd2322, [%rd24+16];
	ld.local.f64 	%fd2323, [%rd1+16];
	sub.f64 	%fd2324, %fd2323, %fd2322;
	mul.f64 	%fd2325, %fd2324, 0d3FB45F306DC9C883;
	div.rn.f64 	%fd2326, %fd2325, %fd138;
	add.f64 	%fd2327, %fd2321, %fd2326;
	mul.f64 	%fd2328, %fd2318, %fd43;
	mul.f64 	%fd2329, %fd2327, %fd42;
	sub.f64 	%fd2330, %fd2328, %fd2329;
	mul.f64 	%fd2331, %fd2327, %fd41;
	mul.f64 	%fd2332, %fd2309, %fd43;
	sub.f64 	%fd2333, %fd2331, %fd2332;
	mul.f64 	%fd2334, %fd2309, %fd42;
	mul.f64 	%fd2335, %fd2318, %fd41;
	sub.f64 	%fd2336, %fd2334, %fd2335;
	mul.f64 	%fd2337, %fd2336, %fd40;
	fma.rn.f64 	%fd2338, %fd2333, %fd39, %fd2337;
	fma.rn.f64 	%fd2339, %fd2330, %fd38, %fd2338;
	ld.local.f64 	%fd2340, [%rd159];
	fma.rn.f64 	%fd3877, %fd1960, %fd2339, %fd2340;
	st.local.f64 	[%rd159], %fd3877;
	// begin inline asm
	ld.global.nc.f64 %fd2299, [%rd492];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r880, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r881, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r882, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r883, [%rd151];
	// end inline asm
	st.local.u64 	[%rd7], %rd462;
	st.local.u64 	[%rd7+8], %rd462;
	st.local.u64 	[%rd7+16], %rd462;
	cvt.rn.f64.s32 	%fd554, %r880;
	mul.f64 	%fd3708, %fd44, %fd554;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r884, %temp}, %fd3708;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1260}, %fd3708;
	}
	and.b32  	%r885, %r1260, 2147483647;
	setp.ne.s32 	%p233, %r885, 2146435072;
	setp.ne.s32 	%p234, %r884, 0;
	or.pred  	%p235, %p234, %p233;
	@%p235 bra 	$L__BB0_340;

	mul.rn.f64 	%fd3708, %fd3708, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1260}, %fd3708;
	}

$L__BB0_340:
	mul.f64 	%fd2342, %fd3708, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1261, %fd2342;
	st.local.u32 	[%rd1], %r1261;
	cvt.rn.f64.s32 	%fd2343, %r1261;
	neg.f64 	%fd2344, %fd2343;
	fma.rn.f64 	%fd2346, %fd2344, %fd1333, %fd3708;
	fma.rn.f64 	%fd2348, %fd2344, %fd1335, %fd2346;
	fma.rn.f64 	%fd3709, %fd2344, %fd1337, %fd2348;
	and.b32  	%r886, %r1260, 2145386496;
	setp.lt.u32 	%p236, %r886, 1105199104;
	@%p236 bra 	$L__BB0_342;

	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3708;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3709, [retval0+0];
	} // callseq 62
	ld.local.u32 	%r1261, [%rd1];

$L__BB0_342:
	add.s32 	%r272, %r1261, 1;
	and.b32  	%r887, %r272, 1;
	shl.b32 	%r888, %r272, 3;
	and.b32  	%r889, %r888, 8;
	setp.eq.s32 	%p237, %r887, 0;
	selp.f64 	%fd2350, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p237;
	mul.wide.s32 	%rd692, %r889, 8;
	add.s64 	%rd694, %rd505, %rd692;
	ld.global.nc.f64 	%fd2351, [%rd694+8];
	mul.rn.f64 	%fd561, %fd3709, %fd3709;
	fma.rn.f64 	%fd2352, %fd2350, %fd561, %fd2351;
	ld.global.nc.f64 	%fd2353, [%rd694+16];
	fma.rn.f64 	%fd2354, %fd2352, %fd561, %fd2353;
	ld.global.nc.f64 	%fd2355, [%rd694+24];
	fma.rn.f64 	%fd2356, %fd2354, %fd561, %fd2355;
	ld.global.nc.f64 	%fd2357, [%rd694+32];
	fma.rn.f64 	%fd2358, %fd2356, %fd561, %fd2357;
	ld.global.nc.f64 	%fd2359, [%rd694+40];
	fma.rn.f64 	%fd2360, %fd2358, %fd561, %fd2359;
	ld.global.nc.f64 	%fd2361, [%rd694+48];
	fma.rn.f64 	%fd562, %fd2360, %fd561, %fd2361;
	fma.rn.f64 	%fd3711, %fd562, %fd3709, %fd3709;
	@%p237 bra 	$L__BB0_344;

	mov.f64 	%fd2362, 0d3FF0000000000000;
	fma.rn.f64 	%fd3711, %fd562, %fd561, %fd2362;

$L__BB0_344:
	and.b32  	%r890, %r272, 2;
	setp.eq.s32 	%p238, %r890, 0;
	@%p238 bra 	$L__BB0_346;

	mov.f64 	%fd2364, 0dBFF0000000000000;
	fma.rn.f64 	%fd3711, %fd3711, %fd2364, %fd1146;

$L__BB0_346:
	cvt.rn.f64.s32 	%fd568, %r881;
	mul.f64 	%fd3712, %fd45, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r891, %temp}, %fd3712;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1262}, %fd3712;
	}
	and.b32  	%r892, %r1262, 2147483647;
	setp.ne.s32 	%p239, %r892, 2146435072;
	setp.ne.s32 	%p240, %r891, 0;
	or.pred  	%p241, %p240, %p239;
	@%p241 bra 	$L__BB0_348;

	mul.rn.f64 	%fd3712, %fd3712, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1262}, %fd3712;
	}

$L__BB0_348:
	mul.f64 	%fd2366, %fd3712, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1263, %fd2366;
	st.local.u32 	[%rd1], %r1263;
	cvt.rn.f64.s32 	%fd2367, %r1263;
	neg.f64 	%fd2368, %fd2367;
	fma.rn.f64 	%fd2370, %fd2368, %fd1333, %fd3712;
	fma.rn.f64 	%fd2372, %fd2368, %fd1335, %fd2370;
	fma.rn.f64 	%fd3713, %fd2368, %fd1337, %fd2372;
	and.b32  	%r893, %r1262, 2145386496;
	setp.lt.u32 	%p242, %r893, 1105199104;
	@%p242 bra 	$L__BB0_350;

	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3712;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3713, [retval0+0];
	} // callseq 63
	ld.local.u32 	%r1263, [%rd1];

$L__BB0_350:
	add.s32 	%r279, %r1263, 1;
	and.b32  	%r894, %r279, 1;
	shl.b32 	%r895, %r279, 3;
	and.b32  	%r896, %r895, 8;
	setp.eq.s32 	%p243, %r894, 0;
	selp.f64 	%fd2374, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p243;
	mul.wide.s32 	%rd696, %r896, 8;
	add.s64 	%rd698, %rd505, %rd696;
	ld.global.nc.f64 	%fd2375, [%rd698+8];
	mul.rn.f64 	%fd575, %fd3713, %fd3713;
	fma.rn.f64 	%fd2376, %fd2374, %fd575, %fd2375;
	ld.global.nc.f64 	%fd2377, [%rd698+16];
	fma.rn.f64 	%fd2378, %fd2376, %fd575, %fd2377;
	ld.global.nc.f64 	%fd2379, [%rd698+24];
	fma.rn.f64 	%fd2380, %fd2378, %fd575, %fd2379;
	ld.global.nc.f64 	%fd2381, [%rd698+32];
	fma.rn.f64 	%fd2382, %fd2380, %fd575, %fd2381;
	ld.global.nc.f64 	%fd2383, [%rd698+40];
	fma.rn.f64 	%fd2384, %fd2382, %fd575, %fd2383;
	ld.global.nc.f64 	%fd2385, [%rd698+48];
	fma.rn.f64 	%fd576, %fd2384, %fd575, %fd2385;
	fma.rn.f64 	%fd3715, %fd576, %fd3713, %fd3713;
	@%p243 bra 	$L__BB0_352;

	mov.f64 	%fd2386, 0d3FF0000000000000;
	fma.rn.f64 	%fd3715, %fd576, %fd575, %fd2386;

$L__BB0_352:
	and.b32  	%r897, %r279, 2;
	setp.eq.s32 	%p244, %r897, 0;
	@%p244 bra 	$L__BB0_354;

	mov.f64 	%fd2388, 0dBFF0000000000000;
	fma.rn.f64 	%fd3715, %fd3715, %fd2388, %fd1146;

$L__BB0_354:
	mul.f64 	%fd582, %fd3711, %fd3715;
	cvt.rn.f64.s32 	%fd583, %r882;
	mul.f64 	%fd3716, %fd46, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r898, %temp}, %fd3716;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1264}, %fd3716;
	}
	and.b32  	%r899, %r1264, 2147483647;
	setp.ne.s32 	%p245, %r899, 2146435072;
	setp.ne.s32 	%p246, %r898, 0;
	or.pred  	%p247, %p246, %p245;
	@%p247 bra 	$L__BB0_356;

	mul.rn.f64 	%fd3716, %fd3716, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1264}, %fd3716;
	}

$L__BB0_356:
	mul.f64 	%fd2390, %fd3716, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1265, %fd2390;
	st.local.u32 	[%rd1], %r1265;
	cvt.rn.f64.s32 	%fd2391, %r1265;
	neg.f64 	%fd2392, %fd2391;
	fma.rn.f64 	%fd2394, %fd2392, %fd1333, %fd3716;
	fma.rn.f64 	%fd2396, %fd2392, %fd1335, %fd2394;
	fma.rn.f64 	%fd3717, %fd2392, %fd1337, %fd2396;
	and.b32  	%r900, %r1264, 2145386496;
	setp.lt.u32 	%p248, %r900, 1105199104;
	@%p248 bra 	$L__BB0_358;

	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3716;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3717, [retval0+0];
	} // callseq 64
	ld.local.u32 	%r1265, [%rd1];

$L__BB0_358:
	add.s32 	%r286, %r1265, 1;
	and.b32  	%r901, %r286, 1;
	shl.b32 	%r902, %r286, 3;
	and.b32  	%r903, %r902, 8;
	setp.eq.s32 	%p249, %r901, 0;
	selp.f64 	%fd2398, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p249;
	mul.wide.s32 	%rd700, %r903, 8;
	add.s64 	%rd702, %rd505, %rd700;
	ld.global.nc.f64 	%fd2399, [%rd702+8];
	mul.rn.f64 	%fd590, %fd3717, %fd3717;
	fma.rn.f64 	%fd2400, %fd2398, %fd590, %fd2399;
	ld.global.nc.f64 	%fd2401, [%rd702+16];
	fma.rn.f64 	%fd2402, %fd2400, %fd590, %fd2401;
	ld.global.nc.f64 	%fd2403, [%rd702+24];
	fma.rn.f64 	%fd2404, %fd2402, %fd590, %fd2403;
	ld.global.nc.f64 	%fd2405, [%rd702+32];
	fma.rn.f64 	%fd2406, %fd2404, %fd590, %fd2405;
	ld.global.nc.f64 	%fd2407, [%rd702+40];
	fma.rn.f64 	%fd2408, %fd2406, %fd590, %fd2407;
	ld.global.nc.f64 	%fd2409, [%rd702+48];
	fma.rn.f64 	%fd591, %fd2408, %fd590, %fd2409;
	fma.rn.f64 	%fd3719, %fd591, %fd3717, %fd3717;
	@%p249 bra 	$L__BB0_360;

	mov.f64 	%fd2410, 0d3FF0000000000000;
	fma.rn.f64 	%fd3719, %fd591, %fd590, %fd2410;

$L__BB0_360:
	and.b32  	%r904, %r286, 2;
	setp.eq.s32 	%p250, %r904, 0;
	@%p250 bra 	$L__BB0_362;

	mov.f64 	%fd2412, 0dBFF0000000000000;
	fma.rn.f64 	%fd3719, %fd3719, %fd2412, %fd1146;

$L__BB0_362:
	cvt.s64.s32 	%rd173, %r883;
	mul.wide.s32 	%rd703, %r883, 8;
	add.s64 	%rd704, %rd7, %rd703;
	mul.f64 	%fd2413, %fd582, %fd3719;
	st.local.f64 	[%rd704], %fd2413;
	st.local.u64 	[%rd8], %rd462;
	st.local.u64 	[%rd8+8], %rd462;
	st.local.u64 	[%rd8+16], %rd462;
	mul.f64 	%fd3720, %fd47, %fd554;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r905, %temp}, %fd3720;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1266}, %fd3720;
	}
	and.b32  	%r906, %r1266, 2147483647;
	setp.ne.s32 	%p251, %r906, 2146435072;
	setp.ne.s32 	%p252, %r905, 0;
	or.pred  	%p253, %p252, %p251;
	@%p253 bra 	$L__BB0_364;

	mul.rn.f64 	%fd3720, %fd3720, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1266}, %fd3720;
	}

$L__BB0_364:
	mul.f64 	%fd2415, %fd3720, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1267, %fd2415;
	st.local.u32 	[%rd1], %r1267;
	cvt.rn.f64.s32 	%fd2416, %r1267;
	neg.f64 	%fd2417, %fd2416;
	fma.rn.f64 	%fd2419, %fd2417, %fd1333, %fd3720;
	fma.rn.f64 	%fd2421, %fd2417, %fd1335, %fd2419;
	fma.rn.f64 	%fd3721, %fd2417, %fd1337, %fd2421;
	and.b32  	%r907, %r1266, 2145386496;
	setp.lt.u32 	%p254, %r907, 1105199104;
	@%p254 bra 	$L__BB0_366;

	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3720;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3721, [retval0+0];
	} // callseq 65
	ld.local.u32 	%r1267, [%rd1];

$L__BB0_366:
	add.s32 	%r293, %r1267, 1;
	and.b32  	%r908, %r293, 1;
	shl.b32 	%r909, %r293, 3;
	and.b32  	%r910, %r909, 8;
	setp.eq.s32 	%p255, %r908, 0;
	selp.f64 	%fd2423, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p255;
	mul.wide.s32 	%rd707, %r910, 8;
	add.s64 	%rd709, %rd505, %rd707;
	ld.global.nc.f64 	%fd2424, [%rd709+8];
	mul.rn.f64 	%fd603, %fd3721, %fd3721;
	fma.rn.f64 	%fd2425, %fd2423, %fd603, %fd2424;
	ld.global.nc.f64 	%fd2426, [%rd709+16];
	fma.rn.f64 	%fd2427, %fd2425, %fd603, %fd2426;
	ld.global.nc.f64 	%fd2428, [%rd709+24];
	fma.rn.f64 	%fd2429, %fd2427, %fd603, %fd2428;
	ld.global.nc.f64 	%fd2430, [%rd709+32];
	fma.rn.f64 	%fd2431, %fd2429, %fd603, %fd2430;
	ld.global.nc.f64 	%fd2432, [%rd709+40];
	fma.rn.f64 	%fd2433, %fd2431, %fd603, %fd2432;
	ld.global.nc.f64 	%fd2434, [%rd709+48];
	fma.rn.f64 	%fd604, %fd2433, %fd603, %fd2434;
	fma.rn.f64 	%fd3723, %fd604, %fd3721, %fd3721;
	@%p255 bra 	$L__BB0_368;

	mov.f64 	%fd2435, 0d3FF0000000000000;
	fma.rn.f64 	%fd3723, %fd604, %fd603, %fd2435;

$L__BB0_368:
	and.b32  	%r911, %r293, 2;
	setp.eq.s32 	%p256, %r911, 0;
	@%p256 bra 	$L__BB0_370;

	mov.f64 	%fd2437, 0dBFF0000000000000;
	fma.rn.f64 	%fd3723, %fd3723, %fd2437, %fd1146;

$L__BB0_370:
	mul.f64 	%fd3724, %fd48, %fd568;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r912, %temp}, %fd3724;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1268}, %fd3724;
	}
	and.b32  	%r913, %r1268, 2147483647;
	setp.ne.s32 	%p257, %r913, 2146435072;
	setp.ne.s32 	%p258, %r912, 0;
	or.pred  	%p259, %p258, %p257;
	@%p259 bra 	$L__BB0_372;

	mul.rn.f64 	%fd3724, %fd3724, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1268}, %fd3724;
	}

$L__BB0_372:
	mul.f64 	%fd2439, %fd3724, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1269, %fd2439;
	st.local.u32 	[%rd1], %r1269;
	cvt.rn.f64.s32 	%fd2440, %r1269;
	neg.f64 	%fd2441, %fd2440;
	fma.rn.f64 	%fd2443, %fd2441, %fd1333, %fd3724;
	fma.rn.f64 	%fd2445, %fd2441, %fd1335, %fd2443;
	fma.rn.f64 	%fd3725, %fd2441, %fd1337, %fd2445;
	and.b32  	%r914, %r1268, 2145386496;
	setp.lt.u32 	%p260, %r914, 1105199104;
	@%p260 bra 	$L__BB0_374;

	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3724;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3725, [retval0+0];
	} // callseq 66
	ld.local.u32 	%r1269, [%rd1];

$L__BB0_374:
	add.s32 	%r300, %r1269, 1;
	and.b32  	%r915, %r300, 1;
	shl.b32 	%r916, %r300, 3;
	and.b32  	%r917, %r916, 8;
	setp.eq.s32 	%p261, %r915, 0;
	selp.f64 	%fd2447, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p261;
	mul.wide.s32 	%rd711, %r917, 8;
	add.s64 	%rd713, %rd505, %rd711;
	ld.global.nc.f64 	%fd2448, [%rd713+8];
	mul.rn.f64 	%fd616, %fd3725, %fd3725;
	fma.rn.f64 	%fd2449, %fd2447, %fd616, %fd2448;
	ld.global.nc.f64 	%fd2450, [%rd713+16];
	fma.rn.f64 	%fd2451, %fd2449, %fd616, %fd2450;
	ld.global.nc.f64 	%fd2452, [%rd713+24];
	fma.rn.f64 	%fd2453, %fd2451, %fd616, %fd2452;
	ld.global.nc.f64 	%fd2454, [%rd713+32];
	fma.rn.f64 	%fd2455, %fd2453, %fd616, %fd2454;
	ld.global.nc.f64 	%fd2456, [%rd713+40];
	fma.rn.f64 	%fd2457, %fd2455, %fd616, %fd2456;
	ld.global.nc.f64 	%fd2458, [%rd713+48];
	fma.rn.f64 	%fd617, %fd2457, %fd616, %fd2458;
	fma.rn.f64 	%fd3727, %fd617, %fd3725, %fd3725;
	@%p261 bra 	$L__BB0_376;

	mov.f64 	%fd2459, 0d3FF0000000000000;
	fma.rn.f64 	%fd3727, %fd617, %fd616, %fd2459;

$L__BB0_376:
	and.b32  	%r918, %r300, 2;
	setp.eq.s32 	%p262, %r918, 0;
	@%p262 bra 	$L__BB0_378;

	mov.f64 	%fd2461, 0dBFF0000000000000;
	fma.rn.f64 	%fd3727, %fd3727, %fd2461, %fd1146;

$L__BB0_378:
	mul.f64 	%fd623, %fd3723, %fd3727;
	mul.f64 	%fd3728, %fd49, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r919, %temp}, %fd3728;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1270}, %fd3728;
	}
	and.b32  	%r920, %r1270, 2147483647;
	setp.ne.s32 	%p263, %r920, 2146435072;
	setp.ne.s32 	%p264, %r919, 0;
	or.pred  	%p265, %p264, %p263;
	@%p265 bra 	$L__BB0_380;

	mul.rn.f64 	%fd3728, %fd3728, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1270}, %fd3728;
	}

$L__BB0_380:
	mul.f64 	%fd2463, %fd3728, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1271, %fd2463;
	st.local.u32 	[%rd1], %r1271;
	cvt.rn.f64.s32 	%fd2464, %r1271;
	neg.f64 	%fd2465, %fd2464;
	fma.rn.f64 	%fd2467, %fd2465, %fd1333, %fd3728;
	fma.rn.f64 	%fd2469, %fd2465, %fd1335, %fd2467;
	fma.rn.f64 	%fd3729, %fd2465, %fd1337, %fd2469;
	and.b32  	%r921, %r1270, 2145386496;
	setp.lt.u32 	%p266, %r921, 1105199104;
	@%p266 bra 	$L__BB0_382;

	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3728;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd209;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3729, [retval0+0];
	} // callseq 67
	ld.local.u32 	%r1271, [%rd1];

$L__BB0_382:
	add.s32 	%r307, %r1271, 1;
	and.b32  	%r922, %r307, 1;
	shl.b32 	%r923, %r307, 3;
	and.b32  	%r924, %r923, 8;
	setp.eq.s32 	%p267, %r922, 0;
	selp.f64 	%fd2471, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p267;
	mul.wide.s32 	%rd715, %r924, 8;
	add.s64 	%rd717, %rd505, %rd715;
	ld.global.nc.f64 	%fd2472, [%rd717+8];
	mul.rn.f64 	%fd630, %fd3729, %fd3729;
	fma.rn.f64 	%fd2473, %fd2471, %fd630, %fd2472;
	ld.global.nc.f64 	%fd2474, [%rd717+16];
	fma.rn.f64 	%fd2475, %fd2473, %fd630, %fd2474;
	ld.global.nc.f64 	%fd2476, [%rd717+24];
	fma.rn.f64 	%fd2477, %fd2475, %fd630, %fd2476;
	ld.global.nc.f64 	%fd2478, [%rd717+32];
	fma.rn.f64 	%fd2479, %fd2477, %fd630, %fd2478;
	ld.global.nc.f64 	%fd2480, [%rd717+40];
	fma.rn.f64 	%fd2481, %fd2479, %fd630, %fd2480;
	ld.global.nc.f64 	%fd2482, [%rd717+48];
	fma.rn.f64 	%fd631, %fd2481, %fd630, %fd2482;
	fma.rn.f64 	%fd3731, %fd631, %fd3729, %fd3729;
	@%p267 bra 	$L__BB0_384;

	mov.f64 	%fd2483, 0d3FF0000000000000;
	fma.rn.f64 	%fd3731, %fd631, %fd630, %fd2483;

$L__BB0_384:
	and.b32  	%r925, %r307, 2;
	setp.eq.s32 	%p268, %r925, 0;
	@%p268 bra 	$L__BB0_386;

	mov.f64 	%fd2485, 0dBFF0000000000000;
	fma.rn.f64 	%fd3731, %fd3731, %fd2485, %fd1146;

$L__BB0_386:
	sub.f64 	%fd3548, %fd48, %fd45;
	sub.f64 	%fd3547, %fd49, %fd46;
	shl.b64 	%rd723, %rd173, 3;
	add.s64 	%rd724, %rd8, %rd723;
	mul.f64 	%fd2487, %fd623, %fd3731;
	st.local.f64 	[%rd724], %fd2487;
	ld.local.f64 	%fd2488, [%rd8];
	ld.local.f64 	%fd2489, [%rd7];
	sub.f64 	%fd2490, %fd2489, %fd2488;
	ld.local.f64 	%fd2491, [%rd8+8];
	ld.local.f64 	%fd2492, [%rd7+8];
	sub.f64 	%fd2493, %fd2492, %fd2491;
	ld.local.f64 	%fd2494, [%rd8+16];
	ld.local.f64 	%fd2495, [%rd7+16];
	sub.f64 	%fd2496, %fd2495, %fd2494;
	mul.f64 	%fd2497, %fd3547, %fd2496;
	fma.rn.f64 	%fd2498, %fd3548, %fd2493, %fd2497;
	fma.rn.f64 	%fd2499, %fd51, %fd2490, %fd2498;
	div.rn.f64 	%fd2500, %fd2499, 0d402921FB54442D18;
	div.rn.f64 	%fd2501, %fd2500, %fd138;
	mul.f64 	%fd2502, %fd2299, %fd2501;
	mul.f64 	%fd2503, %fd2502, 0dC010000000000000;
	mul.f64 	%fd2504, %fd25, %fd2503;
	ld.local.f64 	%fd2505, [%rd160];
	fma.rn.f64 	%fd3876, %fd28, %fd2504, %fd2505;
	st.local.f64 	[%rd160], %fd3876;
	// begin inline asm
	ld.global.nc.f64 %fd2486, [%rd492];
	// end inline asm
	mul.f64 	%fd638, %fd2486, %fd141;
	// begin inline asm
	ld.global.nc.s32 %r926, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r927, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r928, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r929, [%rd151];
	// end inline asm
	st.local.u64 	[%rd66], %rd462;
	st.local.u64 	[%rd66+8], %rd462;
	st.local.u64 	[%rd66+16], %rd462;
	st.local.u64 	[%rd66+24], %rd462;
	st.local.u64 	[%rd66+32], %rd462;
	st.local.u64 	[%rd66+40], %rd462;
	st.local.u64 	[%rd66+48], %rd462;
	st.local.u64 	[%rd66+56], %rd462;
	st.local.u64 	[%rd66+64], %rd462;
	cvt.rn.f64.s32 	%fd639, %r926;
	mul.f64 	%fd3756, %fd47, %fd639;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r930, %temp}, %fd3756;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1284}, %fd3756;
	}
	and.b32  	%r931, %r1284, 2147483647;
	setp.eq.s32 	%p269, %r931, 2146435072;
	setp.eq.s32 	%p270, %r930, 0;
	and.pred  	%p13, %p270, %p269;
	not.pred 	%p271, %p13;
	mov.u32 	%r1272, %r1284;
	mov.f64 	%fd3732, %fd3756;
	@%p271 bra 	$L__BB0_388;

	mul.rn.f64 	%fd3732, %fd3756, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1272}, %fd3732;
	}

$L__BB0_388:
	mul.f64 	%fd2507, %fd3732, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1273, %fd2507;
	st.local.u32 	[%rd7], %r1273;
	cvt.rn.f64.s32 	%fd2508, %r1273;
	neg.f64 	%fd2509, %fd2508;
	fma.rn.f64 	%fd2511, %fd2509, %fd1333, %fd3732;
	fma.rn.f64 	%fd2513, %fd2509, %fd1335, %fd2511;
	fma.rn.f64 	%fd3733, %fd2509, %fd1337, %fd2513;
	and.b32  	%r932, %r1272, 2145386496;
	setp.lt.u32 	%p272, %r932, 1105199104;
	@%p272 bra 	$L__BB0_390;

	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3732;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3733, [retval0+0];
	} // callseq 68
	ld.local.u32 	%r1273, [%rd7];

$L__BB0_390:
	and.b32  	%r933, %r1273, 1;
	shl.b32 	%r934, %r1273, 3;
	and.b32  	%r935, %r934, 8;
	setp.eq.s32 	%p273, %r933, 0;
	selp.f64 	%fd2515, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p273;
	mul.wide.s32 	%rd727, %r935, 8;
	add.s64 	%rd729, %rd505, %rd727;
	ld.global.nc.f64 	%fd2516, [%rd729+8];
	mul.rn.f64 	%fd646, %fd3733, %fd3733;
	fma.rn.f64 	%fd2517, %fd2515, %fd646, %fd2516;
	ld.global.nc.f64 	%fd2518, [%rd729+16];
	fma.rn.f64 	%fd2519, %fd2517, %fd646, %fd2518;
	ld.global.nc.f64 	%fd2520, [%rd729+24];
	fma.rn.f64 	%fd2521, %fd2519, %fd646, %fd2520;
	ld.global.nc.f64 	%fd2522, [%rd729+32];
	fma.rn.f64 	%fd2523, %fd2521, %fd646, %fd2522;
	ld.global.nc.f64 	%fd2524, [%rd729+40];
	fma.rn.f64 	%fd2525, %fd2523, %fd646, %fd2524;
	ld.global.nc.f64 	%fd2526, [%rd729+48];
	fma.rn.f64 	%fd647, %fd2525, %fd646, %fd2526;
	fma.rn.f64 	%fd3735, %fd647, %fd3733, %fd3733;
	@%p273 bra 	$L__BB0_392;

	mov.f64 	%fd2527, 0d3FF0000000000000;
	fma.rn.f64 	%fd3735, %fd647, %fd646, %fd2527;

$L__BB0_392:
	and.b32  	%r936, %r1273, 2;
	setp.eq.s32 	%p274, %r936, 0;
	@%p274 bra 	$L__BB0_394;

	mov.f64 	%fd2529, 0dBFF0000000000000;
	fma.rn.f64 	%fd3735, %fd3735, %fd2529, %fd1146;

$L__BB0_394:
	mul.f64 	%fd653, %fd3735, %fd639;
	cvt.rn.f64.s32 	%fd654, %r927;
	mul.f64 	%fd3760, %fd48, %fd654;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r937, %temp}, %fd3760;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1286}, %fd3760;
	}
	and.b32  	%r938, %r1286, 2147483647;
	setp.eq.s32 	%p275, %r938, 2146435072;
	setp.eq.s32 	%p276, %r937, 0;
	and.pred  	%p14, %p276, %p275;
	not.pred 	%p277, %p14;
	mov.u32 	%r1274, %r1286;
	mov.f64 	%fd3736, %fd3760;
	@%p277 bra 	$L__BB0_396;

	mul.rn.f64 	%fd3736, %fd3760, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1274}, %fd3736;
	}

$L__BB0_396:
	mul.f64 	%fd2531, %fd3736, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1275, %fd2531;
	st.local.u32 	[%rd7], %r1275;
	cvt.rn.f64.s32 	%fd2532, %r1275;
	neg.f64 	%fd2533, %fd2532;
	fma.rn.f64 	%fd2535, %fd2533, %fd1333, %fd3736;
	fma.rn.f64 	%fd2537, %fd2533, %fd1335, %fd2535;
	fma.rn.f64 	%fd3737, %fd2533, %fd1337, %fd2537;
	and.b32  	%r939, %r1274, 2145386496;
	setp.lt.u32 	%p278, %r939, 1105199104;
	@%p278 bra 	$L__BB0_398;

	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3736;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3737, [retval0+0];
	} // callseq 69
	ld.local.u32 	%r1275, [%rd7];

$L__BB0_398:
	add.s32 	%r323, %r1275, 1;
	and.b32  	%r940, %r323, 1;
	shl.b32 	%r941, %r323, 3;
	and.b32  	%r942, %r941, 8;
	setp.eq.s32 	%p279, %r940, 0;
	selp.f64 	%fd2539, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p279;
	mul.wide.s32 	%rd731, %r942, 8;
	add.s64 	%rd733, %rd505, %rd731;
	ld.global.nc.f64 	%fd2540, [%rd733+8];
	mul.rn.f64 	%fd661, %fd3737, %fd3737;
	fma.rn.f64 	%fd2541, %fd2539, %fd661, %fd2540;
	ld.global.nc.f64 	%fd2542, [%rd733+16];
	fma.rn.f64 	%fd2543, %fd2541, %fd661, %fd2542;
	ld.global.nc.f64 	%fd2544, [%rd733+24];
	fma.rn.f64 	%fd2545, %fd2543, %fd661, %fd2544;
	ld.global.nc.f64 	%fd2546, [%rd733+32];
	fma.rn.f64 	%fd2547, %fd2545, %fd661, %fd2546;
	ld.global.nc.f64 	%fd2548, [%rd733+40];
	fma.rn.f64 	%fd2549, %fd2547, %fd661, %fd2548;
	ld.global.nc.f64 	%fd2550, [%rd733+48];
	fma.rn.f64 	%fd662, %fd2549, %fd661, %fd2550;
	fma.rn.f64 	%fd3739, %fd662, %fd3737, %fd3737;
	@%p279 bra 	$L__BB0_400;

	mov.f64 	%fd2551, 0d3FF0000000000000;
	fma.rn.f64 	%fd3739, %fd662, %fd661, %fd2551;

$L__BB0_400:
	and.b32  	%r943, %r323, 2;
	setp.eq.s32 	%p280, %r943, 0;
	@%p280 bra 	$L__BB0_402;

	mov.f64 	%fd2553, 0dBFF0000000000000;
	fma.rn.f64 	%fd3739, %fd3739, %fd2553, %fd1146;

$L__BB0_402:
	mul.f64 	%fd668, %fd653, %fd3739;
	cvt.rn.f64.s32 	%fd669, %r928;
	mul.f64 	%fd3764, %fd49, %fd669;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r944, %temp}, %fd3764;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1288}, %fd3764;
	}
	and.b32  	%r945, %r1288, 2147483647;
	setp.eq.s32 	%p281, %r945, 2146435072;
	setp.eq.s32 	%p282, %r944, 0;
	and.pred  	%p15, %p282, %p281;
	not.pred 	%p283, %p15;
	mov.u32 	%r1276, %r1288;
	mov.f64 	%fd3740, %fd3764;
	@%p283 bra 	$L__BB0_404;

	mul.rn.f64 	%fd3740, %fd3764, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1276}, %fd3740;
	}

$L__BB0_404:
	mul.f64 	%fd2555, %fd3740, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1277, %fd2555;
	st.local.u32 	[%rd7], %r1277;
	cvt.rn.f64.s32 	%fd2556, %r1277;
	neg.f64 	%fd2557, %fd2556;
	fma.rn.f64 	%fd2559, %fd2557, %fd1333, %fd3740;
	fma.rn.f64 	%fd2561, %fd2557, %fd1335, %fd2559;
	fma.rn.f64 	%fd3741, %fd2557, %fd1337, %fd2561;
	and.b32  	%r946, %r1276, 2145386496;
	setp.lt.u32 	%p284, %r946, 1105199104;
	@%p284 bra 	$L__BB0_406;

	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3740;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3741, [retval0+0];
	} // callseq 70
	ld.local.u32 	%r1277, [%rd7];

$L__BB0_406:
	add.s32 	%r330, %r1277, 1;
	and.b32  	%r947, %r330, 1;
	shl.b32 	%r948, %r330, 3;
	and.b32  	%r949, %r948, 8;
	setp.eq.s32 	%p285, %r947, 0;
	selp.f64 	%fd2563, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p285;
	mul.wide.s32 	%rd735, %r949, 8;
	add.s64 	%rd737, %rd505, %rd735;
	ld.global.nc.f64 	%fd2564, [%rd737+8];
	mul.rn.f64 	%fd676, %fd3741, %fd3741;
	fma.rn.f64 	%fd2565, %fd2563, %fd676, %fd2564;
	ld.global.nc.f64 	%fd2566, [%rd737+16];
	fma.rn.f64 	%fd2567, %fd2565, %fd676, %fd2566;
	ld.global.nc.f64 	%fd2568, [%rd737+24];
	fma.rn.f64 	%fd2569, %fd2567, %fd676, %fd2568;
	ld.global.nc.f64 	%fd2570, [%rd737+32];
	fma.rn.f64 	%fd2571, %fd2569, %fd676, %fd2570;
	ld.global.nc.f64 	%fd2572, [%rd737+40];
	fma.rn.f64 	%fd2573, %fd2571, %fd676, %fd2572;
	ld.global.nc.f64 	%fd2574, [%rd737+48];
	fma.rn.f64 	%fd677, %fd2573, %fd676, %fd2574;
	fma.rn.f64 	%fd3743, %fd677, %fd3741, %fd3741;
	@%p285 bra 	$L__BB0_408;

	mov.f64 	%fd2575, 0d3FF0000000000000;
	fma.rn.f64 	%fd3743, %fd677, %fd676, %fd2575;

$L__BB0_408:
	and.b32  	%r950, %r330, 2;
	setp.eq.s32 	%p286, %r950, 0;
	@%p286 bra 	$L__BB0_410;

	mov.f64 	%fd2577, 0dBFF0000000000000;
	fma.rn.f64 	%fd3743, %fd3743, %fd2577, %fd1146;

$L__BB0_410:
	mul.f64 	%fd683, %fd668, %fd3743;
	mov.u32 	%r1278, %r1284;
	mov.f64 	%fd3744, %fd3756;
	@%p271 bra 	$L__BB0_412;

	mul.rn.f64 	%fd3744, %fd3756, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1278}, %fd3744;
	}

$L__BB0_412:
	mul.f64 	%fd2579, %fd3744, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1279, %fd2579;
	st.local.u32 	[%rd7], %r1279;
	cvt.rn.f64.s32 	%fd2580, %r1279;
	neg.f64 	%fd2581, %fd2580;
	fma.rn.f64 	%fd2583, %fd2581, %fd1333, %fd3744;
	fma.rn.f64 	%fd2585, %fd2581, %fd1335, %fd2583;
	fma.rn.f64 	%fd3745, %fd2581, %fd1337, %fd2585;
	and.b32  	%r951, %r1278, 2145386496;
	setp.lt.u32 	%p288, %r951, 1105199104;
	@%p288 bra 	$L__BB0_414;

	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3744;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3745, [retval0+0];
	} // callseq 71
	ld.local.u32 	%r1279, [%rd7];

$L__BB0_414:
	add.s32 	%r336, %r1279, 1;
	and.b32  	%r952, %r336, 1;
	shl.b32 	%r953, %r336, 3;
	and.b32  	%r954, %r953, 8;
	setp.eq.s32 	%p289, %r952, 0;
	selp.f64 	%fd2587, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p289;
	mul.wide.s32 	%rd739, %r954, 8;
	add.s64 	%rd741, %rd505, %rd739;
	ld.global.nc.f64 	%fd2588, [%rd741+8];
	mul.rn.f64 	%fd689, %fd3745, %fd3745;
	fma.rn.f64 	%fd2589, %fd2587, %fd689, %fd2588;
	ld.global.nc.f64 	%fd2590, [%rd741+16];
	fma.rn.f64 	%fd2591, %fd2589, %fd689, %fd2590;
	ld.global.nc.f64 	%fd2592, [%rd741+24];
	fma.rn.f64 	%fd2593, %fd2591, %fd689, %fd2592;
	ld.global.nc.f64 	%fd2594, [%rd741+32];
	fma.rn.f64 	%fd2595, %fd2593, %fd689, %fd2594;
	ld.global.nc.f64 	%fd2596, [%rd741+40];
	fma.rn.f64 	%fd2597, %fd2595, %fd689, %fd2596;
	ld.global.nc.f64 	%fd2598, [%rd741+48];
	fma.rn.f64 	%fd690, %fd2597, %fd689, %fd2598;
	fma.rn.f64 	%fd3747, %fd690, %fd3745, %fd3745;
	@%p289 bra 	$L__BB0_416;

	mov.f64 	%fd2599, 0d3FF0000000000000;
	fma.rn.f64 	%fd3747, %fd690, %fd689, %fd2599;

$L__BB0_416:
	and.b32  	%r955, %r336, 2;
	setp.eq.s32 	%p290, %r955, 0;
	@%p290 bra 	$L__BB0_418;

	mov.f64 	%fd2601, 0dBFF0000000000000;
	fma.rn.f64 	%fd3747, %fd3747, %fd2601, %fd1146;

$L__BB0_418:
	mul.f64 	%fd696, %fd3747, %fd654;
	mov.u32 	%r1280, %r1286;
	mov.f64 	%fd3748, %fd3760;
	@%p277 bra 	$L__BB0_420;

	mul.rn.f64 	%fd3748, %fd3760, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1280}, %fd3748;
	}

$L__BB0_420:
	mul.f64 	%fd2603, %fd3748, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1281, %fd2603;
	st.local.u32 	[%rd7], %r1281;
	cvt.rn.f64.s32 	%fd2604, %r1281;
	neg.f64 	%fd2605, %fd2604;
	fma.rn.f64 	%fd2607, %fd2605, %fd1333, %fd3748;
	fma.rn.f64 	%fd2609, %fd2605, %fd1335, %fd2607;
	fma.rn.f64 	%fd3749, %fd2605, %fd1337, %fd2609;
	and.b32  	%r956, %r1280, 2145386496;
	setp.lt.u32 	%p292, %r956, 1105199104;
	@%p292 bra 	$L__BB0_422;

	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3748;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3749, [retval0+0];
	} // callseq 72
	ld.local.u32 	%r1281, [%rd7];

$L__BB0_422:
	and.b32  	%r957, %r1281, 1;
	shl.b32 	%r958, %r1281, 3;
	and.b32  	%r959, %r958, 8;
	setp.eq.s32 	%p293, %r957, 0;
	selp.f64 	%fd2611, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p293;
	mul.wide.s32 	%rd743, %r959, 8;
	add.s64 	%rd745, %rd505, %rd743;
	ld.global.nc.f64 	%fd2612, [%rd745+8];
	mul.rn.f64 	%fd702, %fd3749, %fd3749;
	fma.rn.f64 	%fd2613, %fd2611, %fd702, %fd2612;
	ld.global.nc.f64 	%fd2614, [%rd745+16];
	fma.rn.f64 	%fd2615, %fd2613, %fd702, %fd2614;
	ld.global.nc.f64 	%fd2616, [%rd745+24];
	fma.rn.f64 	%fd2617, %fd2615, %fd702, %fd2616;
	ld.global.nc.f64 	%fd2618, [%rd745+32];
	fma.rn.f64 	%fd2619, %fd2617, %fd702, %fd2618;
	ld.global.nc.f64 	%fd2620, [%rd745+40];
	fma.rn.f64 	%fd2621, %fd2619, %fd702, %fd2620;
	ld.global.nc.f64 	%fd2622, [%rd745+48];
	fma.rn.f64 	%fd703, %fd2621, %fd702, %fd2622;
	fma.rn.f64 	%fd3751, %fd703, %fd3749, %fd3749;
	@%p293 bra 	$L__BB0_424;

	mov.f64 	%fd2623, 0d3FF0000000000000;
	fma.rn.f64 	%fd3751, %fd703, %fd702, %fd2623;

$L__BB0_424:
	and.b32  	%r960, %r1281, 2;
	setp.eq.s32 	%p294, %r960, 0;
	@%p294 bra 	$L__BB0_426;

	mov.f64 	%fd2625, 0dBFF0000000000000;
	fma.rn.f64 	%fd3751, %fd3751, %fd2625, %fd1146;

$L__BB0_426:
	mul.f64 	%fd709, %fd696, %fd3751;
	mov.u32 	%r1282, %r1288;
	mov.f64 	%fd3752, %fd3764;
	@%p283 bra 	$L__BB0_428;

	mul.rn.f64 	%fd3752, %fd3764, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1282}, %fd3752;
	}

$L__BB0_428:
	mul.f64 	%fd2627, %fd3752, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1283, %fd2627;
	st.local.u32 	[%rd7], %r1283;
	cvt.rn.f64.s32 	%fd2628, %r1283;
	neg.f64 	%fd2629, %fd2628;
	fma.rn.f64 	%fd2631, %fd2629, %fd1333, %fd3752;
	fma.rn.f64 	%fd2633, %fd2629, %fd1335, %fd2631;
	fma.rn.f64 	%fd3753, %fd2629, %fd1337, %fd2633;
	and.b32  	%r961, %r1282, 2145386496;
	setp.lt.u32 	%p296, %r961, 1105199104;
	@%p296 bra 	$L__BB0_430;

	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3752;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3753, [retval0+0];
	} // callseq 73
	ld.local.u32 	%r1283, [%rd7];

$L__BB0_430:
	add.s32 	%r347, %r1283, 1;
	and.b32  	%r962, %r347, 1;
	shl.b32 	%r963, %r347, 3;
	and.b32  	%r964, %r963, 8;
	setp.eq.s32 	%p297, %r962, 0;
	selp.f64 	%fd2635, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p297;
	mul.wide.s32 	%rd747, %r964, 8;
	add.s64 	%rd749, %rd505, %rd747;
	ld.global.nc.f64 	%fd2636, [%rd749+8];
	mul.rn.f64 	%fd715, %fd3753, %fd3753;
	fma.rn.f64 	%fd2637, %fd2635, %fd715, %fd2636;
	ld.global.nc.f64 	%fd2638, [%rd749+16];
	fma.rn.f64 	%fd2639, %fd2637, %fd715, %fd2638;
	ld.global.nc.f64 	%fd2640, [%rd749+24];
	fma.rn.f64 	%fd2641, %fd2639, %fd715, %fd2640;
	ld.global.nc.f64 	%fd2642, [%rd749+32];
	fma.rn.f64 	%fd2643, %fd2641, %fd715, %fd2642;
	ld.global.nc.f64 	%fd2644, [%rd749+40];
	fma.rn.f64 	%fd2645, %fd2643, %fd715, %fd2644;
	ld.global.nc.f64 	%fd2646, [%rd749+48];
	fma.rn.f64 	%fd716, %fd2645, %fd715, %fd2646;
	fma.rn.f64 	%fd3755, %fd716, %fd3753, %fd3753;
	@%p297 bra 	$L__BB0_432;

	mov.f64 	%fd2647, 0d3FF0000000000000;
	fma.rn.f64 	%fd3755, %fd716, %fd715, %fd2647;

$L__BB0_432:
	and.b32  	%r965, %r347, 2;
	setp.eq.s32 	%p298, %r965, 0;
	@%p298 bra 	$L__BB0_434;

	mov.f64 	%fd2649, 0dBFF0000000000000;
	fma.rn.f64 	%fd3755, %fd3755, %fd2649, %fd1146;

$L__BB0_434:
	mul.f64 	%fd722, %fd709, %fd3755;
	@%p271 bra 	$L__BB0_436;

	mul.rn.f64 	%fd3756, %fd3756, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1284}, %fd3756;
	}

$L__BB0_436:
	mul.f64 	%fd2651, %fd3756, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1285, %fd2651;
	st.local.u32 	[%rd7], %r1285;
	cvt.rn.f64.s32 	%fd2652, %r1285;
	neg.f64 	%fd2653, %fd2652;
	fma.rn.f64 	%fd2655, %fd2653, %fd1333, %fd3756;
	fma.rn.f64 	%fd2657, %fd2653, %fd1335, %fd2655;
	fma.rn.f64 	%fd3757, %fd2653, %fd1337, %fd2657;
	and.b32  	%r966, %r1284, 2145386496;
	setp.lt.u32 	%p300, %r966, 1105199104;
	@%p300 bra 	$L__BB0_438;

	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3756;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3757, [retval0+0];
	} // callseq 74
	ld.local.u32 	%r1285, [%rd7];

$L__BB0_438:
	add.s32 	%r353, %r1285, 1;
	and.b32  	%r967, %r353, 1;
	shl.b32 	%r968, %r353, 3;
	and.b32  	%r969, %r968, 8;
	setp.eq.s32 	%p301, %r967, 0;
	selp.f64 	%fd2659, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p301;
	mul.wide.s32 	%rd751, %r969, 8;
	add.s64 	%rd753, %rd505, %rd751;
	ld.global.nc.f64 	%fd2660, [%rd753+8];
	mul.rn.f64 	%fd728, %fd3757, %fd3757;
	fma.rn.f64 	%fd2661, %fd2659, %fd728, %fd2660;
	ld.global.nc.f64 	%fd2662, [%rd753+16];
	fma.rn.f64 	%fd2663, %fd2661, %fd728, %fd2662;
	ld.global.nc.f64 	%fd2664, [%rd753+24];
	fma.rn.f64 	%fd2665, %fd2663, %fd728, %fd2664;
	ld.global.nc.f64 	%fd2666, [%rd753+32];
	fma.rn.f64 	%fd2667, %fd2665, %fd728, %fd2666;
	ld.global.nc.f64 	%fd2668, [%rd753+40];
	fma.rn.f64 	%fd2669, %fd2667, %fd728, %fd2668;
	ld.global.nc.f64 	%fd2670, [%rd753+48];
	fma.rn.f64 	%fd729, %fd2669, %fd728, %fd2670;
	fma.rn.f64 	%fd3759, %fd729, %fd3757, %fd3757;
	@%p301 bra 	$L__BB0_440;

	mov.f64 	%fd2671, 0d3FF0000000000000;
	fma.rn.f64 	%fd3759, %fd729, %fd728, %fd2671;

$L__BB0_440:
	and.b32  	%r970, %r353, 2;
	setp.eq.s32 	%p302, %r970, 0;
	@%p302 bra 	$L__BB0_442;

	mov.f64 	%fd2673, 0dBFF0000000000000;
	fma.rn.f64 	%fd3759, %fd3759, %fd2673, %fd1146;

$L__BB0_442:
	mul.f64 	%fd735, %fd3759, %fd669;
	@%p277 bra 	$L__BB0_444;

	mul.rn.f64 	%fd3760, %fd3760, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1286}, %fd3760;
	}

$L__BB0_444:
	mul.f64 	%fd2675, %fd3760, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1287, %fd2675;
	st.local.u32 	[%rd7], %r1287;
	cvt.rn.f64.s32 	%fd2676, %r1287;
	neg.f64 	%fd2677, %fd2676;
	fma.rn.f64 	%fd2679, %fd2677, %fd1333, %fd3760;
	fma.rn.f64 	%fd2681, %fd2677, %fd1335, %fd2679;
	fma.rn.f64 	%fd3761, %fd2677, %fd1337, %fd2681;
	and.b32  	%r971, %r1286, 2145386496;
	setp.lt.u32 	%p304, %r971, 1105199104;
	@%p304 bra 	$L__BB0_446;

	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3760;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3761, [retval0+0];
	} // callseq 75
	ld.local.u32 	%r1287, [%rd7];

$L__BB0_446:
	add.s32 	%r359, %r1287, 1;
	and.b32  	%r972, %r359, 1;
	shl.b32 	%r973, %r359, 3;
	and.b32  	%r974, %r973, 8;
	setp.eq.s32 	%p305, %r972, 0;
	selp.f64 	%fd2683, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p305;
	mul.wide.s32 	%rd755, %r974, 8;
	add.s64 	%rd757, %rd505, %rd755;
	ld.global.nc.f64 	%fd2684, [%rd757+8];
	mul.rn.f64 	%fd741, %fd3761, %fd3761;
	fma.rn.f64 	%fd2685, %fd2683, %fd741, %fd2684;
	ld.global.nc.f64 	%fd2686, [%rd757+16];
	fma.rn.f64 	%fd2687, %fd2685, %fd741, %fd2686;
	ld.global.nc.f64 	%fd2688, [%rd757+24];
	fma.rn.f64 	%fd2689, %fd2687, %fd741, %fd2688;
	ld.global.nc.f64 	%fd2690, [%rd757+32];
	fma.rn.f64 	%fd2691, %fd2689, %fd741, %fd2690;
	ld.global.nc.f64 	%fd2692, [%rd757+40];
	fma.rn.f64 	%fd2693, %fd2691, %fd741, %fd2692;
	ld.global.nc.f64 	%fd2694, [%rd757+48];
	fma.rn.f64 	%fd742, %fd2693, %fd741, %fd2694;
	fma.rn.f64 	%fd3763, %fd742, %fd3761, %fd3761;
	@%p305 bra 	$L__BB0_448;

	mov.f64 	%fd2695, 0d3FF0000000000000;
	fma.rn.f64 	%fd3763, %fd742, %fd741, %fd2695;

$L__BB0_448:
	and.b32  	%r975, %r359, 2;
	setp.eq.s32 	%p306, %r975, 0;
	@%p306 bra 	$L__BB0_450;

	mov.f64 	%fd2697, 0dBFF0000000000000;
	fma.rn.f64 	%fd3763, %fd3763, %fd2697, %fd1146;

$L__BB0_450:
	mul.f64 	%fd748, %fd735, %fd3763;
	@%p283 bra 	$L__BB0_452;

	mul.rn.f64 	%fd3764, %fd3764, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1288}, %fd3764;
	}

$L__BB0_452:
	mul.f64 	%fd2699, %fd3764, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1289, %fd2699;
	st.local.u32 	[%rd7], %r1289;
	cvt.rn.f64.s32 	%fd2700, %r1289;
	neg.f64 	%fd2701, %fd2700;
	fma.rn.f64 	%fd2703, %fd2701, %fd1333, %fd3764;
	fma.rn.f64 	%fd2705, %fd2701, %fd1335, %fd2703;
	fma.rn.f64 	%fd3765, %fd2701, %fd1337, %fd2705;
	and.b32  	%r976, %r1288, 2145386496;
	setp.lt.u32 	%p308, %r976, 1105199104;
	@%p308 bra 	$L__BB0_454;

	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3764;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3765, [retval0+0];
	} // callseq 76
	ld.local.u32 	%r1289, [%rd7];

$L__BB0_454:
	and.b32  	%r977, %r1289, 1;
	shl.b32 	%r978, %r1289, 3;
	and.b32  	%r979, %r978, 8;
	setp.eq.s32 	%p309, %r977, 0;
	selp.f64 	%fd2707, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p309;
	mul.wide.s32 	%rd759, %r979, 8;
	add.s64 	%rd761, %rd505, %rd759;
	ld.global.nc.f64 	%fd2708, [%rd761+8];
	mul.rn.f64 	%fd754, %fd3765, %fd3765;
	fma.rn.f64 	%fd2709, %fd2707, %fd754, %fd2708;
	ld.global.nc.f64 	%fd2710, [%rd761+16];
	fma.rn.f64 	%fd2711, %fd2709, %fd754, %fd2710;
	ld.global.nc.f64 	%fd2712, [%rd761+24];
	fma.rn.f64 	%fd2713, %fd2711, %fd754, %fd2712;
	ld.global.nc.f64 	%fd2714, [%rd761+32];
	fma.rn.f64 	%fd2715, %fd2713, %fd754, %fd2714;
	ld.global.nc.f64 	%fd2716, [%rd761+40];
	fma.rn.f64 	%fd2717, %fd2715, %fd754, %fd2716;
	ld.global.nc.f64 	%fd2718, [%rd761+48];
	fma.rn.f64 	%fd755, %fd2717, %fd754, %fd2718;
	fma.rn.f64 	%fd3767, %fd755, %fd3765, %fd3765;
	@%p309 bra 	$L__BB0_456;

	mov.f64 	%fd2719, 0d3FF0000000000000;
	fma.rn.f64 	%fd3767, %fd755, %fd754, %fd2719;

$L__BB0_456:
	and.b32  	%r980, %r1289, 2;
	setp.eq.s32 	%p310, %r980, 0;
	@%p310 bra 	$L__BB0_458;

	mov.f64 	%fd2721, 0dBFF0000000000000;
	fma.rn.f64 	%fd3767, %fd3767, %fd2721, %fd1146;

$L__BB0_458:
	mul.wide.s32 	%rd766, %r929, 8;
	add.s64 	%rd767, %rd66, %rd766;
	neg.f64 	%fd2722, %fd683;
	st.local.f64 	[%rd767], %fd2722;
	neg.f64 	%fd2723, %fd722;
	st.local.f64 	[%rd767+24], %fd2723;
	mul.f64 	%fd2724, %fd748, %fd3767;
	neg.f64 	%fd2725, %fd2724;
	st.local.f64 	[%rd767+48], %fd2725;
	ld.local.f64 	%fd2726, [%rd66+64];
	ld.local.f64 	%fd2727, [%rd66+32];
	add.f64 	%fd2728, %fd2727, %fd2726;
	ld.local.f64 	%fd2729, [%rd66];
	add.f64 	%fd761, %fd2729, %fd2728;
	// begin inline asm
	ld.global.nc.s32 %r981, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r982, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r983, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r984, [%rd151];
	// end inline asm
	st.local.u64 	[%rd67], %rd462;
	st.local.u64 	[%rd67+8], %rd462;
	st.local.u64 	[%rd67+16], %rd462;
	st.local.u64 	[%rd67+24], %rd462;
	st.local.u64 	[%rd67+32], %rd462;
	st.local.u64 	[%rd67+40], %rd462;
	st.local.u64 	[%rd67+48], %rd462;
	st.local.u64 	[%rd67+56], %rd462;
	st.local.u64 	[%rd67+64], %rd462;
	cvt.rn.f64.s32 	%fd762, %r981;
	mul.f64 	%fd3792, %fd47, %fd762;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r985, %temp}, %fd3792;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd3792;
	}
	and.b32  	%r986, %r1302, 2147483647;
	setp.eq.s32 	%p311, %r986, 2146435072;
	setp.eq.s32 	%p312, %r985, 0;
	and.pred  	%p16, %p312, %p311;
	not.pred 	%p313, %p16;
	mov.u32 	%r1290, %r1302;
	mov.f64 	%fd3768, %fd3792;
	@%p313 bra 	$L__BB0_460;

	mul.rn.f64 	%fd3768, %fd3792, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1290}, %fd3768;
	}

$L__BB0_460:
	mul.f64 	%fd2731, %fd3768, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1291, %fd2731;
	st.local.u32 	[%rd7], %r1291;
	cvt.rn.f64.s32 	%fd2732, %r1291;
	neg.f64 	%fd2733, %fd2732;
	fma.rn.f64 	%fd2735, %fd2733, %fd1333, %fd3768;
	fma.rn.f64 	%fd2737, %fd2733, %fd1335, %fd2735;
	fma.rn.f64 	%fd3769, %fd2733, %fd1337, %fd2737;
	and.b32  	%r987, %r1290, 2145386496;
	setp.lt.u32 	%p314, %r987, 1105199104;
	@%p314 bra 	$L__BB0_462;

	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3768;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3769, [retval0+0];
	} // callseq 77
	ld.local.u32 	%r1291, [%rd7];

$L__BB0_462:
	and.b32  	%r988, %r1291, 1;
	shl.b32 	%r989, %r1291, 3;
	and.b32  	%r990, %r989, 8;
	setp.eq.s32 	%p315, %r988, 0;
	selp.f64 	%fd2739, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p315;
	mul.wide.s32 	%rd770, %r990, 8;
	add.s64 	%rd772, %rd505, %rd770;
	ld.global.nc.f64 	%fd2740, [%rd772+8];
	mul.rn.f64 	%fd769, %fd3769, %fd3769;
	fma.rn.f64 	%fd2741, %fd2739, %fd769, %fd2740;
	ld.global.nc.f64 	%fd2742, [%rd772+16];
	fma.rn.f64 	%fd2743, %fd2741, %fd769, %fd2742;
	ld.global.nc.f64 	%fd2744, [%rd772+24];
	fma.rn.f64 	%fd2745, %fd2743, %fd769, %fd2744;
	ld.global.nc.f64 	%fd2746, [%rd772+32];
	fma.rn.f64 	%fd2747, %fd2745, %fd769, %fd2746;
	ld.global.nc.f64 	%fd2748, [%rd772+40];
	fma.rn.f64 	%fd2749, %fd2747, %fd769, %fd2748;
	ld.global.nc.f64 	%fd2750, [%rd772+48];
	fma.rn.f64 	%fd770, %fd2749, %fd769, %fd2750;
	fma.rn.f64 	%fd3771, %fd770, %fd3769, %fd3769;
	@%p315 bra 	$L__BB0_464;

	mov.f64 	%fd2751, 0d3FF0000000000000;
	fma.rn.f64 	%fd3771, %fd770, %fd769, %fd2751;

$L__BB0_464:
	and.b32  	%r991, %r1291, 2;
	setp.eq.s32 	%p316, %r991, 0;
	@%p316 bra 	$L__BB0_466;

	mov.f64 	%fd2753, 0dBFF0000000000000;
	fma.rn.f64 	%fd3771, %fd3771, %fd2753, %fd1146;

$L__BB0_466:
	mul.f64 	%fd776, %fd3771, %fd762;
	cvt.rn.f64.s32 	%fd777, %r982;
	mul.f64 	%fd3796, %fd48, %fd777;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r992, %temp}, %fd3796;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1304}, %fd3796;
	}
	and.b32  	%r993, %r1304, 2147483647;
	setp.eq.s32 	%p317, %r993, 2146435072;
	setp.eq.s32 	%p318, %r992, 0;
	and.pred  	%p17, %p318, %p317;
	not.pred 	%p319, %p17;
	mov.u32 	%r1292, %r1304;
	mov.f64 	%fd3772, %fd3796;
	@%p319 bra 	$L__BB0_468;

	mul.rn.f64 	%fd3772, %fd3796, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1292}, %fd3772;
	}

$L__BB0_468:
	mul.f64 	%fd2755, %fd3772, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1293, %fd2755;
	st.local.u32 	[%rd7], %r1293;
	cvt.rn.f64.s32 	%fd2756, %r1293;
	neg.f64 	%fd2757, %fd2756;
	fma.rn.f64 	%fd2759, %fd2757, %fd1333, %fd3772;
	fma.rn.f64 	%fd2761, %fd2757, %fd1335, %fd2759;
	fma.rn.f64 	%fd3773, %fd2757, %fd1337, %fd2761;
	and.b32  	%r994, %r1292, 2145386496;
	setp.lt.u32 	%p320, %r994, 1105199104;
	@%p320 bra 	$L__BB0_470;

	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3772;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3773, [retval0+0];
	} // callseq 78
	ld.local.u32 	%r1293, [%rd7];

$L__BB0_470:
	add.s32 	%r380, %r1293, 1;
	and.b32  	%r995, %r380, 1;
	shl.b32 	%r996, %r380, 3;
	and.b32  	%r997, %r996, 8;
	setp.eq.s32 	%p321, %r995, 0;
	selp.f64 	%fd2763, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p321;
	mul.wide.s32 	%rd774, %r997, 8;
	add.s64 	%rd776, %rd505, %rd774;
	ld.global.nc.f64 	%fd2764, [%rd776+8];
	mul.rn.f64 	%fd784, %fd3773, %fd3773;
	fma.rn.f64 	%fd2765, %fd2763, %fd784, %fd2764;
	ld.global.nc.f64 	%fd2766, [%rd776+16];
	fma.rn.f64 	%fd2767, %fd2765, %fd784, %fd2766;
	ld.global.nc.f64 	%fd2768, [%rd776+24];
	fma.rn.f64 	%fd2769, %fd2767, %fd784, %fd2768;
	ld.global.nc.f64 	%fd2770, [%rd776+32];
	fma.rn.f64 	%fd2771, %fd2769, %fd784, %fd2770;
	ld.global.nc.f64 	%fd2772, [%rd776+40];
	fma.rn.f64 	%fd2773, %fd2771, %fd784, %fd2772;
	ld.global.nc.f64 	%fd2774, [%rd776+48];
	fma.rn.f64 	%fd785, %fd2773, %fd784, %fd2774;
	fma.rn.f64 	%fd3775, %fd785, %fd3773, %fd3773;
	@%p321 bra 	$L__BB0_472;

	mov.f64 	%fd2775, 0d3FF0000000000000;
	fma.rn.f64 	%fd3775, %fd785, %fd784, %fd2775;

$L__BB0_472:
	and.b32  	%r998, %r380, 2;
	setp.eq.s32 	%p322, %r998, 0;
	@%p322 bra 	$L__BB0_474;

	mov.f64 	%fd2777, 0dBFF0000000000000;
	fma.rn.f64 	%fd3775, %fd3775, %fd2777, %fd1146;

$L__BB0_474:
	mul.f64 	%fd791, %fd776, %fd3775;
	cvt.rn.f64.s32 	%fd792, %r983;
	mul.f64 	%fd3800, %fd49, %fd792;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r999, %temp}, %fd3800;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1306}, %fd3800;
	}
	and.b32  	%r1000, %r1306, 2147483647;
	setp.eq.s32 	%p323, %r1000, 2146435072;
	setp.eq.s32 	%p324, %r999, 0;
	and.pred  	%p18, %p324, %p323;
	not.pred 	%p325, %p18;
	mov.u32 	%r1294, %r1306;
	mov.f64 	%fd3776, %fd3800;
	@%p325 bra 	$L__BB0_476;

	mul.rn.f64 	%fd3776, %fd3800, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1294}, %fd3776;
	}

$L__BB0_476:
	mul.f64 	%fd2779, %fd3776, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1295, %fd2779;
	st.local.u32 	[%rd7], %r1295;
	cvt.rn.f64.s32 	%fd2780, %r1295;
	neg.f64 	%fd2781, %fd2780;
	fma.rn.f64 	%fd2783, %fd2781, %fd1333, %fd3776;
	fma.rn.f64 	%fd2785, %fd2781, %fd1335, %fd2783;
	fma.rn.f64 	%fd3777, %fd2781, %fd1337, %fd2785;
	and.b32  	%r1001, %r1294, 2145386496;
	setp.lt.u32 	%p326, %r1001, 1105199104;
	@%p326 bra 	$L__BB0_478;

	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3776;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3777, [retval0+0];
	} // callseq 79
	ld.local.u32 	%r1295, [%rd7];

$L__BB0_478:
	add.s32 	%r387, %r1295, 1;
	and.b32  	%r1002, %r387, 1;
	shl.b32 	%r1003, %r387, 3;
	and.b32  	%r1004, %r1003, 8;
	setp.eq.s32 	%p327, %r1002, 0;
	selp.f64 	%fd2787, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p327;
	mul.wide.s32 	%rd778, %r1004, 8;
	add.s64 	%rd780, %rd505, %rd778;
	ld.global.nc.f64 	%fd2788, [%rd780+8];
	mul.rn.f64 	%fd799, %fd3777, %fd3777;
	fma.rn.f64 	%fd2789, %fd2787, %fd799, %fd2788;
	ld.global.nc.f64 	%fd2790, [%rd780+16];
	fma.rn.f64 	%fd2791, %fd2789, %fd799, %fd2790;
	ld.global.nc.f64 	%fd2792, [%rd780+24];
	fma.rn.f64 	%fd2793, %fd2791, %fd799, %fd2792;
	ld.global.nc.f64 	%fd2794, [%rd780+32];
	fma.rn.f64 	%fd2795, %fd2793, %fd799, %fd2794;
	ld.global.nc.f64 	%fd2796, [%rd780+40];
	fma.rn.f64 	%fd2797, %fd2795, %fd799, %fd2796;
	ld.global.nc.f64 	%fd2798, [%rd780+48];
	fma.rn.f64 	%fd800, %fd2797, %fd799, %fd2798;
	fma.rn.f64 	%fd3779, %fd800, %fd3777, %fd3777;
	@%p327 bra 	$L__BB0_480;

	mov.f64 	%fd2799, 0d3FF0000000000000;
	fma.rn.f64 	%fd3779, %fd800, %fd799, %fd2799;

$L__BB0_480:
	and.b32  	%r1005, %r387, 2;
	setp.eq.s32 	%p328, %r1005, 0;
	@%p328 bra 	$L__BB0_482;

	mov.f64 	%fd2801, 0dBFF0000000000000;
	fma.rn.f64 	%fd3779, %fd3779, %fd2801, %fd1146;

$L__BB0_482:
	mul.f64 	%fd806, %fd791, %fd3779;
	mov.u32 	%r1296, %r1302;
	mov.f64 	%fd3780, %fd3792;
	@%p313 bra 	$L__BB0_484;

	mul.rn.f64 	%fd3780, %fd3792, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1296}, %fd3780;
	}

$L__BB0_484:
	mul.f64 	%fd2803, %fd3780, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1297, %fd2803;
	st.local.u32 	[%rd7], %r1297;
	cvt.rn.f64.s32 	%fd2804, %r1297;
	neg.f64 	%fd2805, %fd2804;
	fma.rn.f64 	%fd2807, %fd2805, %fd1333, %fd3780;
	fma.rn.f64 	%fd2809, %fd2805, %fd1335, %fd2807;
	fma.rn.f64 	%fd3781, %fd2805, %fd1337, %fd2809;
	and.b32  	%r1006, %r1296, 2145386496;
	setp.lt.u32 	%p330, %r1006, 1105199104;
	@%p330 bra 	$L__BB0_486;

	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3780;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3781, [retval0+0];
	} // callseq 80
	ld.local.u32 	%r1297, [%rd7];

$L__BB0_486:
	add.s32 	%r393, %r1297, 1;
	and.b32  	%r1007, %r393, 1;
	shl.b32 	%r1008, %r393, 3;
	and.b32  	%r1009, %r1008, 8;
	setp.eq.s32 	%p331, %r1007, 0;
	selp.f64 	%fd2811, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p331;
	mul.wide.s32 	%rd782, %r1009, 8;
	add.s64 	%rd784, %rd505, %rd782;
	ld.global.nc.f64 	%fd2812, [%rd784+8];
	mul.rn.f64 	%fd812, %fd3781, %fd3781;
	fma.rn.f64 	%fd2813, %fd2811, %fd812, %fd2812;
	ld.global.nc.f64 	%fd2814, [%rd784+16];
	fma.rn.f64 	%fd2815, %fd2813, %fd812, %fd2814;
	ld.global.nc.f64 	%fd2816, [%rd784+24];
	fma.rn.f64 	%fd2817, %fd2815, %fd812, %fd2816;
	ld.global.nc.f64 	%fd2818, [%rd784+32];
	fma.rn.f64 	%fd2819, %fd2817, %fd812, %fd2818;
	ld.global.nc.f64 	%fd2820, [%rd784+40];
	fma.rn.f64 	%fd2821, %fd2819, %fd812, %fd2820;
	ld.global.nc.f64 	%fd2822, [%rd784+48];
	fma.rn.f64 	%fd813, %fd2821, %fd812, %fd2822;
	fma.rn.f64 	%fd3783, %fd813, %fd3781, %fd3781;
	@%p331 bra 	$L__BB0_488;

	mov.f64 	%fd2823, 0d3FF0000000000000;
	fma.rn.f64 	%fd3783, %fd813, %fd812, %fd2823;

$L__BB0_488:
	and.b32  	%r1010, %r393, 2;
	setp.eq.s32 	%p332, %r1010, 0;
	@%p332 bra 	$L__BB0_490;

	mov.f64 	%fd2825, 0dBFF0000000000000;
	fma.rn.f64 	%fd3783, %fd3783, %fd2825, %fd1146;

$L__BB0_490:
	mul.f64 	%fd819, %fd3783, %fd777;
	mov.u32 	%r1298, %r1304;
	mov.f64 	%fd3784, %fd3796;
	@%p319 bra 	$L__BB0_492;

	mul.rn.f64 	%fd3784, %fd3796, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1298}, %fd3784;
	}

$L__BB0_492:
	mul.f64 	%fd2827, %fd3784, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1299, %fd2827;
	st.local.u32 	[%rd7], %r1299;
	cvt.rn.f64.s32 	%fd2828, %r1299;
	neg.f64 	%fd2829, %fd2828;
	fma.rn.f64 	%fd2831, %fd2829, %fd1333, %fd3784;
	fma.rn.f64 	%fd2833, %fd2829, %fd1335, %fd2831;
	fma.rn.f64 	%fd3785, %fd2829, %fd1337, %fd2833;
	and.b32  	%r1011, %r1298, 2145386496;
	setp.lt.u32 	%p334, %r1011, 1105199104;
	@%p334 bra 	$L__BB0_494;

	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3784;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3785, [retval0+0];
	} // callseq 81
	ld.local.u32 	%r1299, [%rd7];

$L__BB0_494:
	and.b32  	%r1012, %r1299, 1;
	shl.b32 	%r1013, %r1299, 3;
	and.b32  	%r1014, %r1013, 8;
	setp.eq.s32 	%p335, %r1012, 0;
	selp.f64 	%fd2835, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p335;
	mul.wide.s32 	%rd786, %r1014, 8;
	add.s64 	%rd788, %rd505, %rd786;
	ld.global.nc.f64 	%fd2836, [%rd788+8];
	mul.rn.f64 	%fd825, %fd3785, %fd3785;
	fma.rn.f64 	%fd2837, %fd2835, %fd825, %fd2836;
	ld.global.nc.f64 	%fd2838, [%rd788+16];
	fma.rn.f64 	%fd2839, %fd2837, %fd825, %fd2838;
	ld.global.nc.f64 	%fd2840, [%rd788+24];
	fma.rn.f64 	%fd2841, %fd2839, %fd825, %fd2840;
	ld.global.nc.f64 	%fd2842, [%rd788+32];
	fma.rn.f64 	%fd2843, %fd2841, %fd825, %fd2842;
	ld.global.nc.f64 	%fd2844, [%rd788+40];
	fma.rn.f64 	%fd2845, %fd2843, %fd825, %fd2844;
	ld.global.nc.f64 	%fd2846, [%rd788+48];
	fma.rn.f64 	%fd826, %fd2845, %fd825, %fd2846;
	fma.rn.f64 	%fd3787, %fd826, %fd3785, %fd3785;
	@%p335 bra 	$L__BB0_496;

	mov.f64 	%fd2847, 0d3FF0000000000000;
	fma.rn.f64 	%fd3787, %fd826, %fd825, %fd2847;

$L__BB0_496:
	and.b32  	%r1015, %r1299, 2;
	setp.eq.s32 	%p336, %r1015, 0;
	@%p336 bra 	$L__BB0_498;

	mov.f64 	%fd2849, 0dBFF0000000000000;
	fma.rn.f64 	%fd3787, %fd3787, %fd2849, %fd1146;

$L__BB0_498:
	mul.f64 	%fd832, %fd819, %fd3787;
	mov.u32 	%r1300, %r1306;
	mov.f64 	%fd3788, %fd3800;
	@%p325 bra 	$L__BB0_500;

	mul.rn.f64 	%fd3788, %fd3800, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1300}, %fd3788;
	}

$L__BB0_500:
	mul.f64 	%fd2851, %fd3788, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1301, %fd2851;
	st.local.u32 	[%rd7], %r1301;
	cvt.rn.f64.s32 	%fd2852, %r1301;
	neg.f64 	%fd2853, %fd2852;
	fma.rn.f64 	%fd2855, %fd2853, %fd1333, %fd3788;
	fma.rn.f64 	%fd2857, %fd2853, %fd1335, %fd2855;
	fma.rn.f64 	%fd3789, %fd2853, %fd1337, %fd2857;
	and.b32  	%r1016, %r1300, 2145386496;
	setp.lt.u32 	%p338, %r1016, 1105199104;
	@%p338 bra 	$L__BB0_502;

	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3788;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3789, [retval0+0];
	} // callseq 82
	ld.local.u32 	%r1301, [%rd7];

$L__BB0_502:
	add.s32 	%r404, %r1301, 1;
	and.b32  	%r1017, %r404, 1;
	shl.b32 	%r1018, %r404, 3;
	and.b32  	%r1019, %r1018, 8;
	setp.eq.s32 	%p339, %r1017, 0;
	selp.f64 	%fd2859, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p339;
	mul.wide.s32 	%rd790, %r1019, 8;
	add.s64 	%rd792, %rd505, %rd790;
	ld.global.nc.f64 	%fd2860, [%rd792+8];
	mul.rn.f64 	%fd838, %fd3789, %fd3789;
	fma.rn.f64 	%fd2861, %fd2859, %fd838, %fd2860;
	ld.global.nc.f64 	%fd2862, [%rd792+16];
	fma.rn.f64 	%fd2863, %fd2861, %fd838, %fd2862;
	ld.global.nc.f64 	%fd2864, [%rd792+24];
	fma.rn.f64 	%fd2865, %fd2863, %fd838, %fd2864;
	ld.global.nc.f64 	%fd2866, [%rd792+32];
	fma.rn.f64 	%fd2867, %fd2865, %fd838, %fd2866;
	ld.global.nc.f64 	%fd2868, [%rd792+40];
	fma.rn.f64 	%fd2869, %fd2867, %fd838, %fd2868;
	ld.global.nc.f64 	%fd2870, [%rd792+48];
	fma.rn.f64 	%fd839, %fd2869, %fd838, %fd2870;
	fma.rn.f64 	%fd3791, %fd839, %fd3789, %fd3789;
	@%p339 bra 	$L__BB0_504;

	mov.f64 	%fd2871, 0d3FF0000000000000;
	fma.rn.f64 	%fd3791, %fd839, %fd838, %fd2871;

$L__BB0_504:
	and.b32  	%r1020, %r404, 2;
	setp.eq.s32 	%p340, %r1020, 0;
	@%p340 bra 	$L__BB0_506;

	mov.f64 	%fd2873, 0dBFF0000000000000;
	fma.rn.f64 	%fd3791, %fd3791, %fd2873, %fd1146;

$L__BB0_506:
	mul.f64 	%fd845, %fd832, %fd3791;
	@%p313 bra 	$L__BB0_508;

	mul.rn.f64 	%fd3792, %fd3792, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd3792;
	}

$L__BB0_508:
	mul.f64 	%fd2875, %fd3792, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1303, %fd2875;
	st.local.u32 	[%rd7], %r1303;
	cvt.rn.f64.s32 	%fd2876, %r1303;
	neg.f64 	%fd2877, %fd2876;
	fma.rn.f64 	%fd2879, %fd2877, %fd1333, %fd3792;
	fma.rn.f64 	%fd2881, %fd2877, %fd1335, %fd2879;
	fma.rn.f64 	%fd3793, %fd2877, %fd1337, %fd2881;
	and.b32  	%r1021, %r1302, 2145386496;
	setp.lt.u32 	%p342, %r1021, 1105199104;
	@%p342 bra 	$L__BB0_510;

	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3792;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3793, [retval0+0];
	} // callseq 83
	ld.local.u32 	%r1303, [%rd7];

$L__BB0_510:
	add.s32 	%r410, %r1303, 1;
	and.b32  	%r1022, %r410, 1;
	shl.b32 	%r1023, %r410, 3;
	and.b32  	%r1024, %r1023, 8;
	setp.eq.s32 	%p343, %r1022, 0;
	selp.f64 	%fd2883, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p343;
	mul.wide.s32 	%rd794, %r1024, 8;
	add.s64 	%rd796, %rd505, %rd794;
	ld.global.nc.f64 	%fd2884, [%rd796+8];
	mul.rn.f64 	%fd851, %fd3793, %fd3793;
	fma.rn.f64 	%fd2885, %fd2883, %fd851, %fd2884;
	ld.global.nc.f64 	%fd2886, [%rd796+16];
	fma.rn.f64 	%fd2887, %fd2885, %fd851, %fd2886;
	ld.global.nc.f64 	%fd2888, [%rd796+24];
	fma.rn.f64 	%fd2889, %fd2887, %fd851, %fd2888;
	ld.global.nc.f64 	%fd2890, [%rd796+32];
	fma.rn.f64 	%fd2891, %fd2889, %fd851, %fd2890;
	ld.global.nc.f64 	%fd2892, [%rd796+40];
	fma.rn.f64 	%fd2893, %fd2891, %fd851, %fd2892;
	ld.global.nc.f64 	%fd2894, [%rd796+48];
	fma.rn.f64 	%fd852, %fd2893, %fd851, %fd2894;
	fma.rn.f64 	%fd3795, %fd852, %fd3793, %fd3793;
	@%p343 bra 	$L__BB0_512;

	mov.f64 	%fd2895, 0d3FF0000000000000;
	fma.rn.f64 	%fd3795, %fd852, %fd851, %fd2895;

$L__BB0_512:
	and.b32  	%r1025, %r410, 2;
	setp.eq.s32 	%p344, %r1025, 0;
	@%p344 bra 	$L__BB0_514;

	mov.f64 	%fd2897, 0dBFF0000000000000;
	fma.rn.f64 	%fd3795, %fd3795, %fd2897, %fd1146;

$L__BB0_514:
	mul.f64 	%fd858, %fd3795, %fd792;
	@%p319 bra 	$L__BB0_516;

	mul.rn.f64 	%fd3796, %fd3796, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1304}, %fd3796;
	}

$L__BB0_516:
	mul.f64 	%fd2899, %fd3796, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1305, %fd2899;
	st.local.u32 	[%rd7], %r1305;
	cvt.rn.f64.s32 	%fd2900, %r1305;
	neg.f64 	%fd2901, %fd2900;
	fma.rn.f64 	%fd2903, %fd2901, %fd1333, %fd3796;
	fma.rn.f64 	%fd2905, %fd2901, %fd1335, %fd2903;
	fma.rn.f64 	%fd3797, %fd2901, %fd1337, %fd2905;
	and.b32  	%r1026, %r1304, 2145386496;
	setp.lt.u32 	%p346, %r1026, 1105199104;
	@%p346 bra 	$L__BB0_518;

	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3796;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3797, [retval0+0];
	} // callseq 84
	ld.local.u32 	%r1305, [%rd7];

$L__BB0_518:
	add.s32 	%r416, %r1305, 1;
	and.b32  	%r1027, %r416, 1;
	shl.b32 	%r1028, %r416, 3;
	and.b32  	%r1029, %r1028, 8;
	setp.eq.s32 	%p347, %r1027, 0;
	selp.f64 	%fd2907, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p347;
	mul.wide.s32 	%rd798, %r1029, 8;
	add.s64 	%rd800, %rd505, %rd798;
	ld.global.nc.f64 	%fd2908, [%rd800+8];
	mul.rn.f64 	%fd864, %fd3797, %fd3797;
	fma.rn.f64 	%fd2909, %fd2907, %fd864, %fd2908;
	ld.global.nc.f64 	%fd2910, [%rd800+16];
	fma.rn.f64 	%fd2911, %fd2909, %fd864, %fd2910;
	ld.global.nc.f64 	%fd2912, [%rd800+24];
	fma.rn.f64 	%fd2913, %fd2911, %fd864, %fd2912;
	ld.global.nc.f64 	%fd2914, [%rd800+32];
	fma.rn.f64 	%fd2915, %fd2913, %fd864, %fd2914;
	ld.global.nc.f64 	%fd2916, [%rd800+40];
	fma.rn.f64 	%fd2917, %fd2915, %fd864, %fd2916;
	ld.global.nc.f64 	%fd2918, [%rd800+48];
	fma.rn.f64 	%fd865, %fd2917, %fd864, %fd2918;
	fma.rn.f64 	%fd3799, %fd865, %fd3797, %fd3797;
	@%p347 bra 	$L__BB0_520;

	mov.f64 	%fd2919, 0d3FF0000000000000;
	fma.rn.f64 	%fd3799, %fd865, %fd864, %fd2919;

$L__BB0_520:
	and.b32  	%r1030, %r416, 2;
	setp.eq.s32 	%p348, %r1030, 0;
	@%p348 bra 	$L__BB0_522;

	mov.f64 	%fd2921, 0dBFF0000000000000;
	fma.rn.f64 	%fd3799, %fd3799, %fd2921, %fd1146;

$L__BB0_522:
	mul.f64 	%fd871, %fd858, %fd3799;
	@%p325 bra 	$L__BB0_524;

	mul.rn.f64 	%fd3800, %fd3800, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1306}, %fd3800;
	}

$L__BB0_524:
	mul.f64 	%fd2923, %fd3800, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1307, %fd2923;
	st.local.u32 	[%rd7], %r1307;
	cvt.rn.f64.s32 	%fd2924, %r1307;
	neg.f64 	%fd2925, %fd2924;
	fma.rn.f64 	%fd2927, %fd2925, %fd1333, %fd3800;
	fma.rn.f64 	%fd2929, %fd2925, %fd1335, %fd2927;
	fma.rn.f64 	%fd3801, %fd2925, %fd1337, %fd2929;
	and.b32  	%r1031, %r1306, 2145386496;
	setp.lt.u32 	%p350, %r1031, 1105199104;
	@%p350 bra 	$L__BB0_526;

	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3800;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3801, [retval0+0];
	} // callseq 85
	ld.local.u32 	%r1307, [%rd7];

$L__BB0_526:
	and.b32  	%r1032, %r1307, 1;
	shl.b32 	%r1033, %r1307, 3;
	and.b32  	%r1034, %r1033, 8;
	setp.eq.s32 	%p351, %r1032, 0;
	selp.f64 	%fd2931, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p351;
	mul.wide.s32 	%rd802, %r1034, 8;
	add.s64 	%rd804, %rd505, %rd802;
	ld.global.nc.f64 	%fd2932, [%rd804+8];
	mul.rn.f64 	%fd877, %fd3801, %fd3801;
	fma.rn.f64 	%fd2933, %fd2931, %fd877, %fd2932;
	ld.global.nc.f64 	%fd2934, [%rd804+16];
	fma.rn.f64 	%fd2935, %fd2933, %fd877, %fd2934;
	ld.global.nc.f64 	%fd2936, [%rd804+24];
	fma.rn.f64 	%fd2937, %fd2935, %fd877, %fd2936;
	ld.global.nc.f64 	%fd2938, [%rd804+32];
	fma.rn.f64 	%fd2939, %fd2937, %fd877, %fd2938;
	ld.global.nc.f64 	%fd2940, [%rd804+40];
	fma.rn.f64 	%fd2941, %fd2939, %fd877, %fd2940;
	ld.global.nc.f64 	%fd2942, [%rd804+48];
	fma.rn.f64 	%fd878, %fd2941, %fd877, %fd2942;
	fma.rn.f64 	%fd3803, %fd878, %fd3801, %fd3801;
	@%p351 bra 	$L__BB0_528;

	mov.f64 	%fd2943, 0d3FF0000000000000;
	fma.rn.f64 	%fd3803, %fd878, %fd877, %fd2943;

$L__BB0_528:
	and.b32  	%r1035, %r1307, 2;
	setp.eq.s32 	%p352, %r1035, 0;
	@%p352 bra 	$L__BB0_530;

	mov.f64 	%fd2945, 0dBFF0000000000000;
	fma.rn.f64 	%fd3803, %fd3803, %fd2945, %fd1146;

$L__BB0_530:
	mul.wide.s32 	%rd910, %r1185, 8;
	add.s64 	%rd909, %rd62, %rd910;
	mul.wide.s32 	%rd810, %r984, 8;
	add.s64 	%rd811, %rd67, %rd810;
	neg.f64 	%fd2947, %fd806;
	st.local.f64 	[%rd811], %fd2947;
	neg.f64 	%fd2948, %fd845;
	st.local.f64 	[%rd811+24], %fd2948;
	mul.f64 	%fd2949, %fd871, %fd3803;
	neg.f64 	%fd2950, %fd2949;
	st.local.f64 	[%rd811+48], %fd2950;
	ld.local.f64 	%fd2951, [%rd67];
	ld.local.f64 	%fd2952, [%rd67+8];
	ld.local.f64 	%fd2953, [%rd67+16];
	mul.f64 	%fd2954, %fd1162, %fd2953;
	fma.rn.f64 	%fd2955, %fd1161, %fd2952, %fd2954;
	fma.rn.f64 	%fd2956, %fd1160, %fd2951, %fd2955;
	mul.f64 	%fd2957, %fd1160, %fd761;
	sub.f64 	%fd2958, %fd2957, %fd2956;
	ld.local.f64 	%fd2959, [%rd67+24];
	ld.local.f64 	%fd2960, [%rd67+32];
	ld.local.f64 	%fd2961, [%rd67+40];
	mul.f64 	%fd2962, %fd1162, %fd2961;
	fma.rn.f64 	%fd2963, %fd1161, %fd2960, %fd2962;
	fma.rn.f64 	%fd2964, %fd1160, %fd2959, %fd2963;
	mul.f64 	%fd2965, %fd1161, %fd761;
	sub.f64 	%fd2966, %fd2965, %fd2964;
	ld.local.f64 	%fd2967, [%rd67+48];
	ld.local.f64 	%fd2968, [%rd67+56];
	ld.local.f64 	%fd2969, [%rd67+64];
	mul.f64 	%fd2970, %fd1162, %fd2969;
	fma.rn.f64 	%fd2971, %fd1161, %fd2968, %fd2970;
	fma.rn.f64 	%fd2972, %fd1160, %fd2967, %fd2971;
	mul.f64 	%fd2973, %fd1162, %fd761;
	sub.f64 	%fd2974, %fd2973, %fd2972;
	mul.f64 	%fd2975, %fd13, %fd2974;
	mul.f64 	%fd2976, %fd14, %fd2966;
	sub.f64 	%fd2977, %fd2975, %fd2976;
	mul.f64 	%fd2978, %fd14, %fd2958;
	mul.f64 	%fd2979, %fd12, %fd2974;
	sub.f64 	%fd2980, %fd2978, %fd2979;
	mul.f64 	%fd2981, %fd12, %fd2966;
	mul.f64 	%fd2982, %fd13, %fd2958;
	sub.f64 	%fd2983, %fd2981, %fd2982;
	mul.f64 	%fd2984, %fd39, %fd2980;
	fma.rn.f64 	%fd2985, %fd40, %fd2983, %fd2984;
	fma.rn.f64 	%fd2986, %fd38, %fd2977, %fd2985;
	mul.f64 	%fd2987, %fd638, %fd2986;
	mul.f64 	%fd2988, %fd15, %fd2987;
	ld.local.f64 	%fd2989, [%rd909];
	fma.rn.f64 	%fd3882, %fd2988, %fd24, %fd2989;
	st.local.f64 	[%rd909], %fd3882;
	// begin inline asm
	ld.global.nc.f64 %fd2946, [%rd492];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1036, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1037, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1038, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1039, [%rd151];
	// end inline asm
	st.local.u64 	[%rd68], %rd462;
	st.local.u64 	[%rd68+8], %rd462;
	st.local.u64 	[%rd68+16], %rd462;
	st.local.u64 	[%rd68+24], %rd462;
	st.local.u64 	[%rd68+32], %rd462;
	st.local.u64 	[%rd68+40], %rd462;
	st.local.u64 	[%rd68+48], %rd462;
	st.local.u64 	[%rd68+56], %rd462;
	st.local.u64 	[%rd68+64], %rd462;
	cvt.rn.f64.s32 	%fd886, %r1036;
	mul.f64 	%fd3828, %fd47, %fd886;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1040, %temp}, %fd3828;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1320}, %fd3828;
	}
	and.b32  	%r1041, %r1320, 2147483647;
	setp.eq.s32 	%p353, %r1041, 2146435072;
	setp.eq.s32 	%p354, %r1040, 0;
	and.pred  	%p19, %p354, %p353;
	not.pred 	%p355, %p19;
	mov.u32 	%r1308, %r1320;
	mov.f64 	%fd3804, %fd3828;
	@%p355 bra 	$L__BB0_532;

	mul.rn.f64 	%fd3804, %fd3828, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1308}, %fd3804;
	}

$L__BB0_532:
	mul.f64 	%fd2991, %fd3804, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1309, %fd2991;
	st.local.u32 	[%rd7], %r1309;
	cvt.rn.f64.s32 	%fd2992, %r1309;
	neg.f64 	%fd2993, %fd2992;
	fma.rn.f64 	%fd2995, %fd2993, %fd1333, %fd3804;
	fma.rn.f64 	%fd2997, %fd2993, %fd1335, %fd2995;
	fma.rn.f64 	%fd3805, %fd2993, %fd1337, %fd2997;
	and.b32  	%r1042, %r1308, 2145386496;
	setp.lt.u32 	%p356, %r1042, 1105199104;
	@%p356 bra 	$L__BB0_534;

	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3805, [retval0+0];
	} // callseq 86
	ld.local.u32 	%r1309, [%rd7];

$L__BB0_534:
	and.b32  	%r1043, %r1309, 1;
	shl.b32 	%r1044, %r1309, 3;
	and.b32  	%r1045, %r1044, 8;
	setp.eq.s32 	%p357, %r1043, 0;
	selp.f64 	%fd2999, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p357;
	mul.wide.s32 	%rd814, %r1045, 8;
	add.s64 	%rd816, %rd505, %rd814;
	ld.global.nc.f64 	%fd3000, [%rd816+8];
	mul.rn.f64 	%fd893, %fd3805, %fd3805;
	fma.rn.f64 	%fd3001, %fd2999, %fd893, %fd3000;
	ld.global.nc.f64 	%fd3002, [%rd816+16];
	fma.rn.f64 	%fd3003, %fd3001, %fd893, %fd3002;
	ld.global.nc.f64 	%fd3004, [%rd816+24];
	fma.rn.f64 	%fd3005, %fd3003, %fd893, %fd3004;
	ld.global.nc.f64 	%fd3006, [%rd816+32];
	fma.rn.f64 	%fd3007, %fd3005, %fd893, %fd3006;
	ld.global.nc.f64 	%fd3008, [%rd816+40];
	fma.rn.f64 	%fd3009, %fd3007, %fd893, %fd3008;
	ld.global.nc.f64 	%fd3010, [%rd816+48];
	fma.rn.f64 	%fd894, %fd3009, %fd893, %fd3010;
	fma.rn.f64 	%fd3807, %fd894, %fd3805, %fd3805;
	@%p357 bra 	$L__BB0_536;

	mov.f64 	%fd3011, 0d3FF0000000000000;
	fma.rn.f64 	%fd3807, %fd894, %fd893, %fd3011;

$L__BB0_536:
	and.b32  	%r1046, %r1309, 2;
	setp.eq.s32 	%p358, %r1046, 0;
	@%p358 bra 	$L__BB0_538;

	mov.f64 	%fd3013, 0dBFF0000000000000;
	fma.rn.f64 	%fd3807, %fd3807, %fd3013, %fd1146;

$L__BB0_538:
	mul.f64 	%fd900, %fd3807, %fd886;
	cvt.rn.f64.s32 	%fd901, %r1037;
	mul.f64 	%fd3832, %fd48, %fd901;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1047, %temp}, %fd3832;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1322}, %fd3832;
	}
	and.b32  	%r1048, %r1322, 2147483647;
	setp.eq.s32 	%p359, %r1048, 2146435072;
	setp.eq.s32 	%p360, %r1047, 0;
	and.pred  	%p20, %p360, %p359;
	not.pred 	%p361, %p20;
	mov.u32 	%r1310, %r1322;
	mov.f64 	%fd3808, %fd3832;
	@%p361 bra 	$L__BB0_540;

	mul.rn.f64 	%fd3808, %fd3832, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1310}, %fd3808;
	}

$L__BB0_540:
	mul.f64 	%fd3015, %fd3808, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1311, %fd3015;
	st.local.u32 	[%rd7], %r1311;
	cvt.rn.f64.s32 	%fd3016, %r1311;
	neg.f64 	%fd3017, %fd3016;
	fma.rn.f64 	%fd3019, %fd3017, %fd1333, %fd3808;
	fma.rn.f64 	%fd3021, %fd3017, %fd1335, %fd3019;
	fma.rn.f64 	%fd3809, %fd3017, %fd1337, %fd3021;
	and.b32  	%r1049, %r1310, 2145386496;
	setp.lt.u32 	%p362, %r1049, 1105199104;
	@%p362 bra 	$L__BB0_542;

	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3808;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3809, [retval0+0];
	} // callseq 87
	ld.local.u32 	%r1311, [%rd7];

$L__BB0_542:
	add.s32 	%r437, %r1311, 1;
	and.b32  	%r1050, %r437, 1;
	shl.b32 	%r1051, %r437, 3;
	and.b32  	%r1052, %r1051, 8;
	setp.eq.s32 	%p363, %r1050, 0;
	selp.f64 	%fd3023, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p363;
	mul.wide.s32 	%rd818, %r1052, 8;
	add.s64 	%rd820, %rd505, %rd818;
	ld.global.nc.f64 	%fd3024, [%rd820+8];
	mul.rn.f64 	%fd908, %fd3809, %fd3809;
	fma.rn.f64 	%fd3025, %fd3023, %fd908, %fd3024;
	ld.global.nc.f64 	%fd3026, [%rd820+16];
	fma.rn.f64 	%fd3027, %fd3025, %fd908, %fd3026;
	ld.global.nc.f64 	%fd3028, [%rd820+24];
	fma.rn.f64 	%fd3029, %fd3027, %fd908, %fd3028;
	ld.global.nc.f64 	%fd3030, [%rd820+32];
	fma.rn.f64 	%fd3031, %fd3029, %fd908, %fd3030;
	ld.global.nc.f64 	%fd3032, [%rd820+40];
	fma.rn.f64 	%fd3033, %fd3031, %fd908, %fd3032;
	ld.global.nc.f64 	%fd3034, [%rd820+48];
	fma.rn.f64 	%fd909, %fd3033, %fd908, %fd3034;
	fma.rn.f64 	%fd3811, %fd909, %fd3809, %fd3809;
	@%p363 bra 	$L__BB0_544;

	mov.f64 	%fd3035, 0d3FF0000000000000;
	fma.rn.f64 	%fd3811, %fd909, %fd908, %fd3035;

$L__BB0_544:
	and.b32  	%r1053, %r437, 2;
	setp.eq.s32 	%p364, %r1053, 0;
	@%p364 bra 	$L__BB0_546;

	mov.f64 	%fd3037, 0dBFF0000000000000;
	fma.rn.f64 	%fd3811, %fd3811, %fd3037, %fd1146;

$L__BB0_546:
	mul.f64 	%fd915, %fd900, %fd3811;
	cvt.rn.f64.s32 	%fd916, %r1038;
	mul.f64 	%fd3836, %fd49, %fd916;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd3836;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1324}, %fd3836;
	}
	and.b32  	%r1055, %r1324, 2147483647;
	setp.eq.s32 	%p365, %r1055, 2146435072;
	setp.eq.s32 	%p366, %r1054, 0;
	and.pred  	%p21, %p366, %p365;
	not.pred 	%p367, %p21;
	mov.u32 	%r1312, %r1324;
	mov.f64 	%fd3812, %fd3836;
	@%p367 bra 	$L__BB0_548;

	mul.rn.f64 	%fd3812, %fd3836, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1312}, %fd3812;
	}

$L__BB0_548:
	mul.f64 	%fd3039, %fd3812, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1313, %fd3039;
	st.local.u32 	[%rd7], %r1313;
	cvt.rn.f64.s32 	%fd3040, %r1313;
	neg.f64 	%fd3041, %fd3040;
	fma.rn.f64 	%fd3043, %fd3041, %fd1333, %fd3812;
	fma.rn.f64 	%fd3045, %fd3041, %fd1335, %fd3043;
	fma.rn.f64 	%fd3813, %fd3041, %fd1337, %fd3045;
	and.b32  	%r1056, %r1312, 2145386496;
	setp.lt.u32 	%p368, %r1056, 1105199104;
	@%p368 bra 	$L__BB0_550;

	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3812;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3813, [retval0+0];
	} // callseq 88
	ld.local.u32 	%r1313, [%rd7];

$L__BB0_550:
	add.s32 	%r444, %r1313, 1;
	and.b32  	%r1057, %r444, 1;
	shl.b32 	%r1058, %r444, 3;
	and.b32  	%r1059, %r1058, 8;
	setp.eq.s32 	%p369, %r1057, 0;
	selp.f64 	%fd3047, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p369;
	mul.wide.s32 	%rd822, %r1059, 8;
	add.s64 	%rd824, %rd505, %rd822;
	ld.global.nc.f64 	%fd3048, [%rd824+8];
	mul.rn.f64 	%fd923, %fd3813, %fd3813;
	fma.rn.f64 	%fd3049, %fd3047, %fd923, %fd3048;
	ld.global.nc.f64 	%fd3050, [%rd824+16];
	fma.rn.f64 	%fd3051, %fd3049, %fd923, %fd3050;
	ld.global.nc.f64 	%fd3052, [%rd824+24];
	fma.rn.f64 	%fd3053, %fd3051, %fd923, %fd3052;
	ld.global.nc.f64 	%fd3054, [%rd824+32];
	fma.rn.f64 	%fd3055, %fd3053, %fd923, %fd3054;
	ld.global.nc.f64 	%fd3056, [%rd824+40];
	fma.rn.f64 	%fd3057, %fd3055, %fd923, %fd3056;
	ld.global.nc.f64 	%fd3058, [%rd824+48];
	fma.rn.f64 	%fd924, %fd3057, %fd923, %fd3058;
	fma.rn.f64 	%fd3815, %fd924, %fd3813, %fd3813;
	@%p369 bra 	$L__BB0_552;

	mov.f64 	%fd3059, 0d3FF0000000000000;
	fma.rn.f64 	%fd3815, %fd924, %fd923, %fd3059;

$L__BB0_552:
	and.b32  	%r1060, %r444, 2;
	setp.eq.s32 	%p370, %r1060, 0;
	@%p370 bra 	$L__BB0_554;

	mov.f64 	%fd3061, 0dBFF0000000000000;
	fma.rn.f64 	%fd3815, %fd3815, %fd3061, %fd1146;

$L__BB0_554:
	mul.f64 	%fd930, %fd915, %fd3815;
	mov.u32 	%r1314, %r1320;
	mov.f64 	%fd3816, %fd3828;
	@%p355 bra 	$L__BB0_556;

	mul.rn.f64 	%fd3816, %fd3828, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1314}, %fd3816;
	}

$L__BB0_556:
	mul.f64 	%fd3063, %fd3816, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1315, %fd3063;
	st.local.u32 	[%rd7], %r1315;
	cvt.rn.f64.s32 	%fd3064, %r1315;
	neg.f64 	%fd3065, %fd3064;
	fma.rn.f64 	%fd3067, %fd3065, %fd1333, %fd3816;
	fma.rn.f64 	%fd3069, %fd3065, %fd1335, %fd3067;
	fma.rn.f64 	%fd3817, %fd3065, %fd1337, %fd3069;
	and.b32  	%r1061, %r1314, 2145386496;
	setp.lt.u32 	%p372, %r1061, 1105199104;
	@%p372 bra 	$L__BB0_558;

	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3816;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3817, [retval0+0];
	} // callseq 89
	ld.local.u32 	%r1315, [%rd7];

$L__BB0_558:
	add.s32 	%r450, %r1315, 1;
	and.b32  	%r1062, %r450, 1;
	shl.b32 	%r1063, %r450, 3;
	and.b32  	%r1064, %r1063, 8;
	setp.eq.s32 	%p373, %r1062, 0;
	selp.f64 	%fd3071, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p373;
	mul.wide.s32 	%rd826, %r1064, 8;
	add.s64 	%rd828, %rd505, %rd826;
	ld.global.nc.f64 	%fd3072, [%rd828+8];
	mul.rn.f64 	%fd936, %fd3817, %fd3817;
	fma.rn.f64 	%fd3073, %fd3071, %fd936, %fd3072;
	ld.global.nc.f64 	%fd3074, [%rd828+16];
	fma.rn.f64 	%fd3075, %fd3073, %fd936, %fd3074;
	ld.global.nc.f64 	%fd3076, [%rd828+24];
	fma.rn.f64 	%fd3077, %fd3075, %fd936, %fd3076;
	ld.global.nc.f64 	%fd3078, [%rd828+32];
	fma.rn.f64 	%fd3079, %fd3077, %fd936, %fd3078;
	ld.global.nc.f64 	%fd3080, [%rd828+40];
	fma.rn.f64 	%fd3081, %fd3079, %fd936, %fd3080;
	ld.global.nc.f64 	%fd3082, [%rd828+48];
	fma.rn.f64 	%fd937, %fd3081, %fd936, %fd3082;
	fma.rn.f64 	%fd3819, %fd937, %fd3817, %fd3817;
	@%p373 bra 	$L__BB0_560;

	mov.f64 	%fd3083, 0d3FF0000000000000;
	fma.rn.f64 	%fd3819, %fd937, %fd936, %fd3083;

$L__BB0_560:
	and.b32  	%r1065, %r450, 2;
	setp.eq.s32 	%p374, %r1065, 0;
	@%p374 bra 	$L__BB0_562;

	mov.f64 	%fd3085, 0dBFF0000000000000;
	fma.rn.f64 	%fd3819, %fd3819, %fd3085, %fd1146;

$L__BB0_562:
	mul.f64 	%fd943, %fd3819, %fd901;
	mov.u32 	%r1316, %r1322;
	mov.f64 	%fd3820, %fd3832;
	@%p361 bra 	$L__BB0_564;

	mul.rn.f64 	%fd3820, %fd3832, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1316}, %fd3820;
	}

$L__BB0_564:
	mul.f64 	%fd3087, %fd3820, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1317, %fd3087;
	st.local.u32 	[%rd7], %r1317;
	cvt.rn.f64.s32 	%fd3088, %r1317;
	neg.f64 	%fd3089, %fd3088;
	fma.rn.f64 	%fd3091, %fd3089, %fd1333, %fd3820;
	fma.rn.f64 	%fd3093, %fd3089, %fd1335, %fd3091;
	fma.rn.f64 	%fd3821, %fd3089, %fd1337, %fd3093;
	and.b32  	%r1066, %r1316, 2145386496;
	setp.lt.u32 	%p376, %r1066, 1105199104;
	@%p376 bra 	$L__BB0_566;

	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3820;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3821, [retval0+0];
	} // callseq 90
	ld.local.u32 	%r1317, [%rd7];

$L__BB0_566:
	and.b32  	%r1067, %r1317, 1;
	shl.b32 	%r1068, %r1317, 3;
	and.b32  	%r1069, %r1068, 8;
	setp.eq.s32 	%p377, %r1067, 0;
	selp.f64 	%fd3095, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p377;
	mul.wide.s32 	%rd830, %r1069, 8;
	add.s64 	%rd832, %rd505, %rd830;
	ld.global.nc.f64 	%fd3096, [%rd832+8];
	mul.rn.f64 	%fd949, %fd3821, %fd3821;
	fma.rn.f64 	%fd3097, %fd3095, %fd949, %fd3096;
	ld.global.nc.f64 	%fd3098, [%rd832+16];
	fma.rn.f64 	%fd3099, %fd3097, %fd949, %fd3098;
	ld.global.nc.f64 	%fd3100, [%rd832+24];
	fma.rn.f64 	%fd3101, %fd3099, %fd949, %fd3100;
	ld.global.nc.f64 	%fd3102, [%rd832+32];
	fma.rn.f64 	%fd3103, %fd3101, %fd949, %fd3102;
	ld.global.nc.f64 	%fd3104, [%rd832+40];
	fma.rn.f64 	%fd3105, %fd3103, %fd949, %fd3104;
	ld.global.nc.f64 	%fd3106, [%rd832+48];
	fma.rn.f64 	%fd950, %fd3105, %fd949, %fd3106;
	fma.rn.f64 	%fd3823, %fd950, %fd3821, %fd3821;
	@%p377 bra 	$L__BB0_568;

	mov.f64 	%fd3107, 0d3FF0000000000000;
	fma.rn.f64 	%fd3823, %fd950, %fd949, %fd3107;

$L__BB0_568:
	and.b32  	%r1070, %r1317, 2;
	setp.eq.s32 	%p378, %r1070, 0;
	@%p378 bra 	$L__BB0_570;

	mov.f64 	%fd3109, 0dBFF0000000000000;
	fma.rn.f64 	%fd3823, %fd3823, %fd3109, %fd1146;

$L__BB0_570:
	mul.f64 	%fd956, %fd943, %fd3823;
	mov.u32 	%r1318, %r1324;
	mov.f64 	%fd3824, %fd3836;
	@%p367 bra 	$L__BB0_572;

	mul.rn.f64 	%fd3824, %fd3836, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1318}, %fd3824;
	}

$L__BB0_572:
	mul.f64 	%fd3111, %fd3824, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1319, %fd3111;
	st.local.u32 	[%rd7], %r1319;
	cvt.rn.f64.s32 	%fd3112, %r1319;
	neg.f64 	%fd3113, %fd3112;
	fma.rn.f64 	%fd3115, %fd3113, %fd1333, %fd3824;
	fma.rn.f64 	%fd3117, %fd3113, %fd1335, %fd3115;
	fma.rn.f64 	%fd3825, %fd3113, %fd1337, %fd3117;
	and.b32  	%r1071, %r1318, 2145386496;
	setp.lt.u32 	%p380, %r1071, 1105199104;
	@%p380 bra 	$L__BB0_574;

	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3824;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3825, [retval0+0];
	} // callseq 91
	ld.local.u32 	%r1319, [%rd7];

$L__BB0_574:
	add.s32 	%r461, %r1319, 1;
	and.b32  	%r1072, %r461, 1;
	shl.b32 	%r1073, %r461, 3;
	and.b32  	%r1074, %r1073, 8;
	setp.eq.s32 	%p381, %r1072, 0;
	selp.f64 	%fd3119, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p381;
	mul.wide.s32 	%rd834, %r1074, 8;
	add.s64 	%rd836, %rd505, %rd834;
	ld.global.nc.f64 	%fd3120, [%rd836+8];
	mul.rn.f64 	%fd962, %fd3825, %fd3825;
	fma.rn.f64 	%fd3121, %fd3119, %fd962, %fd3120;
	ld.global.nc.f64 	%fd3122, [%rd836+16];
	fma.rn.f64 	%fd3123, %fd3121, %fd962, %fd3122;
	ld.global.nc.f64 	%fd3124, [%rd836+24];
	fma.rn.f64 	%fd3125, %fd3123, %fd962, %fd3124;
	ld.global.nc.f64 	%fd3126, [%rd836+32];
	fma.rn.f64 	%fd3127, %fd3125, %fd962, %fd3126;
	ld.global.nc.f64 	%fd3128, [%rd836+40];
	fma.rn.f64 	%fd3129, %fd3127, %fd962, %fd3128;
	ld.global.nc.f64 	%fd3130, [%rd836+48];
	fma.rn.f64 	%fd963, %fd3129, %fd962, %fd3130;
	fma.rn.f64 	%fd3827, %fd963, %fd3825, %fd3825;
	@%p381 bra 	$L__BB0_576;

	mov.f64 	%fd3131, 0d3FF0000000000000;
	fma.rn.f64 	%fd3827, %fd963, %fd962, %fd3131;

$L__BB0_576:
	and.b32  	%r1075, %r461, 2;
	setp.eq.s32 	%p382, %r1075, 0;
	@%p382 bra 	$L__BB0_578;

	mov.f64 	%fd3133, 0dBFF0000000000000;
	fma.rn.f64 	%fd3827, %fd3827, %fd3133, %fd1146;

$L__BB0_578:
	mul.f64 	%fd969, %fd956, %fd3827;
	@%p355 bra 	$L__BB0_580;

	mul.rn.f64 	%fd3828, %fd3828, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1320}, %fd3828;
	}

$L__BB0_580:
	mul.f64 	%fd3135, %fd3828, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1321, %fd3135;
	st.local.u32 	[%rd7], %r1321;
	cvt.rn.f64.s32 	%fd3136, %r1321;
	neg.f64 	%fd3137, %fd3136;
	fma.rn.f64 	%fd3139, %fd3137, %fd1333, %fd3828;
	fma.rn.f64 	%fd3141, %fd3137, %fd1335, %fd3139;
	fma.rn.f64 	%fd3829, %fd3137, %fd1337, %fd3141;
	and.b32  	%r1076, %r1320, 2145386496;
	setp.lt.u32 	%p384, %r1076, 1105199104;
	@%p384 bra 	$L__BB0_582;

	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3828;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3829, [retval0+0];
	} // callseq 92
	ld.local.u32 	%r1321, [%rd7];

$L__BB0_582:
	add.s32 	%r467, %r1321, 1;
	and.b32  	%r1077, %r467, 1;
	shl.b32 	%r1078, %r467, 3;
	and.b32  	%r1079, %r1078, 8;
	setp.eq.s32 	%p385, %r1077, 0;
	selp.f64 	%fd3143, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p385;
	mul.wide.s32 	%rd838, %r1079, 8;
	add.s64 	%rd840, %rd505, %rd838;
	ld.global.nc.f64 	%fd3144, [%rd840+8];
	mul.rn.f64 	%fd975, %fd3829, %fd3829;
	fma.rn.f64 	%fd3145, %fd3143, %fd975, %fd3144;
	ld.global.nc.f64 	%fd3146, [%rd840+16];
	fma.rn.f64 	%fd3147, %fd3145, %fd975, %fd3146;
	ld.global.nc.f64 	%fd3148, [%rd840+24];
	fma.rn.f64 	%fd3149, %fd3147, %fd975, %fd3148;
	ld.global.nc.f64 	%fd3150, [%rd840+32];
	fma.rn.f64 	%fd3151, %fd3149, %fd975, %fd3150;
	ld.global.nc.f64 	%fd3152, [%rd840+40];
	fma.rn.f64 	%fd3153, %fd3151, %fd975, %fd3152;
	ld.global.nc.f64 	%fd3154, [%rd840+48];
	fma.rn.f64 	%fd976, %fd3153, %fd975, %fd3154;
	fma.rn.f64 	%fd3831, %fd976, %fd3829, %fd3829;
	@%p385 bra 	$L__BB0_584;

	mov.f64 	%fd3155, 0d3FF0000000000000;
	fma.rn.f64 	%fd3831, %fd976, %fd975, %fd3155;

$L__BB0_584:
	and.b32  	%r1080, %r467, 2;
	setp.eq.s32 	%p386, %r1080, 0;
	@%p386 bra 	$L__BB0_586;

	mov.f64 	%fd3157, 0dBFF0000000000000;
	fma.rn.f64 	%fd3831, %fd3831, %fd3157, %fd1146;

$L__BB0_586:
	mul.f64 	%fd982, %fd3831, %fd916;
	@%p361 bra 	$L__BB0_588;

	mul.rn.f64 	%fd3832, %fd3832, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1322}, %fd3832;
	}

$L__BB0_588:
	mul.f64 	%fd3159, %fd3832, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1323, %fd3159;
	st.local.u32 	[%rd7], %r1323;
	cvt.rn.f64.s32 	%fd3160, %r1323;
	neg.f64 	%fd3161, %fd3160;
	fma.rn.f64 	%fd3163, %fd3161, %fd1333, %fd3832;
	fma.rn.f64 	%fd3165, %fd3161, %fd1335, %fd3163;
	fma.rn.f64 	%fd3833, %fd3161, %fd1337, %fd3165;
	and.b32  	%r1081, %r1322, 2145386496;
	setp.lt.u32 	%p388, %r1081, 1105199104;
	@%p388 bra 	$L__BB0_590;

	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3832;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3833, [retval0+0];
	} // callseq 93
	ld.local.u32 	%r1323, [%rd7];

$L__BB0_590:
	add.s32 	%r473, %r1323, 1;
	and.b32  	%r1082, %r473, 1;
	shl.b32 	%r1083, %r473, 3;
	and.b32  	%r1084, %r1083, 8;
	setp.eq.s32 	%p389, %r1082, 0;
	selp.f64 	%fd3167, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p389;
	mul.wide.s32 	%rd842, %r1084, 8;
	add.s64 	%rd844, %rd505, %rd842;
	ld.global.nc.f64 	%fd3168, [%rd844+8];
	mul.rn.f64 	%fd988, %fd3833, %fd3833;
	fma.rn.f64 	%fd3169, %fd3167, %fd988, %fd3168;
	ld.global.nc.f64 	%fd3170, [%rd844+16];
	fma.rn.f64 	%fd3171, %fd3169, %fd988, %fd3170;
	ld.global.nc.f64 	%fd3172, [%rd844+24];
	fma.rn.f64 	%fd3173, %fd3171, %fd988, %fd3172;
	ld.global.nc.f64 	%fd3174, [%rd844+32];
	fma.rn.f64 	%fd3175, %fd3173, %fd988, %fd3174;
	ld.global.nc.f64 	%fd3176, [%rd844+40];
	fma.rn.f64 	%fd3177, %fd3175, %fd988, %fd3176;
	ld.global.nc.f64 	%fd3178, [%rd844+48];
	fma.rn.f64 	%fd989, %fd3177, %fd988, %fd3178;
	fma.rn.f64 	%fd3835, %fd989, %fd3833, %fd3833;
	@%p389 bra 	$L__BB0_592;

	mov.f64 	%fd3179, 0d3FF0000000000000;
	fma.rn.f64 	%fd3835, %fd989, %fd988, %fd3179;

$L__BB0_592:
	and.b32  	%r1085, %r473, 2;
	setp.eq.s32 	%p390, %r1085, 0;
	@%p390 bra 	$L__BB0_594;

	mov.f64 	%fd3181, 0dBFF0000000000000;
	fma.rn.f64 	%fd3835, %fd3835, %fd3181, %fd1146;

$L__BB0_594:
	mul.f64 	%fd995, %fd982, %fd3835;
	@%p367 bra 	$L__BB0_596;

	mul.rn.f64 	%fd3836, %fd3836, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1324}, %fd3836;
	}

$L__BB0_596:
	mul.f64 	%fd3183, %fd3836, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1325, %fd3183;
	st.local.u32 	[%rd7], %r1325;
	cvt.rn.f64.s32 	%fd3184, %r1325;
	neg.f64 	%fd3185, %fd3184;
	fma.rn.f64 	%fd3187, %fd3185, %fd1333, %fd3836;
	fma.rn.f64 	%fd3189, %fd3185, %fd1335, %fd3187;
	fma.rn.f64 	%fd3837, %fd3185, %fd1337, %fd3189;
	and.b32  	%r1086, %r1324, 2145386496;
	setp.lt.u32 	%p392, %r1086, 1105199104;
	@%p392 bra 	$L__BB0_598;

	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3836;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3837, [retval0+0];
	} // callseq 94
	ld.local.u32 	%r1325, [%rd7];

$L__BB0_598:
	and.b32  	%r1087, %r1325, 1;
	shl.b32 	%r1088, %r1325, 3;
	and.b32  	%r1089, %r1088, 8;
	setp.eq.s32 	%p393, %r1087, 0;
	selp.f64 	%fd3191, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p393;
	mul.wide.s32 	%rd846, %r1089, 8;
	add.s64 	%rd848, %rd505, %rd846;
	ld.global.nc.f64 	%fd3192, [%rd848+8];
	mul.rn.f64 	%fd1001, %fd3837, %fd3837;
	fma.rn.f64 	%fd3193, %fd3191, %fd1001, %fd3192;
	ld.global.nc.f64 	%fd3194, [%rd848+16];
	fma.rn.f64 	%fd3195, %fd3193, %fd1001, %fd3194;
	ld.global.nc.f64 	%fd3196, [%rd848+24];
	fma.rn.f64 	%fd3197, %fd3195, %fd1001, %fd3196;
	ld.global.nc.f64 	%fd3198, [%rd848+32];
	fma.rn.f64 	%fd3199, %fd3197, %fd1001, %fd3198;
	ld.global.nc.f64 	%fd3200, [%rd848+40];
	fma.rn.f64 	%fd3201, %fd3199, %fd1001, %fd3200;
	ld.global.nc.f64 	%fd3202, [%rd848+48];
	fma.rn.f64 	%fd1002, %fd3201, %fd1001, %fd3202;
	fma.rn.f64 	%fd3839, %fd1002, %fd3837, %fd3837;
	@%p393 bra 	$L__BB0_600;

	mov.f64 	%fd3203, 0d3FF0000000000000;
	fma.rn.f64 	%fd3839, %fd1002, %fd1001, %fd3203;

$L__BB0_600:
	and.b32  	%r1090, %r1325, 2;
	setp.eq.s32 	%p394, %r1090, 0;
	@%p394 bra 	$L__BB0_602;

	mov.f64 	%fd3205, 0dBFF0000000000000;
	fma.rn.f64 	%fd3839, %fd3839, %fd3205, %fd1146;

$L__BB0_602:
	mul.wide.s32 	%rd853, %r1039, 8;
	add.s64 	%rd854, %rd68, %rd853;
	neg.f64 	%fd3206, %fd930;
	st.local.f64 	[%rd854], %fd3206;
	neg.f64 	%fd3207, %fd969;
	st.local.f64 	[%rd854+24], %fd3207;
	mul.f64 	%fd3208, %fd995, %fd3839;
	neg.f64 	%fd3209, %fd3208;
	st.local.f64 	[%rd854+48], %fd3209;
	ld.local.f64 	%fd3210, [%rd68+64];
	ld.local.f64 	%fd3211, [%rd68+32];
	add.f64 	%fd3212, %fd3211, %fd3210;
	ld.local.f64 	%fd3213, [%rd68];
	add.f64 	%fd1008, %fd3213, %fd3212;
	// begin inline asm
	ld.global.nc.s32 %r1091, [%rd148];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1092, [%rd149];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1093, [%rd150];
	// end inline asm
	// begin inline asm
	ld.global.nc.s32 %r1094, [%rd151];
	// end inline asm
	st.local.u64 	[%rd69], %rd462;
	st.local.u64 	[%rd69+8], %rd462;
	st.local.u64 	[%rd69+16], %rd462;
	st.local.u64 	[%rd69+24], %rd462;
	st.local.u64 	[%rd69+32], %rd462;
	st.local.u64 	[%rd69+40], %rd462;
	st.local.u64 	[%rd69+48], %rd462;
	st.local.u64 	[%rd69+56], %rd462;
	st.local.u64 	[%rd69+64], %rd462;
	cvt.rn.f64.s32 	%fd1009, %r1091;
	mul.f64 	%fd3864, %fd47, %fd1009;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1095, %temp}, %fd3864;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1338}, %fd3864;
	}
	and.b32  	%r1096, %r1338, 2147483647;
	setp.eq.s32 	%p395, %r1096, 2146435072;
	setp.eq.s32 	%p396, %r1095, 0;
	and.pred  	%p22, %p396, %p395;
	not.pred 	%p397, %p22;
	mov.u32 	%r1326, %r1338;
	mov.f64 	%fd3840, %fd3864;
	@%p397 bra 	$L__BB0_604;

	mul.rn.f64 	%fd3840, %fd3864, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1326}, %fd3840;
	}

$L__BB0_604:
	mul.f64 	%fd3215, %fd3840, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1327, %fd3215;
	st.local.u32 	[%rd7], %r1327;
	cvt.rn.f64.s32 	%fd3216, %r1327;
	neg.f64 	%fd3217, %fd3216;
	fma.rn.f64 	%fd3219, %fd3217, %fd1333, %fd3840;
	fma.rn.f64 	%fd3221, %fd3217, %fd1335, %fd3219;
	fma.rn.f64 	%fd3841, %fd3217, %fd1337, %fd3221;
	and.b32  	%r1097, %r1326, 2145386496;
	setp.lt.u32 	%p398, %r1097, 1105199104;
	@%p398 bra 	$L__BB0_606;

	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3840;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3841, [retval0+0];
	} // callseq 95
	ld.local.u32 	%r1327, [%rd7];

$L__BB0_606:
	and.b32  	%r1098, %r1327, 1;
	shl.b32 	%r1099, %r1327, 3;
	and.b32  	%r1100, %r1099, 8;
	setp.eq.s32 	%p399, %r1098, 0;
	selp.f64 	%fd3223, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p399;
	mul.wide.s32 	%rd857, %r1100, 8;
	add.s64 	%rd859, %rd505, %rd857;
	ld.global.nc.f64 	%fd3224, [%rd859+8];
	mul.rn.f64 	%fd1016, %fd3841, %fd3841;
	fma.rn.f64 	%fd3225, %fd3223, %fd1016, %fd3224;
	ld.global.nc.f64 	%fd3226, [%rd859+16];
	fma.rn.f64 	%fd3227, %fd3225, %fd1016, %fd3226;
	ld.global.nc.f64 	%fd3228, [%rd859+24];
	fma.rn.f64 	%fd3229, %fd3227, %fd1016, %fd3228;
	ld.global.nc.f64 	%fd3230, [%rd859+32];
	fma.rn.f64 	%fd3231, %fd3229, %fd1016, %fd3230;
	ld.global.nc.f64 	%fd3232, [%rd859+40];
	fma.rn.f64 	%fd3233, %fd3231, %fd1016, %fd3232;
	ld.global.nc.f64 	%fd3234, [%rd859+48];
	fma.rn.f64 	%fd1017, %fd3233, %fd1016, %fd3234;
	fma.rn.f64 	%fd3843, %fd1017, %fd3841, %fd3841;
	@%p399 bra 	$L__BB0_608;

	mov.f64 	%fd3235, 0d3FF0000000000000;
	fma.rn.f64 	%fd3843, %fd1017, %fd1016, %fd3235;

$L__BB0_608:
	and.b32  	%r1101, %r1327, 2;
	setp.eq.s32 	%p400, %r1101, 0;
	@%p400 bra 	$L__BB0_610;

	mov.f64 	%fd3237, 0dBFF0000000000000;
	fma.rn.f64 	%fd3843, %fd3843, %fd3237, %fd1146;

$L__BB0_610:
	mul.f64 	%fd1023, %fd3843, %fd1009;
	cvt.rn.f64.s32 	%fd1024, %r1092;
	mul.f64 	%fd3868, %fd48, %fd1024;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1102, %temp}, %fd3868;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1340}, %fd3868;
	}
	and.b32  	%r1103, %r1340, 2147483647;
	setp.eq.s32 	%p401, %r1103, 2146435072;
	setp.eq.s32 	%p402, %r1102, 0;
	and.pred  	%p23, %p402, %p401;
	not.pred 	%p403, %p23;
	mov.u32 	%r1328, %r1340;
	mov.f64 	%fd3844, %fd3868;
	@%p403 bra 	$L__BB0_612;

	mul.rn.f64 	%fd3844, %fd3868, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1328}, %fd3844;
	}

$L__BB0_612:
	mul.f64 	%fd3239, %fd3844, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1329, %fd3239;
	st.local.u32 	[%rd7], %r1329;
	cvt.rn.f64.s32 	%fd3240, %r1329;
	neg.f64 	%fd3241, %fd3240;
	fma.rn.f64 	%fd3243, %fd3241, %fd1333, %fd3844;
	fma.rn.f64 	%fd3245, %fd3241, %fd1335, %fd3243;
	fma.rn.f64 	%fd3845, %fd3241, %fd1337, %fd3245;
	and.b32  	%r1104, %r1328, 2145386496;
	setp.lt.u32 	%p404, %r1104, 1105199104;
	@%p404 bra 	$L__BB0_614;

	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3844;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3845, [retval0+0];
	} // callseq 96
	ld.local.u32 	%r1329, [%rd7];

$L__BB0_614:
	add.s32 	%r494, %r1329, 1;
	and.b32  	%r1105, %r494, 1;
	shl.b32 	%r1106, %r494, 3;
	and.b32  	%r1107, %r1106, 8;
	setp.eq.s32 	%p405, %r1105, 0;
	selp.f64 	%fd3247, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p405;
	mul.wide.s32 	%rd861, %r1107, 8;
	add.s64 	%rd863, %rd505, %rd861;
	ld.global.nc.f64 	%fd3248, [%rd863+8];
	mul.rn.f64 	%fd1031, %fd3845, %fd3845;
	fma.rn.f64 	%fd3249, %fd3247, %fd1031, %fd3248;
	ld.global.nc.f64 	%fd3250, [%rd863+16];
	fma.rn.f64 	%fd3251, %fd3249, %fd1031, %fd3250;
	ld.global.nc.f64 	%fd3252, [%rd863+24];
	fma.rn.f64 	%fd3253, %fd3251, %fd1031, %fd3252;
	ld.global.nc.f64 	%fd3254, [%rd863+32];
	fma.rn.f64 	%fd3255, %fd3253, %fd1031, %fd3254;
	ld.global.nc.f64 	%fd3256, [%rd863+40];
	fma.rn.f64 	%fd3257, %fd3255, %fd1031, %fd3256;
	ld.global.nc.f64 	%fd3258, [%rd863+48];
	fma.rn.f64 	%fd1032, %fd3257, %fd1031, %fd3258;
	fma.rn.f64 	%fd3847, %fd1032, %fd3845, %fd3845;
	@%p405 bra 	$L__BB0_616;

	mov.f64 	%fd3259, 0d3FF0000000000000;
	fma.rn.f64 	%fd3847, %fd1032, %fd1031, %fd3259;

$L__BB0_616:
	and.b32  	%r1108, %r494, 2;
	setp.eq.s32 	%p406, %r1108, 0;
	@%p406 bra 	$L__BB0_618;

	mov.f64 	%fd3261, 0dBFF0000000000000;
	fma.rn.f64 	%fd3847, %fd3847, %fd3261, %fd1146;

$L__BB0_618:
	mul.f64 	%fd1038, %fd1023, %fd3847;
	cvt.rn.f64.s32 	%fd1039, %r1093;
	mul.f64 	%fd3872, %fd49, %fd1039;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1109, %temp}, %fd3872;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1342}, %fd3872;
	}
	and.b32  	%r1110, %r1342, 2147483647;
	setp.eq.s32 	%p407, %r1110, 2146435072;
	setp.eq.s32 	%p408, %r1109, 0;
	and.pred  	%p24, %p408, %p407;
	not.pred 	%p409, %p24;
	mov.u32 	%r1330, %r1342;
	mov.f64 	%fd3848, %fd3872;
	@%p409 bra 	$L__BB0_620;

	mul.rn.f64 	%fd3848, %fd3872, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1330}, %fd3848;
	}

$L__BB0_620:
	mul.f64 	%fd3263, %fd3848, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1331, %fd3263;
	st.local.u32 	[%rd7], %r1331;
	cvt.rn.f64.s32 	%fd3264, %r1331;
	neg.f64 	%fd3265, %fd3264;
	fma.rn.f64 	%fd3267, %fd3265, %fd1333, %fd3848;
	fma.rn.f64 	%fd3269, %fd3265, %fd1335, %fd3267;
	fma.rn.f64 	%fd3849, %fd3265, %fd1337, %fd3269;
	and.b32  	%r1111, %r1330, 2145386496;
	setp.lt.u32 	%p410, %r1111, 1105199104;
	@%p410 bra 	$L__BB0_622;

	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3848;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3849, [retval0+0];
	} // callseq 97
	ld.local.u32 	%r1331, [%rd7];

$L__BB0_622:
	add.s32 	%r501, %r1331, 1;
	and.b32  	%r1112, %r501, 1;
	shl.b32 	%r1113, %r501, 3;
	and.b32  	%r1114, %r1113, 8;
	setp.eq.s32 	%p411, %r1112, 0;
	selp.f64 	%fd3271, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p411;
	mul.wide.s32 	%rd865, %r1114, 8;
	add.s64 	%rd867, %rd505, %rd865;
	ld.global.nc.f64 	%fd3272, [%rd867+8];
	mul.rn.f64 	%fd1046, %fd3849, %fd3849;
	fma.rn.f64 	%fd3273, %fd3271, %fd1046, %fd3272;
	ld.global.nc.f64 	%fd3274, [%rd867+16];
	fma.rn.f64 	%fd3275, %fd3273, %fd1046, %fd3274;
	ld.global.nc.f64 	%fd3276, [%rd867+24];
	fma.rn.f64 	%fd3277, %fd3275, %fd1046, %fd3276;
	ld.global.nc.f64 	%fd3278, [%rd867+32];
	fma.rn.f64 	%fd3279, %fd3277, %fd1046, %fd3278;
	ld.global.nc.f64 	%fd3280, [%rd867+40];
	fma.rn.f64 	%fd3281, %fd3279, %fd1046, %fd3280;
	ld.global.nc.f64 	%fd3282, [%rd867+48];
	fma.rn.f64 	%fd1047, %fd3281, %fd1046, %fd3282;
	fma.rn.f64 	%fd3851, %fd1047, %fd3849, %fd3849;
	@%p411 bra 	$L__BB0_624;

	mov.f64 	%fd3283, 0d3FF0000000000000;
	fma.rn.f64 	%fd3851, %fd1047, %fd1046, %fd3283;

$L__BB0_624:
	and.b32  	%r1115, %r501, 2;
	setp.eq.s32 	%p412, %r1115, 0;
	@%p412 bra 	$L__BB0_626;

	mov.f64 	%fd3285, 0dBFF0000000000000;
	fma.rn.f64 	%fd3851, %fd3851, %fd3285, %fd1146;

$L__BB0_626:
	mul.f64 	%fd1053, %fd1038, %fd3851;
	mov.u32 	%r1332, %r1338;
	mov.f64 	%fd3852, %fd3864;
	@%p397 bra 	$L__BB0_628;

	mul.rn.f64 	%fd3852, %fd3864, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1332}, %fd3852;
	}

$L__BB0_628:
	mul.f64 	%fd3287, %fd3852, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1333, %fd3287;
	st.local.u32 	[%rd7], %r1333;
	cvt.rn.f64.s32 	%fd3288, %r1333;
	neg.f64 	%fd3289, %fd3288;
	fma.rn.f64 	%fd3291, %fd3289, %fd1333, %fd3852;
	fma.rn.f64 	%fd3293, %fd3289, %fd1335, %fd3291;
	fma.rn.f64 	%fd3853, %fd3289, %fd1337, %fd3293;
	and.b32  	%r1116, %r1332, 2145386496;
	setp.lt.u32 	%p414, %r1116, 1105199104;
	@%p414 bra 	$L__BB0_630;

	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3852;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3853, [retval0+0];
	} // callseq 98
	ld.local.u32 	%r1333, [%rd7];

$L__BB0_630:
	add.s32 	%r507, %r1333, 1;
	and.b32  	%r1117, %r507, 1;
	shl.b32 	%r1118, %r507, 3;
	and.b32  	%r1119, %r1118, 8;
	setp.eq.s32 	%p415, %r1117, 0;
	selp.f64 	%fd3295, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p415;
	mul.wide.s32 	%rd869, %r1119, 8;
	add.s64 	%rd871, %rd505, %rd869;
	ld.global.nc.f64 	%fd3296, [%rd871+8];
	mul.rn.f64 	%fd1059, %fd3853, %fd3853;
	fma.rn.f64 	%fd3297, %fd3295, %fd1059, %fd3296;
	ld.global.nc.f64 	%fd3298, [%rd871+16];
	fma.rn.f64 	%fd3299, %fd3297, %fd1059, %fd3298;
	ld.global.nc.f64 	%fd3300, [%rd871+24];
	fma.rn.f64 	%fd3301, %fd3299, %fd1059, %fd3300;
	ld.global.nc.f64 	%fd3302, [%rd871+32];
	fma.rn.f64 	%fd3303, %fd3301, %fd1059, %fd3302;
	ld.global.nc.f64 	%fd3304, [%rd871+40];
	fma.rn.f64 	%fd3305, %fd3303, %fd1059, %fd3304;
	ld.global.nc.f64 	%fd3306, [%rd871+48];
	fma.rn.f64 	%fd1060, %fd3305, %fd1059, %fd3306;
	fma.rn.f64 	%fd3855, %fd1060, %fd3853, %fd3853;
	@%p415 bra 	$L__BB0_632;

	mov.f64 	%fd3307, 0d3FF0000000000000;
	fma.rn.f64 	%fd3855, %fd1060, %fd1059, %fd3307;

$L__BB0_632:
	and.b32  	%r1120, %r507, 2;
	setp.eq.s32 	%p416, %r1120, 0;
	@%p416 bra 	$L__BB0_634;

	mov.f64 	%fd3309, 0dBFF0000000000000;
	fma.rn.f64 	%fd3855, %fd3855, %fd3309, %fd1146;

$L__BB0_634:
	mul.f64 	%fd1066, %fd3855, %fd1024;
	mov.u32 	%r1334, %r1340;
	mov.f64 	%fd3856, %fd3868;
	@%p403 bra 	$L__BB0_636;

	mul.rn.f64 	%fd3856, %fd3868, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1334}, %fd3856;
	}

$L__BB0_636:
	mul.f64 	%fd3311, %fd3856, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1335, %fd3311;
	st.local.u32 	[%rd7], %r1335;
	cvt.rn.f64.s32 	%fd3312, %r1335;
	neg.f64 	%fd3313, %fd3312;
	fma.rn.f64 	%fd3315, %fd3313, %fd1333, %fd3856;
	fma.rn.f64 	%fd3317, %fd3313, %fd1335, %fd3315;
	fma.rn.f64 	%fd3857, %fd3313, %fd1337, %fd3317;
	and.b32  	%r1121, %r1334, 2145386496;
	setp.lt.u32 	%p418, %r1121, 1105199104;
	@%p418 bra 	$L__BB0_638;

	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3856;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3857, [retval0+0];
	} // callseq 99
	ld.local.u32 	%r1335, [%rd7];

$L__BB0_638:
	and.b32  	%r1122, %r1335, 1;
	shl.b32 	%r1123, %r1335, 3;
	and.b32  	%r1124, %r1123, 8;
	setp.eq.s32 	%p419, %r1122, 0;
	selp.f64 	%fd3319, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p419;
	mul.wide.s32 	%rd873, %r1124, 8;
	add.s64 	%rd875, %rd505, %rd873;
	ld.global.nc.f64 	%fd3320, [%rd875+8];
	mul.rn.f64 	%fd1072, %fd3857, %fd3857;
	fma.rn.f64 	%fd3321, %fd3319, %fd1072, %fd3320;
	ld.global.nc.f64 	%fd3322, [%rd875+16];
	fma.rn.f64 	%fd3323, %fd3321, %fd1072, %fd3322;
	ld.global.nc.f64 	%fd3324, [%rd875+24];
	fma.rn.f64 	%fd3325, %fd3323, %fd1072, %fd3324;
	ld.global.nc.f64 	%fd3326, [%rd875+32];
	fma.rn.f64 	%fd3327, %fd3325, %fd1072, %fd3326;
	ld.global.nc.f64 	%fd3328, [%rd875+40];
	fma.rn.f64 	%fd3329, %fd3327, %fd1072, %fd3328;
	ld.global.nc.f64 	%fd3330, [%rd875+48];
	fma.rn.f64 	%fd1073, %fd3329, %fd1072, %fd3330;
	fma.rn.f64 	%fd3859, %fd1073, %fd3857, %fd3857;
	@%p419 bra 	$L__BB0_640;

	mov.f64 	%fd3331, 0d3FF0000000000000;
	fma.rn.f64 	%fd3859, %fd1073, %fd1072, %fd3331;

$L__BB0_640:
	and.b32  	%r1125, %r1335, 2;
	setp.eq.s32 	%p420, %r1125, 0;
	@%p420 bra 	$L__BB0_642;

	mov.f64 	%fd3333, 0dBFF0000000000000;
	fma.rn.f64 	%fd3859, %fd3859, %fd3333, %fd1146;

$L__BB0_642:
	mul.f64 	%fd1079, %fd1066, %fd3859;
	mov.u32 	%r1336, %r1342;
	mov.f64 	%fd3860, %fd3872;
	@%p409 bra 	$L__BB0_644;

	mul.rn.f64 	%fd3860, %fd3872, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1336}, %fd3860;
	}

$L__BB0_644:
	mul.f64 	%fd3335, %fd3860, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1337, %fd3335;
	st.local.u32 	[%rd7], %r1337;
	cvt.rn.f64.s32 	%fd3336, %r1337;
	neg.f64 	%fd3337, %fd3336;
	fma.rn.f64 	%fd3339, %fd3337, %fd1333, %fd3860;
	fma.rn.f64 	%fd3341, %fd3337, %fd1335, %fd3339;
	fma.rn.f64 	%fd3861, %fd3337, %fd1337, %fd3341;
	and.b32  	%r1126, %r1336, 2145386496;
	setp.lt.u32 	%p422, %r1126, 1105199104;
	@%p422 bra 	$L__BB0_646;

	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3860;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3861, [retval0+0];
	} // callseq 100
	ld.local.u32 	%r1337, [%rd7];

$L__BB0_646:
	add.s32 	%r518, %r1337, 1;
	and.b32  	%r1127, %r518, 1;
	shl.b32 	%r1128, %r518, 3;
	and.b32  	%r1129, %r1128, 8;
	setp.eq.s32 	%p423, %r1127, 0;
	selp.f64 	%fd3343, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p423;
	mul.wide.s32 	%rd877, %r1129, 8;
	add.s64 	%rd879, %rd505, %rd877;
	ld.global.nc.f64 	%fd3344, [%rd879+8];
	mul.rn.f64 	%fd1085, %fd3861, %fd3861;
	fma.rn.f64 	%fd3345, %fd3343, %fd1085, %fd3344;
	ld.global.nc.f64 	%fd3346, [%rd879+16];
	fma.rn.f64 	%fd3347, %fd3345, %fd1085, %fd3346;
	ld.global.nc.f64 	%fd3348, [%rd879+24];
	fma.rn.f64 	%fd3349, %fd3347, %fd1085, %fd3348;
	ld.global.nc.f64 	%fd3350, [%rd879+32];
	fma.rn.f64 	%fd3351, %fd3349, %fd1085, %fd3350;
	ld.global.nc.f64 	%fd3352, [%rd879+40];
	fma.rn.f64 	%fd3353, %fd3351, %fd1085, %fd3352;
	ld.global.nc.f64 	%fd3354, [%rd879+48];
	fma.rn.f64 	%fd1086, %fd3353, %fd1085, %fd3354;
	fma.rn.f64 	%fd3863, %fd1086, %fd3861, %fd3861;
	@%p423 bra 	$L__BB0_648;

	mov.f64 	%fd3355, 0d3FF0000000000000;
	fma.rn.f64 	%fd3863, %fd1086, %fd1085, %fd3355;

$L__BB0_648:
	and.b32  	%r1130, %r518, 2;
	setp.eq.s32 	%p424, %r1130, 0;
	@%p424 bra 	$L__BB0_650;

	mov.f64 	%fd3357, 0dBFF0000000000000;
	fma.rn.f64 	%fd3863, %fd3863, %fd3357, %fd1146;

$L__BB0_650:
	mul.f64 	%fd1092, %fd1079, %fd3863;
	@%p397 bra 	$L__BB0_652;

	mul.rn.f64 	%fd3864, %fd3864, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1338}, %fd3864;
	}

$L__BB0_652:
	mul.f64 	%fd3359, %fd3864, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1339, %fd3359;
	st.local.u32 	[%rd7], %r1339;
	cvt.rn.f64.s32 	%fd3360, %r1339;
	neg.f64 	%fd3361, %fd3360;
	fma.rn.f64 	%fd3363, %fd3361, %fd1333, %fd3864;
	fma.rn.f64 	%fd3365, %fd3361, %fd1335, %fd3363;
	fma.rn.f64 	%fd3865, %fd3361, %fd1337, %fd3365;
	and.b32  	%r1131, %r1338, 2145386496;
	setp.lt.u32 	%p426, %r1131, 1105199104;
	@%p426 bra 	$L__BB0_654;

	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3864;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3865, [retval0+0];
	} // callseq 101
	ld.local.u32 	%r1339, [%rd7];

$L__BB0_654:
	add.s32 	%r524, %r1339, 1;
	and.b32  	%r1132, %r524, 1;
	shl.b32 	%r1133, %r524, 3;
	and.b32  	%r1134, %r1133, 8;
	setp.eq.s32 	%p427, %r1132, 0;
	selp.f64 	%fd3367, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p427;
	mul.wide.s32 	%rd881, %r1134, 8;
	add.s64 	%rd883, %rd505, %rd881;
	ld.global.nc.f64 	%fd3368, [%rd883+8];
	mul.rn.f64 	%fd1098, %fd3865, %fd3865;
	fma.rn.f64 	%fd3369, %fd3367, %fd1098, %fd3368;
	ld.global.nc.f64 	%fd3370, [%rd883+16];
	fma.rn.f64 	%fd3371, %fd3369, %fd1098, %fd3370;
	ld.global.nc.f64 	%fd3372, [%rd883+24];
	fma.rn.f64 	%fd3373, %fd3371, %fd1098, %fd3372;
	ld.global.nc.f64 	%fd3374, [%rd883+32];
	fma.rn.f64 	%fd3375, %fd3373, %fd1098, %fd3374;
	ld.global.nc.f64 	%fd3376, [%rd883+40];
	fma.rn.f64 	%fd3377, %fd3375, %fd1098, %fd3376;
	ld.global.nc.f64 	%fd3378, [%rd883+48];
	fma.rn.f64 	%fd1099, %fd3377, %fd1098, %fd3378;
	fma.rn.f64 	%fd3867, %fd1099, %fd3865, %fd3865;
	@%p427 bra 	$L__BB0_656;

	mov.f64 	%fd3379, 0d3FF0000000000000;
	fma.rn.f64 	%fd3867, %fd1099, %fd1098, %fd3379;

$L__BB0_656:
	and.b32  	%r1135, %r524, 2;
	setp.eq.s32 	%p428, %r1135, 0;
	@%p428 bra 	$L__BB0_658;

	mov.f64 	%fd3381, 0dBFF0000000000000;
	fma.rn.f64 	%fd3867, %fd3867, %fd3381, %fd1146;

$L__BB0_658:
	mul.f64 	%fd1105, %fd3867, %fd1039;
	@%p403 bra 	$L__BB0_660;

	mul.rn.f64 	%fd3868, %fd3868, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1340}, %fd3868;
	}

$L__BB0_660:
	mul.f64 	%fd3383, %fd3868, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1341, %fd3383;
	st.local.u32 	[%rd7], %r1341;
	cvt.rn.f64.s32 	%fd3384, %r1341;
	neg.f64 	%fd3385, %fd3384;
	fma.rn.f64 	%fd3387, %fd3385, %fd1333, %fd3868;
	fma.rn.f64 	%fd3389, %fd3385, %fd1335, %fd3387;
	fma.rn.f64 	%fd3869, %fd3385, %fd1337, %fd3389;
	and.b32  	%r1136, %r1340, 2145386496;
	setp.lt.u32 	%p430, %r1136, 1105199104;
	@%p430 bra 	$L__BB0_662;

	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3868;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3869, [retval0+0];
	} // callseq 102
	ld.local.u32 	%r1341, [%rd7];

$L__BB0_662:
	add.s32 	%r530, %r1341, 1;
	and.b32  	%r1137, %r530, 1;
	shl.b32 	%r1138, %r530, 3;
	and.b32  	%r1139, %r1138, 8;
	setp.eq.s32 	%p431, %r1137, 0;
	selp.f64 	%fd3391, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p431;
	mul.wide.s32 	%rd885, %r1139, 8;
	add.s64 	%rd887, %rd505, %rd885;
	ld.global.nc.f64 	%fd3392, [%rd887+8];
	mul.rn.f64 	%fd1111, %fd3869, %fd3869;
	fma.rn.f64 	%fd3393, %fd3391, %fd1111, %fd3392;
	ld.global.nc.f64 	%fd3394, [%rd887+16];
	fma.rn.f64 	%fd3395, %fd3393, %fd1111, %fd3394;
	ld.global.nc.f64 	%fd3396, [%rd887+24];
	fma.rn.f64 	%fd3397, %fd3395, %fd1111, %fd3396;
	ld.global.nc.f64 	%fd3398, [%rd887+32];
	fma.rn.f64 	%fd3399, %fd3397, %fd1111, %fd3398;
	ld.global.nc.f64 	%fd3400, [%rd887+40];
	fma.rn.f64 	%fd3401, %fd3399, %fd1111, %fd3400;
	ld.global.nc.f64 	%fd3402, [%rd887+48];
	fma.rn.f64 	%fd1112, %fd3401, %fd1111, %fd3402;
	fma.rn.f64 	%fd3871, %fd1112, %fd3869, %fd3869;
	@%p431 bra 	$L__BB0_664;

	mov.f64 	%fd3403, 0d3FF0000000000000;
	fma.rn.f64 	%fd3871, %fd1112, %fd1111, %fd3403;

$L__BB0_664:
	and.b32  	%r1140, %r530, 2;
	setp.eq.s32 	%p432, %r1140, 0;
	@%p432 bra 	$L__BB0_666;

	mov.f64 	%fd3405, 0dBFF0000000000000;
	fma.rn.f64 	%fd3871, %fd3871, %fd3405, %fd1146;

$L__BB0_666:
	mul.f64 	%fd1118, %fd1105, %fd3871;
	@%p409 bra 	$L__BB0_668;

	mul.rn.f64 	%fd3872, %fd3872, %fd1146;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1342}, %fd3872;
	}

$L__BB0_668:
	mul.f64 	%fd3407, %fd3872, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r1343, %fd3407;
	st.local.u32 	[%rd7], %r1343;
	cvt.rn.f64.s32 	%fd3408, %r1343;
	neg.f64 	%fd3409, %fd3408;
	fma.rn.f64 	%fd3411, %fd3409, %fd1333, %fd3872;
	fma.rn.f64 	%fd3413, %fd3409, %fd1335, %fd3411;
	fma.rn.f64 	%fd3873, %fd3409, %fd1337, %fd3413;
	and.b32  	%r1141, %r1342, 2145386496;
	setp.lt.u32 	%p434, %r1141, 1105199104;
	@%p434 bra 	$L__BB0_670;

	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd3872;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd215;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd3873, [retval0+0];
	} // callseq 103
	ld.local.u32 	%r1343, [%rd7];

$L__BB0_670:
	and.b32  	%r1142, %r1343, 1;
	shl.b32 	%r1143, %r1343, 3;
	and.b32  	%r1144, %r1143, 8;
	setp.eq.s32 	%p435, %r1142, 0;
	selp.f64 	%fd3415, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p435;
	mul.wide.s32 	%rd889, %r1144, 8;
	add.s64 	%rd891, %rd505, %rd889;
	ld.global.nc.f64 	%fd3416, [%rd891+8];
	mul.rn.f64 	%fd1124, %fd3873, %fd3873;
	fma.rn.f64 	%fd3417, %fd3415, %fd1124, %fd3416;
	ld.global.nc.f64 	%fd3418, [%rd891+16];
	fma.rn.f64 	%fd3419, %fd3417, %fd1124, %fd3418;
	ld.global.nc.f64 	%fd3420, [%rd891+24];
	fma.rn.f64 	%fd3421, %fd3419, %fd1124, %fd3420;
	ld.global.nc.f64 	%fd3422, [%rd891+32];
	fma.rn.f64 	%fd3423, %fd3421, %fd1124, %fd3422;
	ld.global.nc.f64 	%fd3424, [%rd891+40];
	fma.rn.f64 	%fd3425, %fd3423, %fd1124, %fd3424;
	ld.global.nc.f64 	%fd3426, [%rd891+48];
	fma.rn.f64 	%fd1125, %fd3425, %fd1124, %fd3426;
	fma.rn.f64 	%fd3875, %fd1125, %fd3873, %fd3873;
	@%p435 bra 	$L__BB0_672;

	mov.f64 	%fd3427, 0d3FF0000000000000;
	fma.rn.f64 	%fd3875, %fd1125, %fd1124, %fd3427;

$L__BB0_672:
	and.b32  	%r1145, %r1343, 2;
	setp.eq.s32 	%p436, %r1145, 0;
	@%p436 bra 	$L__BB0_674;

	mov.f64 	%fd3429, 0dBFF0000000000000;
	fma.rn.f64 	%fd3875, %fd3875, %fd3429, %fd1146;

$L__BB0_674:
	mul.wide.s32 	%rd940, %r1185, 8;
	add.s64 	%rd939, %rd63, %rd940;
	mul.wide.s32 	%rd892, %r1094, 8;
	add.s64 	%rd893, %rd69, %rd892;
	neg.f64 	%fd3430, %fd1053;
	st.local.f64 	[%rd893], %fd3430;
	neg.f64 	%fd3431, %fd1092;
	st.local.f64 	[%rd893+24], %fd3431;
	mul.f64 	%fd3432, %fd1118, %fd3875;
	neg.f64 	%fd3433, %fd3432;
	st.local.f64 	[%rd893+48], %fd3433;
	ld.local.f64 	%fd3434, [%rd69];
	ld.local.f64 	%fd3435, [%rd69+8];
	ld.local.f64 	%fd3436, [%rd69+16];
	mul.f64 	%fd3437, %fd1162, %fd3436;
	fma.rn.f64 	%fd3438, %fd1161, %fd3435, %fd3437;
	fma.rn.f64 	%fd3439, %fd1160, %fd3434, %fd3438;
	mul.f64 	%fd3440, %fd1160, %fd1008;
	sub.f64 	%fd3441, %fd3440, %fd3439;
	ld.local.f64 	%fd3442, [%rd69+24];
	ld.local.f64 	%fd3443, [%rd69+32];
	ld.local.f64 	%fd3444, [%rd69+40];
	mul.f64 	%fd3445, %fd1162, %fd3444;
	fma.rn.f64 	%fd3446, %fd1161, %fd3443, %fd3445;
	fma.rn.f64 	%fd3447, %fd1160, %fd3442, %fd3446;
	mul.f64 	%fd3448, %fd1161, %fd1008;
	sub.f64 	%fd3449, %fd3448, %fd3447;
	ld.local.f64 	%fd3450, [%rd69+48];
	ld.local.f64 	%fd3451, [%rd69+56];
	ld.local.f64 	%fd3452, [%rd69+64];
	mul.f64 	%fd3453, %fd1162, %fd3452;
	fma.rn.f64 	%fd3454, %fd1161, %fd3451, %fd3453;
	fma.rn.f64 	%fd3455, %fd1160, %fd3450, %fd3454;
	mul.f64 	%fd3456, %fd1162, %fd1008;
	sub.f64 	%fd3457, %fd3456, %fd3455;
	mul.f64 	%fd3458, %fd13, %fd3457;
	mul.f64 	%fd3459, %fd14, %fd3449;
	sub.f64 	%fd3460, %fd3458, %fd3459;
	mul.f64 	%fd3461, %fd14, %fd3441;
	mul.f64 	%fd3462, %fd12, %fd3457;
	sub.f64 	%fd3463, %fd3461, %fd3462;
	mul.f64 	%fd3464, %fd12, %fd3449;
	mul.f64 	%fd3465, %fd13, %fd3441;
	sub.f64 	%fd3466, %fd3464, %fd3465;
	mul.f64 	%fd3467, %fd267, %fd3466;
	mul.f64 	%fd3468, %fd268, %fd3463;
	sub.f64 	%fd3469, %fd3467, %fd3468;
	mul.f64 	%fd3470, %fd268, %fd3460;
	mul.f64 	%fd3471, %fd266, %fd3466;
	sub.f64 	%fd3472, %fd3470, %fd3471;
	mul.f64 	%fd3473, %fd266, %fd3463;
	mul.f64 	%fd3474, %fd267, %fd3460;
	sub.f64 	%fd3475, %fd3473, %fd3474;
	mul.f64 	%fd3476, %fd40, %fd3475;
	fma.rn.f64 	%fd3477, %fd39, %fd3472, %fd3476;
	fma.rn.f64 	%fd3478, %fd38, %fd3469, %fd3477;
	mul.f64 	%fd3479, %fd2946, %fd3478;
	mul.f64 	%fd3480, %fd15, %fd3479;
	ld.local.f64 	%fd3481, [%rd939];
	fma.rn.f64 	%fd3881, %fd3480, %fd24, %fd3481;
	st.local.f64 	[%rd939], %fd3881;
	add.s32 	%r1187, %r1187, 1;
	setp.lt.s32 	%p437, %r1187, %r17;
	@%p437 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_675;

$L__BB0_48:
	mul.wide.s32 	%rd942, %r1185, 8;
	add.s64 	%rd941, %rd63, %rd942;
	mul.wide.s32 	%rd938, %r1185, 8;
	add.s64 	%rd937, %rd62, %rd938;
	ld.local.f64 	%fd3882, [%rd937];
	ld.local.f64 	%fd3881, [%rd941];
	ld.local.f64 	%fd3880, [%rd156];
	ld.local.f64 	%fd3879, [%rd157];
	ld.local.f64 	%fd3878, [%rd158];
	ld.local.f64 	%fd3877, [%rd159];
	ld.local.f64 	%fd3876, [%rd160];

$L__BB0_675:
	ld.local.u32 	%r1146, [%rd155];
	mul.wide.s32 	%rd895, %r1146, 8;
	add.s64 	%rd896, %rd894, %rd895;
	ld.global.f64 	%fd3482, [%rd896];
	mul.f64 	%fd3483, %fd3482, %fd3880;
	mul.wide.s32 	%rd897, %r21, 4;
	add.s64 	%rd898, %rd54, %rd897;
	ld.local.u32 	%r1147, [%rd898];
	mul.wide.s32 	%rd899, %r1147, 8;
	add.s64 	%rd900, %rd894, %rd899;
	ld.global.f64 	%fd3484, [%rd900];
	add.f64 	%fd3485, %fd3482, %fd3482;
	mul.f64 	%fd3486, %fd3485, %fd3879;
	mul.f64 	%fd3487, %fd3486, %fd3484;
	fma.rn.f64 	%fd3488, %fd3483, %fd3484, %fd3487;
	mul.f64 	%fd3489, %fd3482, %fd3878;
	add.s64 	%rd902, %rd901, %rd899;
	ld.global.f64 	%fd3490, [%rd902];
	add.s64 	%rd903, %rd901, %rd895;
	ld.global.f64 	%fd3491, [%rd903];
	mul.f64 	%fd3492, %fd3491, %fd3878;
	mul.f64 	%fd3493, %fd3492, %fd3484;
	fma.rn.f64 	%fd3494, %fd3489, %fd3490, %fd3493;
	mul.f64 	%fd3495, %fd3482, %fd3877;
	fma.rn.f64 	%fd3496, %fd3495, %fd3490, %fd3494;
	mul.f64 	%fd3497, %fd3496, 0d4010000000000000;
	fma.rn.f64 	%fd3498, %fd2, %fd3488, %fd3497;
	mul.f64 	%fd3499, %fd3, %fd3491;
	mul.f64 	%fd3500, %fd3499, %fd3876;
	fma.rn.f64 	%fd3501, %fd3500, %fd3490, %fd3498;
	mul.f64 	%fd3502, %fd5, %fd3482;
	mul.f64 	%fd3503, %fd3502, %fd3880;
	add.s64 	%rd905, %rd904, %rd899;
	ld.global.f64 	%fd3504, [%rd905];
	mul.f64 	%fd3505, %fd3502, %fd3882;
	fma.rn.f64 	%fd3506, %fd3503, %fd3504, %fd3505;
	add.s64 	%rd906, %rd904, %rd895;
	ld.global.f64 	%fd3507, [%rd906];
	mul.f64 	%fd3508, %fd5, %fd3507;
	mul.f64 	%fd3509, %fd3508, %fd3879;
	fma.rn.f64 	%fd3510, %fd3509, %fd3484, %fd3506;
	mul.f64 	%fd3511, %fd6, %fd3507;
	mul.f64 	%fd3512, %fd3511, %fd3877;
	fma.rn.f64 	%fd3513, %fd3512, %fd3490, %fd3510;
	mul.f64 	%fd3514, %fd3511, %fd3878;
	fma.rn.f64 	%fd3515, %fd3514, %fd3490, %fd3513;
	mul.f64 	%fd3516, %fd6, %fd3491;
	fma.rn.f64 	%fd3517, %fd3516, %fd3881, %fd3515;
	mul.f64 	%fd3518, %fd4, %fd3517;
	fma.rn.f64 	%fd3519, %fd1, %fd3501, %fd3518;
	mul.f64 	%fd3520, %fd7, %fd3507;
	mul.f64 	%fd3521, %fd3520, %fd3880;
	mul.f64 	%fd3522, %fd3521, %fd3504;
	sub.f64 	%fd3523, %fd3519, %fd3522;
	mul.f64 	%fd3524, %fd8, %fd3507;
	mul.f64 	%fd3525, %fd3524, %fd3882;
	sub.f64 	%fd3526, %fd3523, %fd3525;
	mad.lo.s32 	%r1149, %r1, %r550, %r1184;
	shl.b32 	%r1150, %r1149, 3;
	mov.u32 	%r1151, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;
	add.s32 	%r1152, %r1151, %r1150;
	ld.shared.f64 	%fd3527, [%r1152];
	add.f64 	%fd3528, %fd3527, %fd3526;
	st.shared.f64 	[%r1152], %fd3528;
	add.s32 	%r1186, %r1186, 1;
	setp.lt.u32 	%p438, %r1186, 3;
	@%p438 bra 	$L__BB0_47;

	cvt.s64.s32 	%rd911, %r1185;
	cvt.u32.u64 	%r1153, %rd911;
	add.s32 	%r1185, %r1153, 1;
	setp.lt.u32 	%p439, %r1185, 3;
	@%p439 bra 	$L__BB0_46;

	add.s32 	%r1184, %r1184, 1;
	setp.lt.s32 	%p440, %r1184, %r550;
	@%p440 bra 	$L__BB0_45;

$L__BB0_678:
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd141;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd134;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 105
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd133;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd131;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 107
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd122;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd115;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 109
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd110;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 111
	add.s32 	%r1183, %r1183, 1;
	setp.lt.s32 	%p441, %r1183, %r14;
	@%p441 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_679;

$L__BB0_14:
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd110;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 7

$L__BB0_679:
	@%p25 bra 	$L__BB0_684;

	ld.param.u64 	%rd912, [_Z22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2__param_27];
	mul.lo.s32 	%r541, %r1, %r550;
	cvta.to.global.u64 	%rd179, %rd912;
	mov.u32 	%r1344, 0;
	mov.u32 	%r1158, _ZZ22computeShapeDerivativeiiiiiiPKtS0_PKiPKdS4_iS4_S4_iS4_S4_iS4_S4_iPdS5_S5_S5_S5_S5_S5_ddS4_S4_S4_S4_S2_S4_S4_S4_S2_S2_iiiiiiS2_iS2_S2_E21localShapeDerivatives;

$L__BB0_681:
	mul.wide.s32 	%rd907, %r1344, 8;
	add.s64 	%rd180, %rd179, %rd907;
	add.s32 	%r1156, %r1344, %r541;
	shl.b32 	%r1157, %r1156, 3;
	add.s32 	%r1159, %r1158, %r1157;
	ld.shared.f64 	%fd1139, [%r1159];
	ld.global.u64 	%rd951, [%rd180];

$L__BB0_682:
	mov.b64 	%fd3529, %rd951;
	add.f64 	%fd3530, %fd1139, %fd3529;
	mov.b64 	%rd908, %fd3530;
	atom.global.cas.b64 	%rd183, [%rd180], %rd951, %rd908;
	setp.ne.s64 	%p443, %rd951, %rd183;
	mov.u64 	%rd951, %rd183;
	@%p443 bra 	$L__BB0_682;

	add.s32 	%r1344, %r1344, 1;
	setp.lt.s32 	%p444, %r1344, %r550;
	@%p444 bra 	$L__BB0_681;

$L__BB0_684:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r4, %r11, %r10;
	mov.u32 	%r12, 19;
	sub.s32 	%r13, %r12, %r10;
	setp.gt.s32 	%p2, %r4, 14;
	selp.b32 	%r5, 18, %r13, %p2;
	setp.gt.s32 	%p3, %r4, %r5;
	mov.u64 	%rd75, 0;
	mov.u64 	%rd76, %rd1;
	@%p3 bra 	$L__BB1_4;

	add.s32 	%r6, %r4, -1;
	mov.b64 	%rd22, %fd4;
	shl.b64 	%rd23, %rd22, 11;
	or.b64  	%rd4, %rd23, -9223372036854775808;
	mov.u64 	%rd25, __cudart_i2opi_d;
	mov.u64 	%rd76, %rd1;
	mov.u32 	%r28, %r6;

$L__BB1_3:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r28, 8;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.u64 	%rd27, [%rd26];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd27;
	mov.b64 	{%blo,%bhi}, %rd4;
	mov.b64 	{%clo,%chi}, %rd75;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd28, {%r0,%r1};
	mov.b64 	%rd75, {%r2,%r3};
	}
	st.local.u64 	[%rd76], %rd28;
	add.s32 	%r28, %r28, 1;
	sub.s32 	%r14, %r28, %r6;
	mul.wide.s32 	%rd29, %r14, 8;
	add.s64 	%rd76, %rd1, %rd29;
	setp.lt.s32 	%p4, %r28, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	st.local.u64 	[%rd76], %rd75;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r15, 64;
	sub.s32 	%r16, %r15, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r16;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r16;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r17, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r18, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r19, %rd39;
	and.b32  	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	neg.s32 	%r22, %r21;
	setp.eq.s32 	%p6, %r17, 0;
	selp.b32 	%r23, %r21, %r22, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r23;
	setp.eq.s32 	%p7, %r20, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r24, %r17, -2147483648;
	selp.b32 	%r25, %r17, %r24, %p7;
	clz.b64 	%r26, %rd45;
	cvt.u64.u32 	%rd47, %r26;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r26;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r27, %rd50;
	shr.u64 	%rd51, %rd46, %r27;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r25;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

