// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "11/01/2021 16:41:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module LBM_DE2 (
	CLOCK_50,
	RESET,
	p_mem_data_out,
	ux_mem_data_out,
	uy_mem_data_out,
	fin_mem_data_out);
input 	CLOCK_50;
input 	RESET;
output 	[31:0] p_mem_data_out;
output 	[31:0] ux_mem_data_out;
output 	[31:0] uy_mem_data_out;
output 	[287:0] fin_mem_data_out;

// Design Ports Information
// p_mem_data_out[0]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[4]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[6]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[7]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[8]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[9]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[10]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[11]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[15]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[16]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[18]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[19]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[20]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[21]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[22]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[24]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[25]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[26]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[27]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[29]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[30]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p_mem_data_out[31]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[4]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[5]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[11]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[12]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[16]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[18]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[19]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[20]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[23]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[25]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[26]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[27]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[28]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[29]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[30]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ux_mem_data_out[31]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[5]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[8]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[10]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[11]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[12]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[13]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[15]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[16]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[18]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[19]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[20]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[22]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[23]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[24]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[25]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[26]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[27]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[28]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[29]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[30]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uy_mem_data_out[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[7]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[9]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[10]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[11]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[12]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[15]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[16]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[17]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[18]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[19]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[20]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[21]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[22]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[23]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[24]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[25]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[26]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[27]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[28]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[29]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[30]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[32]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[33]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[34]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[35]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[36]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[37]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[38]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[39]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[40]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[41]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[42]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[43]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[44]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[45]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[46]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[47]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[48]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[49]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[50]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[51]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[52]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[53]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[54]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[55]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[56]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[57]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[58]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[59]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[60]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[61]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[62]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[63]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[64]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[65]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[66]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[67]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[68]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[69]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[70]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[71]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[72]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[73]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[74]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[75]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[76]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[77]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[78]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[79]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[80]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[81]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[82]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[83]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[84]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[85]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[86]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[87]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[88]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[89]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[90]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[91]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[92]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[93]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[94]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[95]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[96]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[97]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[98]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[99]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[100]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[101]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[102]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[103]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[104]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[105]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[106]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[107]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[108]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[109]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[110]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[111]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[112]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[113]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[114]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[115]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[116]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[117]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[118]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[119]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[120]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[121]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[122]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[123]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[124]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[125]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[126]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[127]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[128]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[129]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[130]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[131]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[132]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[133]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[134]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[135]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[136]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[137]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[138]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[139]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[140]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[141]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[142]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[143]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[144]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[145]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[146]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[147]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[148]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[149]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[150]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[151]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[152]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[153]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[154]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[155]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[156]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[157]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[158]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[159]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[160]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[161]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[162]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[163]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[164]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[165]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[166]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[167]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[168]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[169]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[170]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[171]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[172]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[173]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[174]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[175]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[176]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[177]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[178]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[179]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[180]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[181]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[182]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[183]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[184]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[185]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[186]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[187]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[188]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[189]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[190]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[191]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[192]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[193]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[194]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[195]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[196]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[197]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[198]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[199]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[200]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[201]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[202]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[203]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[204]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[205]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[206]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[207]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[208]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[209]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[210]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[211]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[212]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[213]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[214]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[215]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[216]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[217]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[218]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[219]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[220]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[221]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[222]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[223]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[224]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[225]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[226]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[227]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[228]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[229]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[230]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[231]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[232]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[233]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[234]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[235]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[236]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[237]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[238]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[239]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[240]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[241]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[242]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[243]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[244]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[245]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[246]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[247]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[248]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[249]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[250]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[251]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[252]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[253]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[254]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[255]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[256]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[257]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[258]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[259]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[260]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[261]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[262]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[263]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[264]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[265]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[266]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[267]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[268]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[269]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[270]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[271]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[272]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[273]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[274]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[275]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[276]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[277]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[278]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[279]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[280]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[281]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[282]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[283]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[284]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[285]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[286]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_mem_data_out[287]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LBM_DE2_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~15 ;
wire \p_mem_data_out[0]~output_o ;
wire \p_mem_data_out[1]~output_o ;
wire \p_mem_data_out[2]~output_o ;
wire \p_mem_data_out[3]~output_o ;
wire \p_mem_data_out[4]~output_o ;
wire \p_mem_data_out[5]~output_o ;
wire \p_mem_data_out[6]~output_o ;
wire \p_mem_data_out[7]~output_o ;
wire \p_mem_data_out[8]~output_o ;
wire \p_mem_data_out[9]~output_o ;
wire \p_mem_data_out[10]~output_o ;
wire \p_mem_data_out[11]~output_o ;
wire \p_mem_data_out[12]~output_o ;
wire \p_mem_data_out[13]~output_o ;
wire \p_mem_data_out[14]~output_o ;
wire \p_mem_data_out[15]~output_o ;
wire \p_mem_data_out[16]~output_o ;
wire \p_mem_data_out[17]~output_o ;
wire \p_mem_data_out[18]~output_o ;
wire \p_mem_data_out[19]~output_o ;
wire \p_mem_data_out[20]~output_o ;
wire \p_mem_data_out[21]~output_o ;
wire \p_mem_data_out[22]~output_o ;
wire \p_mem_data_out[23]~output_o ;
wire \p_mem_data_out[24]~output_o ;
wire \p_mem_data_out[25]~output_o ;
wire \p_mem_data_out[26]~output_o ;
wire \p_mem_data_out[27]~output_o ;
wire \p_mem_data_out[28]~output_o ;
wire \p_mem_data_out[29]~output_o ;
wire \p_mem_data_out[30]~output_o ;
wire \p_mem_data_out[31]~output_o ;
wire \ux_mem_data_out[0]~output_o ;
wire \ux_mem_data_out[1]~output_o ;
wire \ux_mem_data_out[2]~output_o ;
wire \ux_mem_data_out[3]~output_o ;
wire \ux_mem_data_out[4]~output_o ;
wire \ux_mem_data_out[5]~output_o ;
wire \ux_mem_data_out[6]~output_o ;
wire \ux_mem_data_out[7]~output_o ;
wire \ux_mem_data_out[8]~output_o ;
wire \ux_mem_data_out[9]~output_o ;
wire \ux_mem_data_out[10]~output_o ;
wire \ux_mem_data_out[11]~output_o ;
wire \ux_mem_data_out[12]~output_o ;
wire \ux_mem_data_out[13]~output_o ;
wire \ux_mem_data_out[14]~output_o ;
wire \ux_mem_data_out[15]~output_o ;
wire \ux_mem_data_out[16]~output_o ;
wire \ux_mem_data_out[17]~output_o ;
wire \ux_mem_data_out[18]~output_o ;
wire \ux_mem_data_out[19]~output_o ;
wire \ux_mem_data_out[20]~output_o ;
wire \ux_mem_data_out[21]~output_o ;
wire \ux_mem_data_out[22]~output_o ;
wire \ux_mem_data_out[23]~output_o ;
wire \ux_mem_data_out[24]~output_o ;
wire \ux_mem_data_out[25]~output_o ;
wire \ux_mem_data_out[26]~output_o ;
wire \ux_mem_data_out[27]~output_o ;
wire \ux_mem_data_out[28]~output_o ;
wire \ux_mem_data_out[29]~output_o ;
wire \ux_mem_data_out[30]~output_o ;
wire \ux_mem_data_out[31]~output_o ;
wire \uy_mem_data_out[0]~output_o ;
wire \uy_mem_data_out[1]~output_o ;
wire \uy_mem_data_out[2]~output_o ;
wire \uy_mem_data_out[3]~output_o ;
wire \uy_mem_data_out[4]~output_o ;
wire \uy_mem_data_out[5]~output_o ;
wire \uy_mem_data_out[6]~output_o ;
wire \uy_mem_data_out[7]~output_o ;
wire \uy_mem_data_out[8]~output_o ;
wire \uy_mem_data_out[9]~output_o ;
wire \uy_mem_data_out[10]~output_o ;
wire \uy_mem_data_out[11]~output_o ;
wire \uy_mem_data_out[12]~output_o ;
wire \uy_mem_data_out[13]~output_o ;
wire \uy_mem_data_out[14]~output_o ;
wire \uy_mem_data_out[15]~output_o ;
wire \uy_mem_data_out[16]~output_o ;
wire \uy_mem_data_out[17]~output_o ;
wire \uy_mem_data_out[18]~output_o ;
wire \uy_mem_data_out[19]~output_o ;
wire \uy_mem_data_out[20]~output_o ;
wire \uy_mem_data_out[21]~output_o ;
wire \uy_mem_data_out[22]~output_o ;
wire \uy_mem_data_out[23]~output_o ;
wire \uy_mem_data_out[24]~output_o ;
wire \uy_mem_data_out[25]~output_o ;
wire \uy_mem_data_out[26]~output_o ;
wire \uy_mem_data_out[27]~output_o ;
wire \uy_mem_data_out[28]~output_o ;
wire \uy_mem_data_out[29]~output_o ;
wire \uy_mem_data_out[30]~output_o ;
wire \uy_mem_data_out[31]~output_o ;
wire \fin_mem_data_out[0]~output_o ;
wire \fin_mem_data_out[1]~output_o ;
wire \fin_mem_data_out[2]~output_o ;
wire \fin_mem_data_out[3]~output_o ;
wire \fin_mem_data_out[4]~output_o ;
wire \fin_mem_data_out[5]~output_o ;
wire \fin_mem_data_out[6]~output_o ;
wire \fin_mem_data_out[7]~output_o ;
wire \fin_mem_data_out[8]~output_o ;
wire \fin_mem_data_out[9]~output_o ;
wire \fin_mem_data_out[10]~output_o ;
wire \fin_mem_data_out[11]~output_o ;
wire \fin_mem_data_out[12]~output_o ;
wire \fin_mem_data_out[13]~output_o ;
wire \fin_mem_data_out[14]~output_o ;
wire \fin_mem_data_out[15]~output_o ;
wire \fin_mem_data_out[16]~output_o ;
wire \fin_mem_data_out[17]~output_o ;
wire \fin_mem_data_out[18]~output_o ;
wire \fin_mem_data_out[19]~output_o ;
wire \fin_mem_data_out[20]~output_o ;
wire \fin_mem_data_out[21]~output_o ;
wire \fin_mem_data_out[22]~output_o ;
wire \fin_mem_data_out[23]~output_o ;
wire \fin_mem_data_out[24]~output_o ;
wire \fin_mem_data_out[25]~output_o ;
wire \fin_mem_data_out[26]~output_o ;
wire \fin_mem_data_out[27]~output_o ;
wire \fin_mem_data_out[28]~output_o ;
wire \fin_mem_data_out[29]~output_o ;
wire \fin_mem_data_out[30]~output_o ;
wire \fin_mem_data_out[31]~output_o ;
wire \fin_mem_data_out[32]~output_o ;
wire \fin_mem_data_out[33]~output_o ;
wire \fin_mem_data_out[34]~output_o ;
wire \fin_mem_data_out[35]~output_o ;
wire \fin_mem_data_out[36]~output_o ;
wire \fin_mem_data_out[37]~output_o ;
wire \fin_mem_data_out[38]~output_o ;
wire \fin_mem_data_out[39]~output_o ;
wire \fin_mem_data_out[40]~output_o ;
wire \fin_mem_data_out[41]~output_o ;
wire \fin_mem_data_out[42]~output_o ;
wire \fin_mem_data_out[43]~output_o ;
wire \fin_mem_data_out[44]~output_o ;
wire \fin_mem_data_out[45]~output_o ;
wire \fin_mem_data_out[46]~output_o ;
wire \fin_mem_data_out[47]~output_o ;
wire \fin_mem_data_out[48]~output_o ;
wire \fin_mem_data_out[49]~output_o ;
wire \fin_mem_data_out[50]~output_o ;
wire \fin_mem_data_out[51]~output_o ;
wire \fin_mem_data_out[52]~output_o ;
wire \fin_mem_data_out[53]~output_o ;
wire \fin_mem_data_out[54]~output_o ;
wire \fin_mem_data_out[55]~output_o ;
wire \fin_mem_data_out[56]~output_o ;
wire \fin_mem_data_out[57]~output_o ;
wire \fin_mem_data_out[58]~output_o ;
wire \fin_mem_data_out[59]~output_o ;
wire \fin_mem_data_out[60]~output_o ;
wire \fin_mem_data_out[61]~output_o ;
wire \fin_mem_data_out[62]~output_o ;
wire \fin_mem_data_out[63]~output_o ;
wire \fin_mem_data_out[64]~output_o ;
wire \fin_mem_data_out[65]~output_o ;
wire \fin_mem_data_out[66]~output_o ;
wire \fin_mem_data_out[67]~output_o ;
wire \fin_mem_data_out[68]~output_o ;
wire \fin_mem_data_out[69]~output_o ;
wire \fin_mem_data_out[70]~output_o ;
wire \fin_mem_data_out[71]~output_o ;
wire \fin_mem_data_out[72]~output_o ;
wire \fin_mem_data_out[73]~output_o ;
wire \fin_mem_data_out[74]~output_o ;
wire \fin_mem_data_out[75]~output_o ;
wire \fin_mem_data_out[76]~output_o ;
wire \fin_mem_data_out[77]~output_o ;
wire \fin_mem_data_out[78]~output_o ;
wire \fin_mem_data_out[79]~output_o ;
wire \fin_mem_data_out[80]~output_o ;
wire \fin_mem_data_out[81]~output_o ;
wire \fin_mem_data_out[82]~output_o ;
wire \fin_mem_data_out[83]~output_o ;
wire \fin_mem_data_out[84]~output_o ;
wire \fin_mem_data_out[85]~output_o ;
wire \fin_mem_data_out[86]~output_o ;
wire \fin_mem_data_out[87]~output_o ;
wire \fin_mem_data_out[88]~output_o ;
wire \fin_mem_data_out[89]~output_o ;
wire \fin_mem_data_out[90]~output_o ;
wire \fin_mem_data_out[91]~output_o ;
wire \fin_mem_data_out[92]~output_o ;
wire \fin_mem_data_out[93]~output_o ;
wire \fin_mem_data_out[94]~output_o ;
wire \fin_mem_data_out[95]~output_o ;
wire \fin_mem_data_out[96]~output_o ;
wire \fin_mem_data_out[97]~output_o ;
wire \fin_mem_data_out[98]~output_o ;
wire \fin_mem_data_out[99]~output_o ;
wire \fin_mem_data_out[100]~output_o ;
wire \fin_mem_data_out[101]~output_o ;
wire \fin_mem_data_out[102]~output_o ;
wire \fin_mem_data_out[103]~output_o ;
wire \fin_mem_data_out[104]~output_o ;
wire \fin_mem_data_out[105]~output_o ;
wire \fin_mem_data_out[106]~output_o ;
wire \fin_mem_data_out[107]~output_o ;
wire \fin_mem_data_out[108]~output_o ;
wire \fin_mem_data_out[109]~output_o ;
wire \fin_mem_data_out[110]~output_o ;
wire \fin_mem_data_out[111]~output_o ;
wire \fin_mem_data_out[112]~output_o ;
wire \fin_mem_data_out[113]~output_o ;
wire \fin_mem_data_out[114]~output_o ;
wire \fin_mem_data_out[115]~output_o ;
wire \fin_mem_data_out[116]~output_o ;
wire \fin_mem_data_out[117]~output_o ;
wire \fin_mem_data_out[118]~output_o ;
wire \fin_mem_data_out[119]~output_o ;
wire \fin_mem_data_out[120]~output_o ;
wire \fin_mem_data_out[121]~output_o ;
wire \fin_mem_data_out[122]~output_o ;
wire \fin_mem_data_out[123]~output_o ;
wire \fin_mem_data_out[124]~output_o ;
wire \fin_mem_data_out[125]~output_o ;
wire \fin_mem_data_out[126]~output_o ;
wire \fin_mem_data_out[127]~output_o ;
wire \fin_mem_data_out[128]~output_o ;
wire \fin_mem_data_out[129]~output_o ;
wire \fin_mem_data_out[130]~output_o ;
wire \fin_mem_data_out[131]~output_o ;
wire \fin_mem_data_out[132]~output_o ;
wire \fin_mem_data_out[133]~output_o ;
wire \fin_mem_data_out[134]~output_o ;
wire \fin_mem_data_out[135]~output_o ;
wire \fin_mem_data_out[136]~output_o ;
wire \fin_mem_data_out[137]~output_o ;
wire \fin_mem_data_out[138]~output_o ;
wire \fin_mem_data_out[139]~output_o ;
wire \fin_mem_data_out[140]~output_o ;
wire \fin_mem_data_out[141]~output_o ;
wire \fin_mem_data_out[142]~output_o ;
wire \fin_mem_data_out[143]~output_o ;
wire \fin_mem_data_out[144]~output_o ;
wire \fin_mem_data_out[145]~output_o ;
wire \fin_mem_data_out[146]~output_o ;
wire \fin_mem_data_out[147]~output_o ;
wire \fin_mem_data_out[148]~output_o ;
wire \fin_mem_data_out[149]~output_o ;
wire \fin_mem_data_out[150]~output_o ;
wire \fin_mem_data_out[151]~output_o ;
wire \fin_mem_data_out[152]~output_o ;
wire \fin_mem_data_out[153]~output_o ;
wire \fin_mem_data_out[154]~output_o ;
wire \fin_mem_data_out[155]~output_o ;
wire \fin_mem_data_out[156]~output_o ;
wire \fin_mem_data_out[157]~output_o ;
wire \fin_mem_data_out[158]~output_o ;
wire \fin_mem_data_out[159]~output_o ;
wire \fin_mem_data_out[160]~output_o ;
wire \fin_mem_data_out[161]~output_o ;
wire \fin_mem_data_out[162]~output_o ;
wire \fin_mem_data_out[163]~output_o ;
wire \fin_mem_data_out[164]~output_o ;
wire \fin_mem_data_out[165]~output_o ;
wire \fin_mem_data_out[166]~output_o ;
wire \fin_mem_data_out[167]~output_o ;
wire \fin_mem_data_out[168]~output_o ;
wire \fin_mem_data_out[169]~output_o ;
wire \fin_mem_data_out[170]~output_o ;
wire \fin_mem_data_out[171]~output_o ;
wire \fin_mem_data_out[172]~output_o ;
wire \fin_mem_data_out[173]~output_o ;
wire \fin_mem_data_out[174]~output_o ;
wire \fin_mem_data_out[175]~output_o ;
wire \fin_mem_data_out[176]~output_o ;
wire \fin_mem_data_out[177]~output_o ;
wire \fin_mem_data_out[178]~output_o ;
wire \fin_mem_data_out[179]~output_o ;
wire \fin_mem_data_out[180]~output_o ;
wire \fin_mem_data_out[181]~output_o ;
wire \fin_mem_data_out[182]~output_o ;
wire \fin_mem_data_out[183]~output_o ;
wire \fin_mem_data_out[184]~output_o ;
wire \fin_mem_data_out[185]~output_o ;
wire \fin_mem_data_out[186]~output_o ;
wire \fin_mem_data_out[187]~output_o ;
wire \fin_mem_data_out[188]~output_o ;
wire \fin_mem_data_out[189]~output_o ;
wire \fin_mem_data_out[190]~output_o ;
wire \fin_mem_data_out[191]~output_o ;
wire \fin_mem_data_out[192]~output_o ;
wire \fin_mem_data_out[193]~output_o ;
wire \fin_mem_data_out[194]~output_o ;
wire \fin_mem_data_out[195]~output_o ;
wire \fin_mem_data_out[196]~output_o ;
wire \fin_mem_data_out[197]~output_o ;
wire \fin_mem_data_out[198]~output_o ;
wire \fin_mem_data_out[199]~output_o ;
wire \fin_mem_data_out[200]~output_o ;
wire \fin_mem_data_out[201]~output_o ;
wire \fin_mem_data_out[202]~output_o ;
wire \fin_mem_data_out[203]~output_o ;
wire \fin_mem_data_out[204]~output_o ;
wire \fin_mem_data_out[205]~output_o ;
wire \fin_mem_data_out[206]~output_o ;
wire \fin_mem_data_out[207]~output_o ;
wire \fin_mem_data_out[208]~output_o ;
wire \fin_mem_data_out[209]~output_o ;
wire \fin_mem_data_out[210]~output_o ;
wire \fin_mem_data_out[211]~output_o ;
wire \fin_mem_data_out[212]~output_o ;
wire \fin_mem_data_out[213]~output_o ;
wire \fin_mem_data_out[214]~output_o ;
wire \fin_mem_data_out[215]~output_o ;
wire \fin_mem_data_out[216]~output_o ;
wire \fin_mem_data_out[217]~output_o ;
wire \fin_mem_data_out[218]~output_o ;
wire \fin_mem_data_out[219]~output_o ;
wire \fin_mem_data_out[220]~output_o ;
wire \fin_mem_data_out[221]~output_o ;
wire \fin_mem_data_out[222]~output_o ;
wire \fin_mem_data_out[223]~output_o ;
wire \fin_mem_data_out[224]~output_o ;
wire \fin_mem_data_out[225]~output_o ;
wire \fin_mem_data_out[226]~output_o ;
wire \fin_mem_data_out[227]~output_o ;
wire \fin_mem_data_out[228]~output_o ;
wire \fin_mem_data_out[229]~output_o ;
wire \fin_mem_data_out[230]~output_o ;
wire \fin_mem_data_out[231]~output_o ;
wire \fin_mem_data_out[232]~output_o ;
wire \fin_mem_data_out[233]~output_o ;
wire \fin_mem_data_out[234]~output_o ;
wire \fin_mem_data_out[235]~output_o ;
wire \fin_mem_data_out[236]~output_o ;
wire \fin_mem_data_out[237]~output_o ;
wire \fin_mem_data_out[238]~output_o ;
wire \fin_mem_data_out[239]~output_o ;
wire \fin_mem_data_out[240]~output_o ;
wire \fin_mem_data_out[241]~output_o ;
wire \fin_mem_data_out[242]~output_o ;
wire \fin_mem_data_out[243]~output_o ;
wire \fin_mem_data_out[244]~output_o ;
wire \fin_mem_data_out[245]~output_o ;
wire \fin_mem_data_out[246]~output_o ;
wire \fin_mem_data_out[247]~output_o ;
wire \fin_mem_data_out[248]~output_o ;
wire \fin_mem_data_out[249]~output_o ;
wire \fin_mem_data_out[250]~output_o ;
wire \fin_mem_data_out[251]~output_o ;
wire \fin_mem_data_out[252]~output_o ;
wire \fin_mem_data_out[253]~output_o ;
wire \fin_mem_data_out[254]~output_o ;
wire \fin_mem_data_out[255]~output_o ;
wire \fin_mem_data_out[256]~output_o ;
wire \fin_mem_data_out[257]~output_o ;
wire \fin_mem_data_out[258]~output_o ;
wire \fin_mem_data_out[259]~output_o ;
wire \fin_mem_data_out[260]~output_o ;
wire \fin_mem_data_out[261]~output_o ;
wire \fin_mem_data_out[262]~output_o ;
wire \fin_mem_data_out[263]~output_o ;
wire \fin_mem_data_out[264]~output_o ;
wire \fin_mem_data_out[265]~output_o ;
wire \fin_mem_data_out[266]~output_o ;
wire \fin_mem_data_out[267]~output_o ;
wire \fin_mem_data_out[268]~output_o ;
wire \fin_mem_data_out[269]~output_o ;
wire \fin_mem_data_out[270]~output_o ;
wire \fin_mem_data_out[271]~output_o ;
wire \fin_mem_data_out[272]~output_o ;
wire \fin_mem_data_out[273]~output_o ;
wire \fin_mem_data_out[274]~output_o ;
wire \fin_mem_data_out[275]~output_o ;
wire \fin_mem_data_out[276]~output_o ;
wire \fin_mem_data_out[277]~output_o ;
wire \fin_mem_data_out[278]~output_o ;
wire \fin_mem_data_out[279]~output_o ;
wire \fin_mem_data_out[280]~output_o ;
wire \fin_mem_data_out[281]~output_o ;
wire \fin_mem_data_out[282]~output_o ;
wire \fin_mem_data_out[283]~output_o ;
wire \fin_mem_data_out[284]~output_o ;
wire \fin_mem_data_out[285]~output_o ;
wire \fin_mem_data_out[286]~output_o ;
wire \fin_mem_data_out[287]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \RESET~input_o ;
wire \RESET~inputclkctrl_outclk ;
wire \init_counter|count[0]~0_combout ;
wire \init_counter|Add0~0_combout ;
wire \init_counter|Add0~1 ;
wire \init_counter|Add0~2_combout ;
wire \init_counter|Add0~3 ;
wire \init_counter|Add0~4_combout ;
wire \init_counter|Add0~5 ;
wire \init_counter|Add0~6_combout ;
wire \init_counter|Add0~7 ;
wire \init_counter|Add0~9 ;
wire \init_counter|Add0~10_combout ;
wire \init_counter|Add0~11 ;
wire \init_counter|Add0~12_combout ;
wire \fsm|Equal0~0_combout ;
wire \fsm|Equal0~1_combout ;
wire \fsm|State.START~0_combout ;
wire \fsm|State.START~q ;
wire \init_counter|Add0~8_combout ;
wire \p_ram|mem_rtl_0_bypass[9]~feeder_combout ;
wire \p_ram|mem~28_combout ;
wire \p_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \p_ram|mem~29_combout ;
wire \p_ram|mem~30_combout ;
wire \p_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[2]~0_combout ;
wire \p_ram|mem~26_combout ;
wire \fsm|Selector1~0_combout ;
wire \fsm|State.CALC_MOMENT_1~q ;
wire \fsm|State.CALC_MOMENT_2~q ;
wire \fsm|WE_p_mem~combout ;
wire \p_ram|mem_rtl_0_bypass[5]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \p_ram|mem_rtl_0_bypass[8]~feeder_combout ;
wire \p_ram|mem~27_combout ;
wire \p_ram|mem~31_combout ;
wire \fin_ram|mem_rtl_0_bypass[9]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[12]~feeder_combout ;
wire \fin_ram|mem~104_combout ;
wire \fin_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \fin_ram|mem~105_combout ;
wire \fin_ram|mem_rtl_0_bypass[0]~0_combout ;
wire \fin_ram|mem_rtl_0_bypass[5]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \fin_ram|mem_rtl_0_bypass[8]~feeder_combout ;
wire \fin_ram|mem~101_combout ;
wire \fin_ram|mem_rtl_0_bypass[2]~1_combout ;
wire \fin_ram|mem~102_combout ;
wire \fin_ram|mem~103_combout ;
wire \fin_ram|mem~106_combout ;
wire \fin_ram|mem_rtl_0_bypass[17]~feeder_combout ;
wire \fsm|State.START~_wirecell_combout ;
wire \init_counter|count[0]~_wirecell_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fin_ram|mem~0feeder_combout ;
wire \fin_ram|mem~0_q ;
wire \fin_ram|mem~107_combout ;
wire \fin_ram|mem_rtl_0_bypass[37]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \fin_ram|mem~127_combout ;
wire \fin_ram|mem_rtl_0_bypass[27]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \fin_ram|mem~117_combout ;
wire \adder0|Add5~0_combout ;
wire \adder0|Add6~0_combout ;
wire \fin_ram|mem_rtl_0_bypass[69]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \fin_ram|mem~159_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \fin_ram|mem_rtl_0_bypass[47]~feeder_combout ;
wire \fin_ram|mem~137_combout ;
wire \fin_ram|mem_rtl_0_bypass[57]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \fin_ram|mem~147_combout ;
wire \adder0|Add3~0_combout ;
wire \adder0|Add2~0_combout ;
wire \adder0|Add4~0_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \fin_ram|mem_rtl_0_bypass[81]~feeder_combout ;
wire \fin_ram|mem~171_combout ;
wire \fin_ram|mem_rtl_0_bypass[93]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \fin_ram|mem~183_combout ;
wire \adder0|Add1~0_combout ;
wire \p_reg|d_out[0]~24_combout ;
wire \p_mem_mux|Dout[0]~0_combout ;
wire \p_ram|mem~0feeder_combout ;
wire \p_ram|mem~0_q ;
wire \p_ram|mem~80_combout ;
wire \p_ram|mem~79_combout ;
wire \p_ram|mem~81_combout ;
wire \p_ram|mem~1_q ;
wire \fin_ram|mem_rtl_0_bypass[82]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \fin_ram|mem~172_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \fin_ram|mem_rtl_0_bypass[94]~feeder_combout ;
wire \fin_ram|mem~184_combout ;
wire \adder0|Add1~1 ;
wire \adder0|Add1~2_combout ;
wire \fin_ram|mem_rtl_0_bypass[70]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \fin_ram|mem~160_combout ;
wire \fin_ram|mem_rtl_0_bypass[58]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \fin_ram|mem~148_combout ;
wire \adder0|Add3~1 ;
wire \adder0|Add3~2_combout ;
wire \adder0|Add2~1 ;
wire \adder0|Add2~2_combout ;
wire \adder0|Add5~1 ;
wire \adder0|Add5~2_combout ;
wire \adder0|Add6~1 ;
wire \adder0|Add6~2_combout ;
wire \adder0|Add4~1 ;
wire \adder0|Add4~2_combout ;
wire \p_reg|d_out[0]~25 ;
wire \p_reg|d_out[1]~26_combout ;
wire \p_mem_mux|Dout[1]~1_combout ;
wire \fin_ram|mem_rtl_0_bypass[83]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \fin_ram|mem~173_combout ;
wire \fin_ram|mem_rtl_0_bypass[95]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \fin_ram|mem~185_combout ;
wire \fin_ram|mem_rtl_0_bypass[105]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \fin_ram|mem~195_combout ;
wire \adder0|Add0~0_combout ;
wire \adder0|Add1~3 ;
wire \adder0|Add1~4_combout ;
wire \fin_ram|mem_rtl_0_bypass[59]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \fin_ram|mem~149_combout ;
wire \adder0|Add3~3 ;
wire \adder0|Add3~4_combout ;
wire \fin_ram|mem_rtl_0_bypass[71]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \fin_ram|mem~161_combout ;
wire \adder0|Add2~3 ;
wire \adder0|Add2~4_combout ;
wire \adder0|Add6~3 ;
wire \adder0|Add6~4_combout ;
wire \adder0|Add4~3 ;
wire \adder0|Add4~4_combout ;
wire \p_reg|d_out[1]~27 ;
wire \p_reg|d_out[2]~28_combout ;
wire \p_mem_mux|Dout[2]~2_combout ;
wire \adder0|Add3~5 ;
wire \adder0|Add3~6_combout ;
wire \adder0|Add2~5 ;
wire \adder0|Add2~6_combout ;
wire \adder0|Add4~5 ;
wire \adder0|Add4~6_combout ;
wire \fin_ram|mem_rtl_0_bypass[106]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \fin_ram|mem~196_combout ;
wire \adder0|Add0~1 ;
wire \adder0|Add0~2_combout ;
wire \adder0|Add1~5 ;
wire \adder0|Add1~6_combout ;
wire \p_reg|d_out[2]~29 ;
wire \p_reg|d_out[3]~30_combout ;
wire \p_mem_mux|Dout[3]~3_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \fin_ram|mem_rtl_0_bypass[107]~feeder_combout ;
wire \fin_ram|mem~197_combout ;
wire \adder0|Add0~3 ;
wire \adder0|Add0~4_combout ;
wire \adder0|Add1~7 ;
wire \adder0|Add1~8_combout ;
wire \fin_ram|mem_rtl_0_bypass[38]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \fin_ram|mem~128_combout ;
wire \fin_ram|mem_rtl_0_bypass[28]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \fin_ram|mem~118_combout ;
wire \adder0|Add5~4_combout ;
wire \fin_ram|mem_rtl_0_bypass[18]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \fin_ram|mem~108_combout ;
wire \adder0|Add6~6_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \fin_ram|mem_rtl_0_bypass[48]~feeder_combout ;
wire \fin_ram|mem~138_combout ;
wire \adder0|Add2~7 ;
wire \adder0|Add2~8_combout ;
wire \adder0|Add4~7 ;
wire \adder0|Add4~8_combout ;
wire \p_reg|d_out[3]~31 ;
wire \p_reg|d_out[4]~32_combout ;
wire \p_mem_mux|Dout[4]~4_combout ;
wire \fin_ram|mem_rtl_0_bypass[49]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \fin_ram|mem~139_combout ;
wire \adder0|Add2~9 ;
wire \adder0|Add2~10_combout ;
wire \fin_ram|mem_rtl_0_bypass[19]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \fin_ram|mem~109_combout ;
wire \fin_ram|mem_rtl_0_bypass[39]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \fin_ram|mem~129_combout ;
wire \fin_ram|mem_rtl_0_bypass[29]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \fin_ram|mem~119_combout ;
wire \adder0|Add5~5 ;
wire \adder0|Add5~6_combout ;
wire \adder0|Add6~7 ;
wire \adder0|Add6~8_combout ;
wire \adder0|Add4~9 ;
wire \adder0|Add4~10_combout ;
wire \adder0|Add0~5 ;
wire \adder0|Add0~6_combout ;
wire \adder0|Add1~9 ;
wire \adder0|Add1~10_combout ;
wire \p_reg|d_out[4]~33 ;
wire \p_reg|d_out[5]~34_combout ;
wire \p_mem_mux|Dout[5]~5_combout ;
wire \fin_ram|mem_rtl_0_bypass[20]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \fin_ram|mem~110_combout ;
wire \fin_ram|mem_rtl_0_bypass[40]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \fin_ram|mem~130_combout ;
wire \fin_ram|mem_rtl_0_bypass[30]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \fin_ram|mem~120_combout ;
wire \adder0|Add5~7 ;
wire \adder0|Add5~8_combout ;
wire \adder0|Add6~9 ;
wire \adder0|Add6~10_combout ;
wire \fin_ram|mem_rtl_0_bypass[72]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \fin_ram|mem~162_combout ;
wire \fin_ram|mem_rtl_0_bypass[60]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \fin_ram|mem~150_combout ;
wire \fin_ram|mem_rtl_0_bypass[50]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \fin_ram|mem~140_combout ;
wire \adder0|Add3~8_combout ;
wire \adder0|Add2~11 ;
wire \adder0|Add2~12_combout ;
wire \adder0|Add4~11 ;
wire \adder0|Add4~12_combout ;
wire \fin_ram|mem_rtl_0_bypass[84]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \fin_ram|mem~174_combout ;
wire \fin_ram|mem_rtl_0_bypass[96]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \fin_ram|mem~186_combout ;
wire \adder0|Add1~11 ;
wire \adder0|Add1~12_combout ;
wire \p_reg|d_out[5]~35 ;
wire \p_reg|d_out[6]~36_combout ;
wire \p_mem_mux|Dout[6]~6_combout ;
wire \adder0|Add5~9 ;
wire \adder0|Add5~10_combout ;
wire \adder0|Add6~11 ;
wire \adder0|Add6~12_combout ;
wire \fin_ram|mem_rtl_0_bypass[73]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \fin_ram|mem~163_combout ;
wire \fin_ram|mem_rtl_0_bypass[61]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \fin_ram|mem~151_combout ;
wire \adder0|Add3~9 ;
wire \adder0|Add3~10_combout ;
wire \adder0|Add2~13 ;
wire \adder0|Add2~14_combout ;
wire \adder0|Add4~13 ;
wire \adder0|Add4~14_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \fin_ram|mem_rtl_0_bypass[85]~feeder_combout ;
wire \fin_ram|mem~175_combout ;
wire \fin_ram|mem_rtl_0_bypass[97]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \fin_ram|mem~187_combout ;
wire \adder0|Add1~13 ;
wire \adder0|Add1~14_combout ;
wire \p_reg|d_out[6]~37 ;
wire \p_reg|d_out[7]~38_combout ;
wire \p_mem_mux|Dout[7]~7_combout ;
wire \fin_ram|mem_rtl_0_bypass[62]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \fin_ram|mem~152_combout ;
wire \adder0|Add3~11 ;
wire \adder0|Add3~12_combout ;
wire \fin_ram|mem_rtl_0_bypass[74]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \fin_ram|mem~164_combout ;
wire \adder0|Add2~15 ;
wire \adder0|Add2~16_combout ;
wire \adder0|Add6~13 ;
wire \adder0|Add6~14_combout ;
wire \adder0|Add4~15 ;
wire \adder0|Add4~16_combout ;
wire \fin_ram|mem_rtl_0_bypass[98]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \fin_ram|mem~188_combout ;
wire \fin_ram|mem_rtl_0_bypass[108]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \fin_ram|mem~198_combout ;
wire \adder0|Add0~8_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \fin_ram|mem_rtl_0_bypass[86]~feeder_combout ;
wire \fin_ram|mem~176_combout ;
wire \adder0|Add1~15 ;
wire \adder0|Add1~16_combout ;
wire \p_reg|d_out[7]~39 ;
wire \p_reg|d_out[8]~40_combout ;
wire \p_mem_mux|Dout[8]~8_combout ;
wire \adder0|Add3~13 ;
wire \adder0|Add3~14_combout ;
wire \adder0|Add2~17 ;
wire \adder0|Add2~18_combout ;
wire \adder0|Add4~17 ;
wire \adder0|Add4~18_combout ;
wire \fin_ram|mem_rtl_0_bypass[109]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \fin_ram|mem~199_combout ;
wire \adder0|Add0~9 ;
wire \adder0|Add0~10_combout ;
wire \adder0|Add1~17 ;
wire \adder0|Add1~18_combout ;
wire \p_reg|d_out[8]~41 ;
wire \p_reg|d_out[9]~42_combout ;
wire \p_mem_mux|Dout[9]~9_combout ;
wire \fin_ram|mem_rtl_0_bypass[110]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \fin_ram|mem~200_combout ;
wire \adder0|Add0~11 ;
wire \adder0|Add0~12_combout ;
wire \adder0|Add1~19 ;
wire \adder0|Add1~20_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \fin_ram|mem_rtl_0_bypass[51]~feeder_combout ;
wire \fin_ram|mem~141_combout ;
wire \adder0|Add2~19 ;
wire \adder0|Add2~20_combout ;
wire \fin_ram|mem_rtl_0_bypass[21]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \fin_ram|mem~111_combout ;
wire \fin_ram|mem_rtl_0_bypass[31]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \fin_ram|mem~121_combout ;
wire \fin_ram|mem_rtl_0_bypass[41]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \fin_ram|mem~131_combout ;
wire \adder0|Add5~12_combout ;
wire \adder0|Add6~16_combout ;
wire \adder0|Add4~19 ;
wire \adder0|Add4~20_combout ;
wire \p_reg|d_out[9]~43 ;
wire \p_reg|d_out[10]~44_combout ;
wire \p_mem_mux|Dout[10]~10_combout ;
wire \adder0|Add0~13 ;
wire \adder0|Add0~14_combout ;
wire \adder0|Add1~21 ;
wire \adder0|Add1~22_combout ;
wire \fin_ram|mem_rtl_0_bypass[32]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \fin_ram|mem~122_combout ;
wire \fin_ram|mem_rtl_0_bypass[42]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \fin_ram|mem~132_combout ;
wire \adder0|Add5~13 ;
wire \adder0|Add5~14_combout ;
wire \fin_ram|mem_rtl_0_bypass[22]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \fin_ram|mem~112_combout ;
wire \adder0|Add6~17 ;
wire \adder0|Add6~18_combout ;
wire \fin_ram|mem_rtl_0_bypass[52]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \fin_ram|mem~142_combout ;
wire \adder0|Add2~21 ;
wire \adder0|Add2~22_combout ;
wire \adder0|Add4~21 ;
wire \adder0|Add4~22_combout ;
wire \p_reg|d_out[10]~45 ;
wire \p_reg|d_out[11]~46_combout ;
wire \p_mem_mux|Dout[11]~11_combout ;
wire \fin_ram|mem_rtl_0_bypass[53]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fin_ram|mem~143_combout ;
wire \fin_ram|mem_rtl_0_bypass[63]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \fin_ram|mem~153_combout ;
wire \adder0|Add3~16_combout ;
wire \fin_ram|mem_rtl_0_bypass[75]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \fin_ram|mem~165_combout ;
wire \adder0|Add2~23 ;
wire \adder0|Add2~24_combout ;
wire \fin_ram|mem_rtl_0_bypass[23]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \fin_ram|mem~113_combout ;
wire \fin_ram|mem_rtl_0_bypass[33]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \fin_ram|mem~123_combout ;
wire \fin_ram|mem_rtl_0_bypass[43]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \fin_ram|mem~133_combout ;
wire \adder0|Add5~15 ;
wire \adder0|Add5~16_combout ;
wire \adder0|Add6~19 ;
wire \adder0|Add6~20_combout ;
wire \adder0|Add4~23 ;
wire \adder0|Add4~24_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \fin_ram|mem_rtl_0_bypass[87]~feeder_combout ;
wire \fin_ram|mem~177_combout ;
wire \fin_ram|mem_rtl_0_bypass[99]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \fin_ram|mem~189_combout ;
wire \adder0|Add1~23 ;
wire \adder0|Add1~24_combout ;
wire \p_reg|d_out[11]~47 ;
wire \p_reg|d_out[12]~48_combout ;
wire \p_mem_mux|Dout[12]~12_combout ;
wire \fin_ram|mem_rtl_0_bypass[100]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \fin_ram|mem~190_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \fin_ram|mem_rtl_0_bypass[88]~feeder_combout ;
wire \fin_ram|mem~178_combout ;
wire \adder0|Add1~25 ;
wire \adder0|Add1~26_combout ;
wire \fin_ram|mem_rtl_0_bypass[76]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \fin_ram|mem~166_combout ;
wire \fin_ram|mem_rtl_0_bypass[64]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \fin_ram|mem~154_combout ;
wire \adder0|Add3~17 ;
wire \adder0|Add3~18_combout ;
wire \adder0|Add2~25 ;
wire \adder0|Add2~26_combout ;
wire \adder0|Add5~17 ;
wire \adder0|Add5~18_combout ;
wire \adder0|Add6~21 ;
wire \adder0|Add6~22_combout ;
wire \adder0|Add4~25 ;
wire \adder0|Add4~26_combout ;
wire \p_reg|d_out[12]~49 ;
wire \p_reg|d_out[13]~50_combout ;
wire \p_mem_mux|Dout[13]~13_combout ;
wire \fin_ram|mem_rtl_0_bypass[111]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \fin_ram|mem~201_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \fin_ram|mem_rtl_0_bypass[101]~feeder_combout ;
wire \fin_ram|mem~191_combout ;
wire \adder0|Add0~16_combout ;
wire \fin_ram|mem_rtl_0_bypass[89]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \fin_ram|mem~179_combout ;
wire \adder0|Add1~27 ;
wire \adder0|Add1~28_combout ;
wire \fin_ram|mem_rtl_0_bypass[65]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \fin_ram|mem~155_combout ;
wire \adder0|Add3~19 ;
wire \adder0|Add3~20_combout ;
wire \fin_ram|mem_rtl_0_bypass[77]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \fin_ram|mem~167_combout ;
wire \adder0|Add2~27 ;
wire \adder0|Add2~28_combout ;
wire \adder0|Add6~23 ;
wire \adder0|Add6~24_combout ;
wire \adder0|Add4~27 ;
wire \adder0|Add4~28_combout ;
wire \p_reg|d_out[13]~51 ;
wire \p_reg|d_out[14]~52_combout ;
wire \p_mem_mux|Dout[14]~14_combout ;
wire \fin_ram|mem_rtl_0_bypass[112]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \fin_ram|mem~202_combout ;
wire \adder0|Add0~17 ;
wire \adder0|Add0~18_combout ;
wire \adder0|Add1~29 ;
wire \adder0|Add1~30_combout ;
wire \adder0|Add3~21 ;
wire \adder0|Add3~22_combout ;
wire \adder0|Add2~29 ;
wire \adder0|Add2~30_combout ;
wire \adder0|Add4~29 ;
wire \adder0|Add4~30_combout ;
wire \p_reg|d_out[14]~53 ;
wire \p_reg|d_out[15]~54_combout ;
wire \p_mem_mux|Dout[15]~15_combout ;
wire \fin_ram|mem_rtl_0_bypass[44]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \fin_ram|mem~134_combout ;
wire \fin_ram|mem_rtl_0_bypass[34]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \fin_ram|mem~124_combout ;
wire \adder0|Add5~20_combout ;
wire \fin_ram|mem_rtl_0_bypass[24]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \fin_ram|mem~114_combout ;
wire \adder0|Add6~26_combout ;
wire \fin_ram|mem_rtl_0_bypass[54]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \fin_ram|mem~144_combout ;
wire \adder0|Add2~31 ;
wire \adder0|Add2~32_combout ;
wire \adder0|Add4~31 ;
wire \adder0|Add4~32_combout ;
wire \fin_ram|mem_rtl_0_bypass[113]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \fin_ram|mem~203_combout ;
wire \adder0|Add0~19 ;
wire \adder0|Add0~20_combout ;
wire \adder0|Add1~31 ;
wire \adder0|Add1~32_combout ;
wire \p_reg|d_out[15]~55 ;
wire \p_reg|d_out[16]~56_combout ;
wire \p_mem_mux|Dout[16]~16_combout ;
wire \adder0|Add0~21 ;
wire \adder0|Add0~22_combout ;
wire \adder0|Add1~33 ;
wire \adder0|Add1~34_combout ;
wire \fin_ram|mem_rtl_0_bypass[25]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \fin_ram|mem~115_combout ;
wire \fin_ram|mem_rtl_0_bypass[45]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \fin_ram|mem~135_combout ;
wire \fin_ram|mem_rtl_0_bypass[35]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \fin_ram|mem~125_combout ;
wire \adder0|Add5~21 ;
wire \adder0|Add5~22_combout ;
wire \adder0|Add6~27 ;
wire \adder0|Add6~28_combout ;
wire \fin_ram|mem_rtl_0_bypass[55]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \fin_ram|mem~145_combout ;
wire \adder0|Add2~33 ;
wire \adder0|Add2~34_combout ;
wire \adder0|Add4~33 ;
wire \adder0|Add4~34_combout ;
wire \p_reg|d_out[16]~57 ;
wire \p_reg|d_out[17]~58_combout ;
wire \p_mem_mux|Dout[17]~17_combout ;
wire \fin_ram|mem_rtl_0_bypass[90]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \fin_ram|mem~180_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \fin_ram|mem_rtl_0_bypass[102]~feeder_combout ;
wire \fin_ram|mem~192_combout ;
wire \adder0|Add1~35 ;
wire \adder0|Add1~36_combout ;
wire \fin_ram|mem_rtl_0_bypass[26]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \fin_ram|mem~116_combout ;
wire \fin_ram|mem_rtl_0_bypass[46]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \fin_ram|mem~136_combout ;
wire \fin_ram|mem_rtl_0_bypass[36]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \fin_ram|mem~126_combout ;
wire \adder0|Add5~23 ;
wire \adder0|Add5~24_combout ;
wire \adder0|Add6~29 ;
wire \adder0|Add6~30_combout ;
wire \fin_ram|mem_rtl_0_bypass[78]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \fin_ram|mem~168_combout ;
wire \fin_ram|mem_rtl_0_bypass[66]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \fin_ram|mem~156_combout ;
wire \fin_ram|mem_rtl_0_bypass[56]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \fin_ram|mem~146_combout ;
wire \adder0|Add3~24_combout ;
wire \adder0|Add2~35 ;
wire \adder0|Add2~36_combout ;
wire \adder0|Add4~35 ;
wire \adder0|Add4~36_combout ;
wire \p_reg|d_out[17]~59 ;
wire \p_reg|d_out[18]~60_combout ;
wire \p_mem_mux|Dout[18]~18_combout ;
wire \adder0|Add5~25 ;
wire \adder0|Add5~26_combout ;
wire \adder0|Add6~31 ;
wire \adder0|Add6~32_combout ;
wire \fin_ram|mem_rtl_0_bypass[79]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \fin_ram|mem~169_combout ;
wire \fin_ram|mem_rtl_0_bypass[67]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \fin_ram|mem~157_combout ;
wire \adder0|Add3~25 ;
wire \adder0|Add3~26_combout ;
wire \adder0|Add2~37 ;
wire \adder0|Add2~38_combout ;
wire \adder0|Add4~37 ;
wire \adder0|Add4~38_combout ;
wire \fin_ram|mem_rtl_0_bypass[91]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \fin_ram|mem~181_combout ;
wire \fin_ram|mem_rtl_0_bypass[103]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \fin_ram|mem~193_combout ;
wire \adder0|Add1~37 ;
wire \adder0|Add1~38_combout ;
wire \p_reg|d_out[18]~61 ;
wire \p_reg|d_out[19]~62_combout ;
wire \p_mem_mux|Dout[19]~19_combout ;
wire \adder0|Add6~33 ;
wire \adder0|Add6~34_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \fin_ram|mem_rtl_0_bypass[80]~feeder_combout ;
wire \fin_ram|mem~170_combout ;
wire \fin_ram|mem_rtl_0_bypass[68]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \fin_ram|mem~158_combout ;
wire \adder0|Add3~27 ;
wire \adder0|Add3~28_combout ;
wire \adder0|Add2~39 ;
wire \adder0|Add2~40_combout ;
wire \adder0|Add4~39 ;
wire \adder0|Add4~40_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \fin_ram|mem_rtl_0_bypass[114]~feeder_combout ;
wire \fin_ram|mem~204_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \fin_ram|mem_rtl_0_bypass[104]~feeder_combout ;
wire \fin_ram|mem~194_combout ;
wire \adder0|Add0~24_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \fin_ram|mem_rtl_0_bypass[92]~feeder_combout ;
wire \fin_ram|mem~182_combout ;
wire \adder0|Add1~39 ;
wire \adder0|Add1~40_combout ;
wire \p_reg|d_out[19]~63 ;
wire \p_reg|d_out[20]~64_combout ;
wire \p_mem_mux|Dout[20]~20_combout ;
wire \adder0|Add3~29 ;
wire \adder0|Add3~30_combout ;
wire \adder0|Add2~41 ;
wire \adder0|Add2~42_combout ;
wire \adder0|Add4~41 ;
wire \adder0|Add4~42_combout ;
wire \fin_ram|mem_rtl_0_bypass[115]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \fin_ram|mem~205_combout ;
wire \adder0|Add0~25 ;
wire \adder0|Add0~26_combout ;
wire \adder0|Add1~41 ;
wire \adder0|Add1~42_combout ;
wire \p_reg|d_out[20]~65 ;
wire \p_reg|d_out[21]~66_combout ;
wire \p_mem_mux|Dout[21]~21_combout ;
wire \fin_ram|mem_rtl_0_bypass[116]~feeder_combout ;
wire \fin_ram|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \fin_ram|mem~206_combout ;
wire \adder0|Add0~27 ;
wire \adder0|Add0~28_combout ;
wire \adder0|Add1~43 ;
wire \adder0|Add1~44_combout ;
wire \adder0|Add4~43 ;
wire \adder0|Add4~44_combout ;
wire \p_reg|d_out[21]~67 ;
wire \p_reg|d_out[22]~68_combout ;
wire \p_mem_mux|Dout[22]~22_combout ;
wire \adder0|Add0~29 ;
wire \adder0|Add0~30_combout ;
wire \adder0|Add1~45 ;
wire \adder0|Add1~46_combout ;
wire \p_reg|d_out[22]~69 ;
wire \p_reg|d_out[23]~70_combout ;
wire \p_mem_mux|Dout[23]~23_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \p_ram|mem~25_combout ;
wire \p_ram|mem~32_combout ;
wire \p_ram|mem~2_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \p_ram|mem~33_combout ;
wire \p_ram|mem~34_combout ;
wire \p_ram|mem~3_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \p_ram|mem~35_combout ;
wire \p_ram|mem~36_combout ;
wire \p_ram|mem~4_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \p_ram|mem~37_combout ;
wire \p_ram|mem~38_combout ;
wire \p_ram|mem~5_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \p_ram|mem~39_combout ;
wire \p_ram|mem~40_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \p_ram|mem~6_q ;
wire \p_ram|mem~41_combout ;
wire \p_ram|mem~42_combout ;
wire \p_ram|mem~7_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \p_ram|mem~43_combout ;
wire \p_ram|mem~44_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \p_ram|mem~8_q ;
wire \p_ram|mem~45_combout ;
wire \p_ram|mem~46_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \p_ram|mem~9_q ;
wire \p_ram|mem~47_combout ;
wire \p_ram|mem~48_combout ;
wire \p_ram|mem~10_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \p_ram|mem~49_combout ;
wire \p_ram|mem~50_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \p_ram|mem~11_q ;
wire \p_ram|mem~51_combout ;
wire \p_ram|mem~52_combout ;
wire \p_ram|mem~12_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \p_ram|mem~53_combout ;
wire \p_ram|mem~54_combout ;
wire \p_ram|mem~13_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \p_ram|mem~55_combout ;
wire \p_ram|mem~56_combout ;
wire \p_ram|mem~14_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \p_ram|mem~57_combout ;
wire \p_ram|mem~58_combout ;
wire \p_ram|mem~15_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \p_ram|mem~59_combout ;
wire \p_ram|mem~60_combout ;
wire \p_ram|mem~16_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \p_ram|mem~61_combout ;
wire \p_ram|mem~62_combout ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \p_ram|mem~17_q ;
wire \p_ram|mem~63_combout ;
wire \p_ram|mem~64_combout ;
wire \p_ram|mem~18_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \p_ram|mem~65_combout ;
wire \p_ram|mem~66_combout ;
wire \p_ram|mem~19_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \p_ram|mem~67_combout ;
wire \p_ram|mem~68_combout ;
wire \p_ram|mem~20_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \p_ram|mem~69_combout ;
wire \p_ram|mem~70_combout ;
wire \p_ram|mem~21_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \p_ram|mem~71_combout ;
wire \p_ram|mem~72_combout ;
wire \p_ram|mem~22_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \p_ram|mem~73_combout ;
wire \p_ram|mem~74_combout ;
wire \p_ram|mem~23_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \p_ram|mem~75_combout ;
wire \p_ram|mem~76_combout ;
wire \p_ram|mem~24_q ;
wire \p_ram|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \p_ram|mem~77_combout ;
wire \p_ram|mem~78_combout ;
wire \fsm|State.CALC_MOMENT_3~q ;
wire \div_ux|Equal0~5_combout ;
wire \div_ux|Equal0~6_combout ;
wire \div_ux|Equal0~3_combout ;
wire \div_ux|Equal0~1_combout ;
wire \div_ux|Equal0~2_combout ;
wire \div_ux|Equal0~0_combout ;
wire \div_ux|Equal0~4_combout ;
wire \div_ux|LessThan1~0_combout ;
wire \div_ux|i[0]~6_combout ;
wire \div_ux|i[3]~8_combout ;
wire \div_ux|i[0]~7 ;
wire \div_ux|i[1]~9_combout ;
wire \div_ux|i[1]~10 ;
wire \div_ux|i[2]~11_combout ;
wire \div_ux|i[2]~12 ;
wire \div_ux|i[3]~13_combout ;
wire \div_ux|i[3]~14 ;
wire \div_ux|i[4]~15_combout ;
wire \div_ux|i[4]~16 ;
wire \div_ux|i[5]~17_combout ;
wire \div_ux|Equal1~0_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult7~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult5~10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~0 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult3~15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~51 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~9 ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~dataout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~1_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~3_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~5_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~7_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~9_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~11_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~13_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~15_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~17_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~19_cout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~21 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~23 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~25 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~27 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~29 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~31 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~33 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~35 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~37 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~39 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~41 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~43 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~45 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~47 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~49 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~51 ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~52_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult7~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult5~10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~0 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult3~15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~51 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~9 ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~dataout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~1_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~3_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~5_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~7_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~9_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~11_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~13_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~15_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~17_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~19_cout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~21 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~23 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~25 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~27 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~29 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~31 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~33 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~35 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~37 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~39 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~41 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~43 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~45 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~47 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~49 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~51 ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~50_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~50_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~48_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~48_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~46_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~44_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~44_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~42_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~40_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~40_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~38_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~36_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~36_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~34_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~34_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~32_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~32_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~30_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~28_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~28_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~26_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~26_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~24_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~24_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~22_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ;
wire \prod_cx7fin7|Mult0|auto_generated|op_1~20_combout ;
wire \prod_cx6fin6|Mult0|auto_generated|op_1~20_combout ;
wire \adder1|Add5~1 ;
wire \adder1|Add5~3 ;
wire \adder1|Add5~5 ;
wire \adder1|Add5~7 ;
wire \adder1|Add5~9 ;
wire \adder1|Add5~11 ;
wire \adder1|Add5~13 ;
wire \adder1|Add5~15 ;
wire \adder1|Add5~17 ;
wire \adder1|Add5~19 ;
wire \adder1|Add5~21 ;
wire \adder1|Add5~23 ;
wire \adder1|Add5~25 ;
wire \adder1|Add5~27 ;
wire \adder1|Add5~29 ;
wire \adder1|Add5~31 ;
wire \adder1|Add5~33 ;
wire \adder1|Add5~35 ;
wire \adder1|Add5~37 ;
wire \adder1|Add5~39 ;
wire \adder1|Add5~41 ;
wire \adder1|Add5~42_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult7~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult5~10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~0 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult3~13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~55 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3 ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~5 ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~dataout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~1_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~3_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~5_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~7_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~9_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~11_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~13_cout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~15 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~17 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~19 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~21 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~23 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~25 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~27 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~29 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~31 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~33 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~35 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~37 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~39 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~41 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~43 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~45 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~47 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~49 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~51 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~53 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~55 ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~54_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~52_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~50_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~48_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~46_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~44_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~42_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~40_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~38_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~36_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~34_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~32_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~30_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~28_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~26_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~24_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~22_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~20_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~18_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~16_combout ;
wire \prod_cx3fin3|Mult0|auto_generated|op_1~14_combout ;
wire \adder1|Add2~1 ;
wire \adder1|Add2~3 ;
wire \adder1|Add2~5 ;
wire \adder1|Add2~7 ;
wire \adder1|Add2~9 ;
wire \adder1|Add2~11 ;
wire \adder1|Add2~13 ;
wire \adder1|Add2~15 ;
wire \adder1|Add2~17 ;
wire \adder1|Add2~19 ;
wire \adder1|Add2~21 ;
wire \adder1|Add2~23 ;
wire \adder1|Add2~25 ;
wire \adder1|Add2~27 ;
wire \adder1|Add2~29 ;
wire \adder1|Add2~31 ;
wire \adder1|Add2~33 ;
wire \adder1|Add2~35 ;
wire \adder1|Add2~37 ;
wire \adder1|Add2~39 ;
wire \adder1|Add2~41 ;
wire \adder1|Add2~43 ;
wire \adder1|Add2~45 ;
wire \adder1|Add2~47 ;
wire \adder1|Add2~48_combout ;
wire \adder1|Add2~46_combout ;
wire \adder1|Add2~44_combout ;
wire \adder1|Add2~42_combout ;
wire \adder1|Add2~40_combout ;
wire \adder1|Add2~38_combout ;
wire \adder1|Add2~36_combout ;
wire \adder1|Add2~34_combout ;
wire \adder1|Add2~32_combout ;
wire \adder1|Add2~30_combout ;
wire \adder1|Add2~28_combout ;
wire \adder1|Add2~26_combout ;
wire \adder1|Add2~24_combout ;
wire \adder1|Add2~22_combout ;
wire \adder1|Add2~20_combout ;
wire \adder1|Add2~18_combout ;
wire \adder1|Add2~16_combout ;
wire \adder1|Add2~14_combout ;
wire \adder1|Add2~12_combout ;
wire \adder1|Add2~10_combout ;
wire \adder1|Add2~8_combout ;
wire \adder1|Add2~6_combout ;
wire \adder1|Add2~4_combout ;
wire \adder1|Add2~2_combout ;
wire \adder1|Add2~0_combout ;
wire \adder1|Add4~1 ;
wire \adder1|Add4~3 ;
wire \adder1|Add4~5 ;
wire \adder1|Add4~7 ;
wire \adder1|Add4~9 ;
wire \adder1|Add4~11 ;
wire \adder1|Add4~13 ;
wire \adder1|Add4~15 ;
wire \adder1|Add4~17 ;
wire \adder1|Add4~19 ;
wire \adder1|Add4~21 ;
wire \adder1|Add4~23 ;
wire \adder1|Add4~25 ;
wire \adder1|Add4~27 ;
wire \adder1|Add4~29 ;
wire \adder1|Add4~31 ;
wire \adder1|Add4~33 ;
wire \adder1|Add4~35 ;
wire \adder1|Add4~37 ;
wire \adder1|Add4~39 ;
wire \adder1|Add4~41 ;
wire \adder1|Add4~43 ;
wire \adder1|Add4~45 ;
wire \adder1|Add4~47 ;
wire \adder1|Add4~48_combout ;
wire \adder1|Add4~46_combout ;
wire \adder1|Add4~44_combout ;
wire \adder1|Add4~42_combout ;
wire \adder1|Add4~40_combout ;
wire \adder1|Add5~40_combout ;
wire \adder1|Add4~38_combout ;
wire \adder1|Add5~38_combout ;
wire \adder1|Add4~36_combout ;
wire \adder1|Add5~36_combout ;
wire \adder1|Add4~34_combout ;
wire \adder1|Add5~34_combout ;
wire \adder1|Add4~32_combout ;
wire \adder1|Add5~32_combout ;
wire \adder1|Add5~30_combout ;
wire \adder1|Add4~30_combout ;
wire \adder1|Add5~28_combout ;
wire \adder1|Add4~28_combout ;
wire \adder1|Add4~26_combout ;
wire \adder1|Add5~26_combout ;
wire \adder1|Add5~24_combout ;
wire \adder1|Add4~24_combout ;
wire \adder1|Add5~22_combout ;
wire \adder1|Add4~22_combout ;
wire \adder1|Add5~20_combout ;
wire \adder1|Add4~20_combout ;
wire \adder1|Add4~18_combout ;
wire \adder1|Add5~18_combout ;
wire \adder1|Add5~16_combout ;
wire \adder1|Add4~16_combout ;
wire \adder1|Add5~14_combout ;
wire \adder1|Add4~14_combout ;
wire \adder1|Add4~12_combout ;
wire \adder1|Add5~12_combout ;
wire \adder1|Add4~10_combout ;
wire \adder1|Add5~10_combout ;
wire \adder1|Add4~8_combout ;
wire \adder1|Add5~8_combout ;
wire \adder1|Add4~6_combout ;
wire \adder1|Add5~6_combout ;
wire \adder1|Add4~4_combout ;
wire \adder1|Add5~4_combout ;
wire \adder1|Add4~2_combout ;
wire \adder1|Add5~2_combout ;
wire \adder1|Add4~0_combout ;
wire \adder1|Add5~0_combout ;
wire \adder1|Add6~1 ;
wire \adder1|Add6~3 ;
wire \adder1|Add6~5 ;
wire \adder1|Add6~7 ;
wire \adder1|Add6~9 ;
wire \adder1|Add6~11 ;
wire \adder1|Add6~13 ;
wire \adder1|Add6~15 ;
wire \adder1|Add6~17 ;
wire \adder1|Add6~19 ;
wire \adder1|Add6~21 ;
wire \adder1|Add6~23 ;
wire \adder1|Add6~25 ;
wire \adder1|Add6~27 ;
wire \adder1|Add6~29 ;
wire \adder1|Add6~31 ;
wire \adder1|Add6~33 ;
wire \adder1|Add6~35 ;
wire \adder1|Add6~37 ;
wire \adder1|Add6~39 ;
wire \adder1|Add6~41 ;
wire \adder1|Add6~43 ;
wire \adder1|Add6~45 ;
wire \adder1|Add6~47 ;
wire \adder1|Add6~49 ;
wire \adder1|Add6~50_combout ;
wire \adder1|Add6~48_combout ;
wire \adder1|Add6~46_combout ;
wire \adder1|Add6~44_combout ;
wire \adder1|Add6~42_combout ;
wire \adder1|Add6~40_combout ;
wire \adder1|Add6~38_combout ;
wire \adder1|Add6~36_combout ;
wire \adder1|Add6~34_combout ;
wire \adder1|Add6~32_combout ;
wire \adder1|Add6~30_combout ;
wire \adder1|Add6~28_combout ;
wire \adder1|Add6~26_combout ;
wire \adder1|Add6~24_combout ;
wire \adder1|Add6~22_combout ;
wire \adder1|Add6~20_combout ;
wire \adder1|Add6~18_combout ;
wire \adder1|Add6~16_combout ;
wire \adder1|Add6~14_combout ;
wire \adder1|Add6~12_combout ;
wire \adder1|Add6~10_combout ;
wire \adder1|Add6~8_combout ;
wire \adder1|Add6~6_combout ;
wire \adder1|Add6~4_combout ;
wire \adder1|Add6~2_combout ;
wire \adder1|Add6~0_combout ;
wire \pux_reg|d_out[0]~28 ;
wire \pux_reg|d_out[1]~30 ;
wire \pux_reg|d_out[2]~32 ;
wire \pux_reg|d_out[3]~34 ;
wire \pux_reg|d_out[4]~36 ;
wire \pux_reg|d_out[5]~38 ;
wire \pux_reg|d_out[6]~40 ;
wire \pux_reg|d_out[7]~42 ;
wire \pux_reg|d_out[8]~44 ;
wire \pux_reg|d_out[9]~46 ;
wire \pux_reg|d_out[10]~48 ;
wire \pux_reg|d_out[11]~50 ;
wire \pux_reg|d_out[12]~52 ;
wire \pux_reg|d_out[13]~54 ;
wire \pux_reg|d_out[14]~56 ;
wire \pux_reg|d_out[15]~58 ;
wire \pux_reg|d_out[16]~60 ;
wire \pux_reg|d_out[17]~62 ;
wire \pux_reg|d_out[18]~64 ;
wire \pux_reg|d_out[19]~66 ;
wire \pux_reg|d_out[20]~68 ;
wire \pux_reg|d_out[21]~70 ;
wire \pux_reg|d_out[22]~72 ;
wire \pux_reg|d_out[23]~74 ;
wire \pux_reg|d_out[24]~76 ;
wire \pux_reg|d_out[25]~77_combout ;
wire \pux_reg|d_out[24]~75_combout ;
wire \pux_reg|d_out[16]~59_combout ;
wire \pux_reg|d_out[19]~65_combout ;
wire \pux_reg|d_out[17]~61_combout ;
wire \pux_reg|d_out[18]~63_combout ;
wire \div_ux|LessThan0~5_combout ;
wire \pux_reg|d_out[21]~69_combout ;
wire \pux_reg|d_out[23]~73_combout ;
wire \pux_reg|d_out[20]~67_combout ;
wire \pux_reg|d_out[22]~71_combout ;
wire \div_ux|LessThan0~6_combout ;
wire \div_ux|LessThan0~7_combout ;
wire \adder1|Add6~51 ;
wire \adder1|Add6~52_combout ;
wire \pux_reg|d_out[25]~78 ;
wire \pux_reg|d_out[31]~79_combout ;
wire \pux_reg|d_out[7]~41_combout ;
wire \pux_reg|d_out[6]~39_combout ;
wire \pux_reg|d_out[4]~35_combout ;
wire \pux_reg|d_out[5]~37_combout ;
wire \div_ux|LessThan0~1_combout ;
wire \pux_reg|d_out[10]~47_combout ;
wire \pux_reg|d_out[11]~49_combout ;
wire \pux_reg|d_out[8]~43_combout ;
wire \pux_reg|d_out[9]~45_combout ;
wire \div_ux|LessThan0~2_combout ;
wire \pux_reg|d_out[12]~51_combout ;
wire \pux_reg|d_out[13]~53_combout ;
wire \pux_reg|d_out[15]~57_combout ;
wire \pux_reg|d_out[14]~55_combout ;
wire \div_ux|LessThan0~3_combout ;
wire \pux_reg|d_out[3]~33_combout ;
wire \pux_reg|d_out[2]~31_combout ;
wire \pux_reg|d_out[1]~29_combout ;
wire \pux_reg|d_out[0]~27_combout ;
wire \div_ux|LessThan0~0_combout ;
wire \div_ux|LessThan0~4_combout ;
wire \div_ux|LessThan0~8_combout ;
wire \div_ux|Add0~56_combout ;
wire \div_ux|Add0~58 ;
wire \div_ux|Add0~60 ;
wire \div_ux|Add0~62 ;
wire \div_ux|Add0~64 ;
wire \div_ux|Add0~66 ;
wire \div_ux|Add0~68 ;
wire \div_ux|Add0~70 ;
wire \div_ux|Add0~72 ;
wire \div_ux|Add0~74 ;
wire \div_ux|Add0~76 ;
wire \div_ux|Add0~78 ;
wire \div_ux|Add0~80 ;
wire \div_ux|Add0~82 ;
wire \div_ux|Add0~84 ;
wire \div_ux|Add0~86 ;
wire \div_ux|Add0~88 ;
wire \div_ux|Add0~90 ;
wire \div_ux|Add0~92 ;
wire \div_ux|Add0~94 ;
wire \div_ux|Add0~96 ;
wire \div_ux|Add0~98 ;
wire \div_ux|Add0~100 ;
wire \div_ux|Add0~102 ;
wire \div_ux|Add0~104 ;
wire \div_ux|Add0~106 ;
wire \div_ux|Add0~107_combout ;
wire \div_ux|Add0~105_combout ;
wire \div_ux|Add0~103_combout ;
wire \div_ux|Add0~101_combout ;
wire \div_ux|Add0~99_combout ;
wire \div_ux|Add0~97_combout ;
wire \div_ux|Add0~95_combout ;
wire \div_ux|Add0~93_combout ;
wire \div_ux|Add0~91_combout ;
wire \div_ux|Add0~89_combout ;
wire \div_ux|Add0~87_combout ;
wire \div_ux|Add0~85_combout ;
wire \div_ux|Add0~83_combout ;
wire \div_ux|Add0~81_combout ;
wire \div_ux|Add0~79_combout ;
wire \div_ux|Add0~77_combout ;
wire \div_ux|Add0~75_combout ;
wire \div_ux|Add0~73_combout ;
wire \div_ux|Add0~71_combout ;
wire \div_ux|Add0~69_combout ;
wire \div_ux|Add0~67_combout ;
wire \div_ux|Add0~65_combout ;
wire \div_ux|Add0~63_combout ;
wire \div_ux|Add0~61_combout ;
wire \div_ux|Add0~59_combout ;
wire \div_ux|Add0~57_combout ;
wire \div_ux|Add1~1_cout ;
wire \div_ux|Add1~3 ;
wire \div_ux|Add1~5 ;
wire \div_ux|Add1~7 ;
wire \div_ux|Add1~9 ;
wire \div_ux|Add1~11 ;
wire \div_ux|Add1~13 ;
wire \div_ux|Add1~15 ;
wire \div_ux|Add1~17 ;
wire \div_ux|Add1~19 ;
wire \div_ux|Add1~21 ;
wire \div_ux|Add1~23 ;
wire \div_ux|Add1~25 ;
wire \div_ux|Add1~27 ;
wire \div_ux|Add1~29 ;
wire \div_ux|Add1~31 ;
wire \div_ux|Add1~33 ;
wire \div_ux|Add1~35 ;
wire \div_ux|Add1~37 ;
wire \div_ux|Add1~39 ;
wire \div_ux|Add1~41 ;
wire \div_ux|Add1~42_combout ;
wire \div_ux|Equal0~7_combout ;
wire \div_ux|y1[21]~8_combout ;
wire \div_ux|Add1~38_combout ;
wire \div_ux|y1[19]~4_combout ;
wire \div_ux|Add1~36_combout ;
wire \div_ux|y1[18]~6_combout ;
wire \div_ux|Add1~34_combout ;
wire \div_ux|y1[17]~5_combout ;
wire \div_ux|Add1~32_combout ;
wire \div_ux|y1[16]~23_combout ;
wire \div_ux|Add1~30_combout ;
wire \div_ux|y1[15]~3_combout ;
wire \div_ux|Add1~26_combout ;
wire \div_ux|y1[13]~10_combout ;
wire \div_ux|Add1~22_combout ;
wire \div_ux|y1[11]~11_combout ;
wire \div_ux|Add1~20_combout ;
wire \div_ux|y1[10]~12_combout ;
wire \div_ux|Add1~18_combout ;
wire \div_ux|y1[9]~24_combout ;
wire \div_ux|Add1~16_combout ;
wire \div_ux|y1[8]~13_combout ;
wire \div_ux|Add1~12_combout ;
wire \div_ux|y1[6]~15_combout ;
wire \div_ux|Add1~10_combout ;
wire \div_ux|y1[5]~16_combout ;
wire \div_ux|Add1~6_combout ;
wire \div_ux|y1[3]~18_combout ;
wire \div_ux|Add1~4_combout ;
wire \div_ux|y1[2]~19_combout ;
wire \div_ux|Add1~2_combout ;
wire \div_ux|y1[1]~20_combout ;
wire \div_ux|Add0~3_cout ;
wire \div_ux|Add0~5_cout ;
wire \div_ux|Add0~7_cout ;
wire \div_ux|Add0~9_cout ;
wire \div_ux|Add0~11_cout ;
wire \div_ux|Add0~13_cout ;
wire \div_ux|Add0~15_cout ;
wire \div_ux|Add0~17_cout ;
wire \div_ux|Add0~19_cout ;
wire \div_ux|Add0~21_cout ;
wire \div_ux|Add0~23_cout ;
wire \div_ux|Add0~25_cout ;
wire \div_ux|Add0~27_cout ;
wire \div_ux|Add0~29_cout ;
wire \div_ux|Add0~31_cout ;
wire \div_ux|Add0~33_cout ;
wire \div_ux|Add0~35_cout ;
wire \div_ux|Add0~37_cout ;
wire \div_ux|Add0~39_cout ;
wire \div_ux|Add0~41_cout ;
wire \div_ux|Add0~43_cout ;
wire \div_ux|Add0~45_cout ;
wire \div_ux|Add0~47_cout ;
wire \div_ux|Add0~49_cout ;
wire \div_ux|Add0~51_cout ;
wire \div_ux|Add0~53_cout ;
wire \div_ux|Add0~54_combout ;
wire \div_ux|Add0~113_combout ;
wire \div_ux|ac[0]~feeder_combout ;
wire \div_ux|Add0~108 ;
wire \div_ux|Add0~110 ;
wire \div_ux|Add0~111_combout ;
wire \div_ux|q1[30]~feeder_combout ;
wire \div_ux|q1[29]~feeder_combout ;
wire \div_ux|q1[28]~feeder_combout ;
wire \div_ux|Add0~109_combout ;
wire \div_ux|q1[27]~4_combout ;
wire \div_ux|ac[1]~32_combout ;
wire \div_ux|ac[1]~33 ;
wire \div_ux|ac[2]~34_combout ;
wire \div_ux|ac[2]~35 ;
wire \div_ux|ac[3]~36_combout ;
wire \div_ux|ac[3]~37 ;
wire \div_ux|ac[4]~38_combout ;
wire \div_ux|Add1~8_combout ;
wire \div_ux|y1[4]~17_combout ;
wire \div_ux|ac[4]~39 ;
wire \div_ux|ac[5]~40_combout ;
wire \div_ux|ac[5]~41 ;
wire \div_ux|ac[6]~42_combout ;
wire \div_ux|ac[6]~43 ;
wire \div_ux|ac[7]~44_combout ;
wire \div_ux|Add1~14_combout ;
wire \div_ux|y1[7]~14_combout ;
wire \div_ux|ac[7]~45 ;
wire \div_ux|ac[8]~46_combout ;
wire \div_ux|ac[8]~47 ;
wire \div_ux|ac[9]~48_combout ;
wire \div_ux|ac[9]~49 ;
wire \div_ux|ac[10]~50_combout ;
wire \div_ux|ac[10]~51 ;
wire \div_ux|ac[11]~52_combout ;
wire \div_ux|ac[11]~53 ;
wire \div_ux|ac[12]~54_combout ;
wire \div_ux|Add1~24_combout ;
wire \div_ux|y1[12]~21_combout ;
wire \div_ux|ac[12]~55 ;
wire \div_ux|ac[13]~56_combout ;
wire \div_ux|ac[13]~57 ;
wire \div_ux|ac[14]~58_combout ;
wire \div_ux|Add1~28_combout ;
wire \div_ux|y1[14]~9_combout ;
wire \div_ux|ac[14]~59 ;
wire \div_ux|ac[15]~60_combout ;
wire \div_ux|ac[15]~61 ;
wire \div_ux|ac[16]~62_combout ;
wire \div_ux|ac[16]~63 ;
wire \div_ux|ac[17]~64_combout ;
wire \div_ux|ac[17]~65 ;
wire \div_ux|ac[18]~66_combout ;
wire \div_ux|ac[18]~67 ;
wire \div_ux|ac[19]~68_combout ;
wire \div_ux|ac[19]~69 ;
wire \div_ux|ac[20]~70_combout ;
wire \div_ux|Add1~40_combout ;
wire \div_ux|y1[20]~7_combout ;
wire \div_ux|ac[20]~71 ;
wire \div_ux|ac[21]~72_combout ;
wire \div_ux|ac[21]~73 ;
wire \div_ux|ac[22]~74_combout ;
wire \div_ux|Add1~43 ;
wire \div_ux|Add1~44_combout ;
wire \div_ux|y1[22]~22_combout ;
wire \div_ux|ac[22]~75 ;
wire \div_ux|ac[23]~76_combout ;
wire \div_ux|Add1~45 ;
wire \div_ux|Add1~46_combout ;
wire \div_ux|y1[23]~2_combout ;
wire \div_ux|ac[23]~77 ;
wire \div_ux|ac[24]~78_combout ;
wire \div_ux|Add1~47 ;
wire \div_ux|Add1~48_combout ;
wire \div_ux|LessThan2~11_combout ;
wire \div_ux|Add1~49 ;
wire \div_ux|Add1~50_combout ;
wire \div_ux|y1[25]~0_combout ;
wire \div_ux|y1[24]~1_combout ;
wire \div_ux|ac[24]~79 ;
wire \div_ux|ac[25]~80_combout ;
wire \div_ux|ac[25]~81 ;
wire \div_ux|ac[26]~82_combout ;
wire \div_ux|ac[26]~83 ;
wire \div_ux|ac[27]~84_combout ;
wire \div_ux|ac[27]~85 ;
wire \div_ux|ac[28]~86_combout ;
wire \div_ux|LessThan2~4_combout ;
wire \div_ux|LessThan2~9_combout ;
wire \div_ux|LessThan2~60_combout ;
wire \div_ux|LessThan2~61_combout ;
wire \div_ux|LessThan2~13_combout ;
wire \div_ux|LessThan2~14_combout ;
wire \div_ux|LessThan2~15_combout ;
wire \div_ux|LessThan2~64_combout ;
wire \div_ux|LessThan2~7_combout ;
wire \div_ux|LessThan2~8_combout ;
wire \div_ux|LessThan2~10_combout ;
wire \div_ux|LessThan2~12_combout ;
wire \div_ux|LessThan2~16_combout ;
wire \div_ux|LessThan2~5_combout ;
wire \div_ux|LessThan2~6_combout ;
wire \div_ux|LessThan2~17_combout ;
wire \div_ux|LessThan2~55_combout ;
wire \div_ux|LessThan2~36_combout ;
wire \div_ux|LessThan2~37_combout ;
wire \div_ux|LessThan2~54_combout ;
wire \div_ux|LessThan2~56_combout ;
wire \div_ux|LessThan2~57_combout ;
wire \div_ux|LessThan2~38_combout ;
wire \div_ux|LessThan2~52_combout ;
wire \div_ux|LessThan2~53_combout ;
wire \div_ux|LessThan2~58_combout ;
wire \div_ux|LessThan2~21_combout ;
wire \div_ux|LessThan2~22_combout ;
wire \div_ux|LessThan2~23_combout ;
wire \div_ux|LessThan2~19_combout ;
wire \div_ux|LessThan2~18_combout ;
wire \div_ux|LessThan2~20_combout ;
wire \div_ux|LessThan2~24_combout ;
wire \div_ux|LessThan2~35_combout ;
wire \div_ux|LessThan2~39_combout ;
wire \div_ux|LessThan2~40_combout ;
wire \div_ux|LessThan2~43_combout ;
wire \div_ux|LessThan2~44_combout ;
wire \div_ux|LessThan2~45_combout ;
wire \div_ux|LessThan2~46_combout ;
wire \div_ux|LessThan2~41_combout ;
wire \div_ux|LessThan2~42_combout ;
wire \div_ux|LessThan2~47_combout ;
wire \div_ux|LessThan2~48_combout ;
wire \div_ux|LessThan2~49_combout ;
wire \div_ux|LessThan2~50_combout ;
wire \div_ux|LessThan2~51_combout ;
wire \div_ux|LessThan2~25_combout ;
wire \div_ux|LessThan2~30_combout ;
wire \div_ux|LessThan2~31_combout ;
wire \div_ux|LessThan2~32_combout ;
wire \div_ux|LessThan2~33_combout ;
wire \div_ux|LessThan2~28_combout ;
wire \div_ux|LessThan2~26_combout ;
wire \div_ux|LessThan2~27_combout ;
wire \div_ux|LessThan2~29_combout ;
wire \div_ux|LessThan2~34_combout ;
wire \div_ux|LessThan2~59_combout ;
wire \div_ux|ac[28]~87 ;
wire \div_ux|ac[29]~88_combout ;
wire \div_ux|ac[29]~89 ;
wire \div_ux|ac[30]~90_combout ;
wire \div_ux|ac[30]~91 ;
wire \div_ux|ac[31]~92_combout ;
wire \div_ux|LessThan2~3_combout ;
wire \div_ux|LessThan2~62_combout ;
wire \div_ux|ac[31]~93 ;
wire \div_ux|ac[32]~94_combout ;
wire \div_ux|LessThan2~2_combout ;
wire \div_ux|LessThan2~63_combout ;
wire \div_ux|q1~3_combout ;
wire \div_ux|q1~2_combout ;
wire \div_ux|WideOr0~5_combout ;
wire \div_ux|WideOr0~3_combout ;
wire \div_ux|WideOr0~0_combout ;
wire \div_ux|WideOr0~1_combout ;
wire \div_ux|WideOr0~2_combout ;
wire \div_ux|WideOr0~4_combout ;
wire \div_ux|WideOr0~6_combout ;
wire \div_ux|WideOr0~combout ;
wire \div_ux|q[0]~34_combout ;
wire \div_ux|busy~0_combout ;
wire \div_ux|busy~q ;
wire \div_ux|Equal1~1_combout ;
wire \div_ux|valid~0_combout ;
wire \div_ux|valid~q ;
wire \div_uy|i[0]~6_combout ;
wire \div_uy|Equal1~0_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult7~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult5~10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~0 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult3~15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~51 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~9 ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~dataout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~1_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~3_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~5_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~7_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~9_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~11_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~13_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~15_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~17_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~19_cout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~21 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~23 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~25 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~27 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~29 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~31 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~33 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~35 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~37 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~39 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~41 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~43 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~45 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~47 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~49 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~51 ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult7~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult5~10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~0 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult3~13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~55 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3 ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~5 ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~dataout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~1_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~3_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~5_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~7_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~9_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~11_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~13_cout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~15 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~17 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~19 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~21 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~23 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~25 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~27 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~29 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~31 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~33 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~35 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~37 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~39 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~41 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~43 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~45 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~47 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~49 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~51 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~53 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~55 ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~54_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~52_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~50_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~48_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~46_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~44_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~42_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~40_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~38_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~36_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~34_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~32_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~30_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~28_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~26_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~24_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~22_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~20_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~18_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~16_combout ;
wire \prod_cy4fin4|Mult0|auto_generated|op_1~14_combout ;
wire \adder2|Add3~1 ;
wire \adder2|Add3~3 ;
wire \adder2|Add3~5 ;
wire \adder2|Add3~7 ;
wire \adder2|Add3~9 ;
wire \adder2|Add3~11 ;
wire \adder2|Add3~13 ;
wire \adder2|Add3~15 ;
wire \adder2|Add3~17 ;
wire \adder2|Add3~19 ;
wire \adder2|Add3~21 ;
wire \adder2|Add3~23 ;
wire \adder2|Add3~25 ;
wire \adder2|Add3~27 ;
wire \adder2|Add3~29 ;
wire \adder2|Add3~31 ;
wire \adder2|Add3~33 ;
wire \adder2|Add3~35 ;
wire \adder2|Add3~37 ;
wire \adder2|Add3~39 ;
wire \adder2|Add3~41 ;
wire \adder2|Add3~43 ;
wire \adder2|Add3~45 ;
wire \adder2|Add3~47 ;
wire \adder2|Add3~48_combout ;
wire \adder2|Add3~46_combout ;
wire \adder2|Add3~44_combout ;
wire \adder2|Add3~42_combout ;
wire \adder2|Add3~40_combout ;
wire \adder2|Add3~38_combout ;
wire \adder2|Add3~36_combout ;
wire \adder2|Add3~34_combout ;
wire \adder2|Add3~32_combout ;
wire \adder2|Add3~30_combout ;
wire \adder2|Add3~28_combout ;
wire \adder2|Add3~26_combout ;
wire \adder2|Add3~24_combout ;
wire \adder2|Add3~22_combout ;
wire \adder2|Add3~20_combout ;
wire \adder2|Add3~18_combout ;
wire \adder2|Add3~16_combout ;
wire \adder2|Add3~14_combout ;
wire \adder2|Add3~12_combout ;
wire \adder2|Add3~10_combout ;
wire \adder2|Add3~8_combout ;
wire \adder2|Add3~6_combout ;
wire \adder2|Add3~4_combout ;
wire \adder2|Add3~2_combout ;
wire \adder2|Add3~0_combout ;
wire \adder2|Add4~1 ;
wire \adder2|Add4~3 ;
wire \adder2|Add4~5 ;
wire \adder2|Add4~7 ;
wire \adder2|Add4~9 ;
wire \adder2|Add4~11 ;
wire \adder2|Add4~13 ;
wire \adder2|Add4~15 ;
wire \adder2|Add4~17 ;
wire \adder2|Add4~19 ;
wire \adder2|Add4~21 ;
wire \adder2|Add4~23 ;
wire \adder2|Add4~25 ;
wire \adder2|Add4~27 ;
wire \adder2|Add4~29 ;
wire \adder2|Add4~31 ;
wire \adder2|Add4~33 ;
wire \adder2|Add4~35 ;
wire \adder2|Add4~37 ;
wire \adder2|Add4~39 ;
wire \adder2|Add4~41 ;
wire \adder2|Add4~43 ;
wire \adder2|Add4~45 ;
wire \adder2|Add4~47 ;
wire \adder2|Add4~48_combout ;
wire \adder2|Add5~1 ;
wire \adder2|Add5~3 ;
wire \adder2|Add5~5 ;
wire \adder2|Add5~7 ;
wire \adder2|Add5~9 ;
wire \adder2|Add5~11 ;
wire \adder2|Add5~13 ;
wire \adder2|Add5~15 ;
wire \adder2|Add5~17 ;
wire \adder2|Add5~19 ;
wire \adder2|Add5~21 ;
wire \adder2|Add5~23 ;
wire \adder2|Add5~25 ;
wire \adder2|Add5~27 ;
wire \adder2|Add5~29 ;
wire \adder2|Add5~31 ;
wire \adder2|Add5~33 ;
wire \adder2|Add5~35 ;
wire \adder2|Add5~37 ;
wire \adder2|Add5~39 ;
wire \adder2|Add5~41 ;
wire \adder2|Add5~42_combout ;
wire \adder2|Add4~46_combout ;
wire \adder2|Add4~44_combout ;
wire \adder2|Add4~42_combout ;
wire \adder2|Add5~40_combout ;
wire \adder2|Add4~40_combout ;
wire \adder2|Add4~38_combout ;
wire \adder2|Add5~38_combout ;
wire \adder2|Add4~36_combout ;
wire \adder2|Add5~36_combout ;
wire \adder2|Add4~34_combout ;
wire \adder2|Add5~34_combout ;
wire \adder2|Add4~32_combout ;
wire \adder2|Add5~32_combout ;
wire \adder2|Add5~30_combout ;
wire \adder2|Add4~30_combout ;
wire \adder2|Add5~28_combout ;
wire \adder2|Add4~28_combout ;
wire \adder2|Add4~26_combout ;
wire \adder2|Add5~26_combout ;
wire \adder2|Add4~24_combout ;
wire \adder2|Add5~24_combout ;
wire \adder2|Add5~22_combout ;
wire \adder2|Add4~22_combout ;
wire \adder2|Add5~20_combout ;
wire \adder2|Add4~20_combout ;
wire \adder2|Add4~18_combout ;
wire \adder2|Add5~18_combout ;
wire \adder2|Add5~16_combout ;
wire \adder2|Add4~16_combout ;
wire \adder2|Add5~14_combout ;
wire \adder2|Add4~14_combout ;
wire \adder2|Add5~12_combout ;
wire \adder2|Add4~12_combout ;
wire \adder2|Add5~10_combout ;
wire \adder2|Add4~10_combout ;
wire \adder2|Add4~8_combout ;
wire \adder2|Add5~8_combout ;
wire \adder2|Add5~6_combout ;
wire \adder2|Add4~6_combout ;
wire \adder2|Add4~4_combout ;
wire \adder2|Add5~4_combout ;
wire \adder2|Add4~2_combout ;
wire \adder2|Add5~2_combout ;
wire \adder2|Add5~0_combout ;
wire \adder2|Add4~0_combout ;
wire \adder2|Add6~1 ;
wire \adder2|Add6~3 ;
wire \adder2|Add6~5 ;
wire \adder2|Add6~7 ;
wire \adder2|Add6~9 ;
wire \adder2|Add6~11 ;
wire \adder2|Add6~13 ;
wire \adder2|Add6~15 ;
wire \adder2|Add6~17 ;
wire \adder2|Add6~19 ;
wire \adder2|Add6~21 ;
wire \adder2|Add6~23 ;
wire \adder2|Add6~25 ;
wire \adder2|Add6~27 ;
wire \adder2|Add6~29 ;
wire \adder2|Add6~31 ;
wire \adder2|Add6~33 ;
wire \adder2|Add6~35 ;
wire \adder2|Add6~37 ;
wire \adder2|Add6~39 ;
wire \adder2|Add6~41 ;
wire \adder2|Add6~43 ;
wire \adder2|Add6~45 ;
wire \adder2|Add6~47 ;
wire \adder2|Add6~48_combout ;
wire \adder2|Add6~46_combout ;
wire \adder2|Add6~44_combout ;
wire \adder2|Add6~42_combout ;
wire \adder2|Add6~40_combout ;
wire \adder2|Add6~38_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~50_combout ;
wire \adder2|Add6~36_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~48_combout ;
wire \adder2|Add6~34_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~46_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~44_combout ;
wire \adder2|Add6~32_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~42_combout ;
wire \adder2|Add6~30_combout ;
wire \adder2|Add6~28_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~40_combout ;
wire \adder2|Add6~26_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~38_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~36_combout ;
wire \adder2|Add6~24_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~34_combout ;
wire \adder2|Add6~22_combout ;
wire \adder2|Add6~20_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~32_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~30_combout ;
wire \adder2|Add6~18_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~28_combout ;
wire \adder2|Add6~16_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~26_combout ;
wire \adder2|Add6~14_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~24_combout ;
wire \adder2|Add6~12_combout ;
wire \adder2|Add6~10_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~22_combout ;
wire \adder2|Add6~8_combout ;
wire \prod_cy8fin8|Mult0|auto_generated|op_1~20_combout ;
wire \adder2|Add6~6_combout ;
wire \adder2|Add6~4_combout ;
wire \adder2|Add6~2_combout ;
wire \adder2|Add6~0_combout ;
wire \puy_reg|d_out[0]~28 ;
wire \puy_reg|d_out[1]~30 ;
wire \puy_reg|d_out[2]~32 ;
wire \puy_reg|d_out[3]~34 ;
wire \puy_reg|d_out[4]~36 ;
wire \puy_reg|d_out[5]~38 ;
wire \puy_reg|d_out[6]~40 ;
wire \puy_reg|d_out[7]~42 ;
wire \puy_reg|d_out[8]~44 ;
wire \puy_reg|d_out[9]~46 ;
wire \puy_reg|d_out[10]~48 ;
wire \puy_reg|d_out[11]~50 ;
wire \puy_reg|d_out[12]~52 ;
wire \puy_reg|d_out[13]~54 ;
wire \puy_reg|d_out[14]~56 ;
wire \puy_reg|d_out[15]~58 ;
wire \puy_reg|d_out[16]~60 ;
wire \puy_reg|d_out[17]~62 ;
wire \puy_reg|d_out[18]~64 ;
wire \puy_reg|d_out[19]~66 ;
wire \puy_reg|d_out[20]~68 ;
wire \puy_reg|d_out[21]~70 ;
wire \puy_reg|d_out[22]~72 ;
wire \puy_reg|d_out[23]~74 ;
wire \puy_reg|d_out[24]~75_combout ;
wire \adder2|Add6~49 ;
wire \adder2|Add6~50_combout ;
wire \puy_reg|d_out[24]~76 ;
wire \puy_reg|d_out[25]~77_combout ;
wire \puy_reg|d_out[16]~59_combout ;
wire \puy_reg|d_out[19]~65_combout ;
wire \puy_reg|d_out[17]~61_combout ;
wire \puy_reg|d_out[18]~63_combout ;
wire \div_uy|LessThan0~5_combout ;
wire \puy_reg|d_out[22]~71_combout ;
wire \puy_reg|d_out[21]~69_combout ;
wire \puy_reg|d_out[23]~73_combout ;
wire \puy_reg|d_out[20]~67_combout ;
wire \div_uy|LessThan0~6_combout ;
wire \div_uy|LessThan0~7_combout ;
wire \adder2|Add6~51 ;
wire \adder2|Add6~52_combout ;
wire \puy_reg|d_out[25]~78 ;
wire \puy_reg|d_out[31]~79_combout ;
wire \puy_reg|d_out[5]~37_combout ;
wire \puy_reg|d_out[6]~39_combout ;
wire \puy_reg|d_out[7]~41_combout ;
wire \puy_reg|d_out[4]~35_combout ;
wire \div_uy|LessThan0~1_combout ;
wire \puy_reg|d_out[12]~51_combout ;
wire \puy_reg|d_out[13]~53_combout ;
wire \puy_reg|d_out[15]~57_combout ;
wire \puy_reg|d_out[14]~55_combout ;
wire \div_uy|LessThan0~3_combout ;
wire \puy_reg|d_out[2]~31_combout ;
wire \puy_reg|d_out[0]~27_combout ;
wire \puy_reg|d_out[1]~29_combout ;
wire \puy_reg|d_out[3]~33_combout ;
wire \div_uy|LessThan0~0_combout ;
wire \puy_reg|d_out[10]~47_combout ;
wire \puy_reg|d_out[11]~49_combout ;
wire \puy_reg|d_out[8]~43_combout ;
wire \puy_reg|d_out[9]~45_combout ;
wire \div_uy|LessThan0~2_combout ;
wire \div_uy|LessThan0~4_combout ;
wire \div_uy|LessThan0~8_combout ;
wire \div_uy|Add0~56_combout ;
wire \div_uy|Add0~58 ;
wire \div_uy|Add0~60 ;
wire \div_uy|Add0~62 ;
wire \div_uy|Add0~64 ;
wire \div_uy|Add0~66 ;
wire \div_uy|Add0~68 ;
wire \div_uy|Add0~70 ;
wire \div_uy|Add0~72 ;
wire \div_uy|Add0~74 ;
wire \div_uy|Add0~76 ;
wire \div_uy|Add0~78 ;
wire \div_uy|Add0~80 ;
wire \div_uy|Add0~82 ;
wire \div_uy|Add0~84 ;
wire \div_uy|Add0~86 ;
wire \div_uy|Add0~88 ;
wire \div_uy|Add0~90 ;
wire \div_uy|Add0~92 ;
wire \div_uy|Add0~94 ;
wire \div_uy|Add0~96 ;
wire \div_uy|Add0~98 ;
wire \div_uy|Add0~100 ;
wire \div_uy|Add0~102 ;
wire \div_uy|Add0~104 ;
wire \div_uy|Add0~105_combout ;
wire \div_uy|Add0~103_combout ;
wire \div_uy|Add0~101_combout ;
wire \div_uy|Add0~99_combout ;
wire \div_uy|Add0~97_combout ;
wire \div_uy|Add0~95_combout ;
wire \div_uy|Add0~93_combout ;
wire \div_uy|Add0~91_combout ;
wire \div_uy|Add0~89_combout ;
wire \div_uy|Add0~87_combout ;
wire \div_uy|Add0~85_combout ;
wire \div_uy|Add0~83_combout ;
wire \div_uy|Add0~81_combout ;
wire \div_uy|Add0~79_combout ;
wire \div_uy|Add0~77_combout ;
wire \div_uy|Add0~75_combout ;
wire \div_uy|Add0~73_combout ;
wire \div_uy|Add0~71_combout ;
wire \div_uy|Add0~69_combout ;
wire \div_uy|Add0~67_combout ;
wire \div_uy|Add0~65_combout ;
wire \div_uy|Add0~63_combout ;
wire \div_uy|Add0~61_combout ;
wire \div_uy|Add0~59_combout ;
wire \div_uy|Add0~57_combout ;
wire \div_uy|Add0~3_cout ;
wire \div_uy|Add0~5_cout ;
wire \div_uy|Add0~7_cout ;
wire \div_uy|Add0~9_cout ;
wire \div_uy|Add0~11_cout ;
wire \div_uy|Add0~13_cout ;
wire \div_uy|Add0~15_cout ;
wire \div_uy|Add0~17_cout ;
wire \div_uy|Add0~19_cout ;
wire \div_uy|Add0~21_cout ;
wire \div_uy|Add0~23_cout ;
wire \div_uy|Add0~25_cout ;
wire \div_uy|Add0~27_cout ;
wire \div_uy|Add0~29_cout ;
wire \div_uy|Add0~31_cout ;
wire \div_uy|Add0~33_cout ;
wire \div_uy|Add0~35_cout ;
wire \div_uy|Add0~37_cout ;
wire \div_uy|Add0~39_cout ;
wire \div_uy|Add0~41_cout ;
wire \div_uy|Add0~43_cout ;
wire \div_uy|Add0~45_cout ;
wire \div_uy|Add0~47_cout ;
wire \div_uy|Add0~49_cout ;
wire \div_uy|Add0~51_cout ;
wire \div_uy|Add0~53_cout ;
wire \div_uy|Add0~54_combout ;
wire \div_uy|Add0~113_combout ;
wire \div_uy|ac[0]~feeder_combout ;
wire \div_uy|Add0~106 ;
wire \div_uy|Add0~108 ;
wire \div_uy|Add0~110 ;
wire \div_uy|Add0~111_combout ;
wire \div_uy|q1[30]~feeder_combout ;
wire \div_uy|q1[29]~feeder_combout ;
wire \div_uy|q1[28]~feeder_combout ;
wire \div_uy|Add0~109_combout ;
wire \div_uy|Add0~107_combout ;
wire \div_uy|q1[25]~3_combout ;
wire \div_uy|ac[1]~32_combout ;
wire \div_uy|ac[1]~33 ;
wire \div_uy|ac[2]~34_combout ;
wire \div_uy|ac[2]~35 ;
wire \div_uy|ac[3]~36_combout ;
wire \div_uy|ac[3]~37 ;
wire \div_uy|ac[4]~38_combout ;
wire \div_uy|ac[4]~39 ;
wire \div_uy|ac[5]~40_combout ;
wire \div_uy|ac[5]~41 ;
wire \div_uy|ac[6]~42_combout ;
wire \div_uy|ac[6]~43 ;
wire \div_uy|ac[7]~44_combout ;
wire \div_uy|ac[7]~45 ;
wire \div_uy|ac[8]~46_combout ;
wire \div_uy|ac[8]~47 ;
wire \div_uy|ac[9]~48_combout ;
wire \div_uy|ac[9]~49 ;
wire \div_uy|ac[10]~50_combout ;
wire \div_uy|ac[10]~51 ;
wire \div_uy|ac[11]~52_combout ;
wire \div_uy|ac[11]~53 ;
wire \div_uy|ac[12]~54_combout ;
wire \div_uy|ac[12]~55 ;
wire \div_uy|ac[13]~56_combout ;
wire \div_uy|ac[13]~57 ;
wire \div_uy|ac[14]~58_combout ;
wire \div_uy|ac[14]~59 ;
wire \div_uy|ac[15]~60_combout ;
wire \div_uy|ac[15]~61 ;
wire \div_uy|ac[16]~62_combout ;
wire \div_uy|ac[16]~63 ;
wire \div_uy|ac[17]~64_combout ;
wire \div_uy|ac[17]~65 ;
wire \div_uy|ac[18]~66_combout ;
wire \div_uy|ac[18]~67 ;
wire \div_uy|ac[19]~68_combout ;
wire \div_uy|ac[19]~69 ;
wire \div_uy|ac[20]~70_combout ;
wire \div_uy|ac[20]~71 ;
wire \div_uy|ac[21]~72_combout ;
wire \div_uy|ac[21]~73 ;
wire \div_uy|ac[22]~74_combout ;
wire \div_uy|ac[22]~75 ;
wire \div_uy|ac[23]~76_combout ;
wire \div_uy|ac[23]~77 ;
wire \div_uy|ac[24]~78_combout ;
wire \div_uy|ac[24]~79 ;
wire \div_uy|ac[25]~80_combout ;
wire \div_uy|ac[25]~81 ;
wire \div_uy|ac[26]~82_combout ;
wire \div_uy|ac[26]~83 ;
wire \div_uy|ac[27]~84_combout ;
wire \div_uy|ac[27]~85 ;
wire \div_uy|ac[28]~86_combout ;
wire \div_uy|ac[28]~87 ;
wire \div_uy|ac[29]~88_combout ;
wire \div_uy|ac[29]~89 ;
wire \div_uy|ac[30]~90_combout ;
wire \div_uy|ac[30]~91 ;
wire \div_uy|ac[31]~92_combout ;
wire \div_uy|ac[31]~93 ;
wire \div_uy|ac[32]~94_combout ;
wire \div_uy|LessThan2~4_combout ;
wire \div_uy|LessThan2~6_combout ;
wire \div_uy|LessThan2~7_combout ;
wire \div_uy|LessThan2~8_combout ;
wire \div_uy|LessThan2~9_combout ;
wire \div_uy|LessThan2~5_combout ;
wire \div_uy|LessThan2~58_combout ;
wire \div_uy|LessThan2~13_combout ;
wire \div_uy|LessThan2~11_combout ;
wire \div_uy|LessThan2~10_combout ;
wire \div_uy|LessThan2~12_combout ;
wire \div_uy|LessThan2~14_combout ;
wire \div_uy|LessThan2~42_combout ;
wire \div_uy|LessThan2~25_combout ;
wire \div_uy|LessThan2~45_combout ;
wire \div_uy|LessThan2~46_combout ;
wire \div_uy|LessThan2~47_combout ;
wire \div_uy|LessThan2~43_combout ;
wire \div_uy|LessThan2~44_combout ;
wire \div_uy|LessThan2~48_combout ;
wire \div_uy|LessThan2~29_combout ;
wire \div_uy|LessThan2~30_combout ;
wire \div_uy|LessThan2~28_combout ;
wire \div_uy|LessThan2~31_combout ;
wire \div_uy|LessThan2~26_combout ;
wire \div_uy|LessThan2~27_combout ;
wire \div_uy|LessThan2~38_combout ;
wire \div_uy|LessThan2~39_combout ;
wire \div_uy|LessThan2~32_combout ;
wire \div_uy|LessThan2~33_combout ;
wire \div_uy|LessThan2~34_combout ;
wire \div_uy|LessThan2~35_combout ;
wire \div_uy|LessThan2~36_combout ;
wire \div_uy|LessThan2~37_combout ;
wire \div_uy|LessThan2~40_combout ;
wire \div_uy|LessThan2~41_combout ;
wire \div_uy|LessThan2~49_combout ;
wire \div_uy|LessThan2~16_combout ;
wire \div_uy|LessThan2~15_combout ;
wire \div_uy|LessThan2~17_combout ;
wire \div_uy|LessThan2~21_combout ;
wire \div_uy|LessThan2~22_combout ;
wire \div_uy|LessThan2~23_combout ;
wire \div_uy|LessThan2~24_combout ;
wire \div_uy|LessThan2~18_combout ;
wire \div_uy|LessThan2~19_combout ;
wire \div_uy|LessThan2~20_combout ;
wire \div_uy|LessThan2~50_combout ;
wire \div_uy|LessThan2~59_combout ;
wire \div_uy|LessThan2~51_combout ;
wire \div_uy|LessThan2~52_combout ;
wire \div_uy|LessThan2~53_combout ;
wire \div_uy|LessThan2~54_combout ;
wire \div_uy|LessThan2~55_combout ;
wire \div_uy|LessThan2~56_combout ;
wire \div_uy|LessThan2~57_combout ;
wire \div_uy|q1~2_combout ;
wire \div_uy|WideOr0~5_combout ;
wire \div_uy|WideOr0~6_combout ;
wire \div_uy|WideOr0~2_combout ;
wire \div_uy|WideOr0~3_combout ;
wire \div_uy|WideOr0~0_combout ;
wire \div_uy|WideOr0~1_combout ;
wire \div_uy|WideOr0~4_combout ;
wire \div_uy|WideOr0~combout ;
wire \div_uy|q[0]~34_combout ;
wire \div_uy|busy~0_combout ;
wire \div_uy|busy~q ;
wire \div_uy|i[3]~8_combout ;
wire \div_uy|i[0]~7 ;
wire \div_uy|i[1]~9_combout ;
wire \div_uy|i[1]~10 ;
wire \div_uy|i[2]~11_combout ;
wire \div_uy|i[2]~12 ;
wire \div_uy|i[3]~13_combout ;
wire \div_uy|i[3]~14 ;
wire \div_uy|i[4]~15_combout ;
wire \div_uy|i[4]~16 ;
wire \div_uy|i[5]~17_combout ;
wire \div_uy|Equal1~1_combout ;
wire \div_uy|valid~0_combout ;
wire \div_uy|valid~q ;
wire \fsm|Selector4~0_combout ;
wire \fsm|State.CALC_MOMENT_4~q ;
wire \fsm|Selector5~0_combout ;
wire \fsm|State.CALC_MOMENT_5~q ;
wire \fsm|State.CALC_MOMENT_6~q ;
wire \fsm|WE_ux_mem~combout ;
wire \div_ux|Add3~0_combout ;
wire \div_ux|q[0]~32_combout ;
wire \div_ux|q[0]~35_combout ;
wire \ux_reg|d_out[0]~feeder_combout ;
wire \ux_mem_mux|Dout[0]~0_combout ;
wire \div_ux|q[0]~33 ;
wire \div_ux|q[1]~36_combout ;
wire \ux_mem_mux|Dout[1]~1_combout ;
wire \div_ux|q[1]~37 ;
wire \div_ux|q[2]~38_combout ;
wire \ux_mem_mux|Dout[2]~2_combout ;
wire \div_ux|q[2]~39 ;
wire \div_ux|q[3]~40_combout ;
wire \ux_mem_mux|Dout[3]~3_combout ;
wire \div_ux|q[3]~41 ;
wire \div_ux|q[4]~42_combout ;
wire \ux_mem_mux|Dout[4]~4_combout ;
wire \div_ux|q[4]~43 ;
wire \div_ux|q[5]~44_combout ;
wire \ux_mem_mux|Dout[5]~5_combout ;
wire \div_ux|q[5]~45 ;
wire \div_ux|q[6]~46_combout ;
wire \ux_mem_mux|Dout[6]~6_combout ;
wire \div_ux|q[6]~47 ;
wire \div_ux|q[7]~48_combout ;
wire \ux_mem_mux|Dout[7]~7_combout ;
wire \div_ux|q[7]~49 ;
wire \div_ux|q[8]~50_combout ;
wire \ux_mem_mux|Dout[8]~8_combout ;
wire \div_ux|q[8]~51 ;
wire \div_ux|q[9]~52_combout ;
wire \ux_mem_mux|Dout[9]~9_combout ;
wire \div_ux|q[9]~53 ;
wire \div_ux|q[10]~54_combout ;
wire \ux_reg|d_out[10]~feeder_combout ;
wire \ux_mem_mux|Dout[10]~10_combout ;
wire \div_ux|q[10]~55 ;
wire \div_ux|q[11]~56_combout ;
wire \ux_reg|d_out[11]~feeder_combout ;
wire \ux_mem_mux|Dout[11]~11_combout ;
wire \div_ux|q[11]~57 ;
wire \div_ux|q[12]~58_combout ;
wire \ux_mem_mux|Dout[12]~12_combout ;
wire \div_ux|q[12]~59 ;
wire \div_ux|q[13]~60_combout ;
wire \ux_mem_mux|Dout[13]~13_combout ;
wire \div_ux|q[13]~61 ;
wire \div_ux|q[14]~62_combout ;
wire \ux_mem_mux|Dout[14]~14_combout ;
wire \div_ux|q[14]~63 ;
wire \div_ux|q[15]~64_combout ;
wire \ux_mem_mux|Dout[15]~15_combout ;
wire \div_ux|q[15]~65 ;
wire \div_ux|q[16]~66_combout ;
wire \ux_reg|d_out[16]~feeder_combout ;
wire \ux_mem_mux|Dout[16]~16_combout ;
wire \div_ux|q[16]~67 ;
wire \div_ux|q[17]~68_combout ;
wire \ux_mem_mux|Dout[17]~17_combout ;
wire \div_ux|q[17]~69 ;
wire \div_ux|q[18]~70_combout ;
wire \ux_mem_mux|Dout[18]~18_combout ;
wire \div_ux|q[18]~71 ;
wire \div_ux|q[19]~72_combout ;
wire \ux_mem_mux|Dout[19]~19_combout ;
wire \div_ux|q[19]~73 ;
wire \div_ux|q[20]~74_combout ;
wire \ux_mem_mux|Dout[20]~20_combout ;
wire \div_ux|q[20]~75 ;
wire \div_ux|q[21]~76_combout ;
wire \ux_mem_mux|Dout[21]~21_combout ;
wire \div_ux|q[21]~77 ;
wire \div_ux|q[22]~78_combout ;
wire \ux_mem_mux|Dout[22]~22_combout ;
wire \div_ux|q[22]~79 ;
wire \div_ux|q[23]~80_combout ;
wire \ux_mem_mux|Dout[23]~23_combout ;
wire \div_ux|q[23]~81 ;
wire \div_ux|q[24]~82_combout ;
wire \ux_mem_mux|Dout[24]~24_combout ;
wire \div_ux|q[24]~83 ;
wire \div_ux|q[25]~84_combout ;
wire \ux_mem_mux|Dout[25]~25_combout ;
wire \div_ux|q[25]~85 ;
wire \div_ux|q[26]~86_combout ;
wire \ux_reg|d_out[26]~feeder_combout ;
wire \ux_mem_mux|Dout[26]~26_combout ;
wire \div_ux|q[26]~87 ;
wire \div_ux|q[27]~88_combout ;
wire \ux_mem_mux|Dout[27]~27_combout ;
wire \div_ux|q[27]~89 ;
wire \div_ux|q[28]~90_combout ;
wire \ux_mem_mux|Dout[28]~28_combout ;
wire \div_ux|q[28]~91 ;
wire \div_ux|q[29]~92_combout ;
wire \ux_mem_mux|Dout[29]~29_combout ;
wire \div_ux|q[29]~93 ;
wire \div_ux|q[30]~94_combout ;
wire \ux_mem_mux|Dout[30]~30_combout ;
wire \div_ux|q[30]~95 ;
wire \div_ux|q[31]~96_combout ;
wire \ux_mem_mux|Dout[31]~31_combout ;
wire \div_uy|Add3~0_combout ;
wire \div_uy|q[0]~32_combout ;
wire \div_uy|q[0]~35_combout ;
wire \uy_reg|d_out[0]~feeder_combout ;
wire \uy_mem_mux|Dout[0]~0_combout ;
wire \div_uy|q[0]~33 ;
wire \div_uy|q[1]~36_combout ;
wire \uy_mem_mux|Dout[1]~1_combout ;
wire \div_uy|q[1]~37 ;
wire \div_uy|q[2]~38_combout ;
wire \uy_mem_mux|Dout[2]~2_combout ;
wire \div_uy|q[2]~39 ;
wire \div_uy|q[3]~40_combout ;
wire \uy_mem_mux|Dout[3]~3_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ux_ram|mem~102_combout ;
wire \ux_ram|mem~1_q ;
wire \ux_ram|mem~0feeder_combout ;
wire \ux_ram|mem~0_q ;
wire \ux_ram|mem~33_combout ;
wire \ux_ram|mem_rtl_0_bypass[7]~feeder_combout ;
wire \ux_ram|mem_rtl_0_bypass[5]~feeder_combout ;
wire \ux_ram|mem~35_combout ;
wire \ux_ram|mem_rtl_0_bypass[2]~0_combout ;
wire \ux_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \ux_ram|mem~34_combout ;
wire \ux_ram|mem_rtl_0_bypass[11]~feeder_combout ;
wire \ux_ram|mem_rtl_0_bypass[12]~feeder_combout ;
wire \ux_ram|mem~36_combout ;
wire \ux_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \ux_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \ux_ram|mem~37_combout ;
wire \ux_ram|mem~38_combout ;
wire \ux_ram|mem_rtl_0_bypass[0]~feeder_combout ;
wire \ux_ram|mem~39_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \ux_ram|mem~2_q ;
wire \ux_ram|mem~40_combout ;
wire \ux_ram|mem~41_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \ux_ram|mem~3_q ;
wire \ux_ram|mem~42_combout ;
wire \ux_ram|mem~43_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \ux_ram|mem~4_q ;
wire \ux_ram|mem~44_combout ;
wire \ux_ram|mem~45_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \ux_ram|mem~5_q ;
wire \ux_ram|mem~46_combout ;
wire \ux_ram|mem~47_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \ux_ram|mem~6_q ;
wire \ux_ram|mem~48_combout ;
wire \ux_ram|mem~49_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \ux_ram|mem~7_q ;
wire \ux_ram|mem~50_combout ;
wire \ux_ram|mem~51_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \ux_ram|mem~8_q ;
wire \ux_ram|mem~52_combout ;
wire \ux_ram|mem~53_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \ux_ram|mem~9_q ;
wire \ux_ram|mem~54_combout ;
wire \ux_ram|mem~55_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \ux_ram|mem~10_q ;
wire \ux_ram|mem~56_combout ;
wire \ux_ram|mem~57_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \ux_ram|mem~11_q ;
wire \ux_ram|mem~58_combout ;
wire \ux_ram|mem~59_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \ux_ram|mem~12_q ;
wire \ux_ram|mem~60_combout ;
wire \ux_ram|mem~61_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \ux_ram|mem~13_q ;
wire \ux_ram|mem~62_combout ;
wire \ux_ram|mem~63_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \ux_ram|mem~14_q ;
wire \ux_ram|mem~64_combout ;
wire \ux_ram|mem~65_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \ux_ram|mem~15_q ;
wire \ux_ram|mem~66_combout ;
wire \ux_ram|mem~67_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \ux_ram|mem~16_q ;
wire \ux_ram|mem~68_combout ;
wire \ux_ram|mem~69_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \ux_ram|mem~17_q ;
wire \ux_ram|mem~70_combout ;
wire \ux_ram|mem~71_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \ux_ram|mem~18_q ;
wire \ux_ram|mem~72_combout ;
wire \ux_ram|mem~73_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \ux_ram|mem~19_q ;
wire \ux_ram|mem~74_combout ;
wire \ux_ram|mem~75_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \ux_ram|mem~20_q ;
wire \ux_ram|mem~76_combout ;
wire \ux_ram|mem~77_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \ux_ram|mem~21_q ;
wire \ux_ram|mem~78_combout ;
wire \ux_ram|mem~79_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \ux_ram|mem~22_q ;
wire \ux_ram|mem~80_combout ;
wire \ux_ram|mem~81_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \ux_ram|mem~23_q ;
wire \ux_ram|mem~82_combout ;
wire \ux_ram|mem~83_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \ux_ram|mem~24_q ;
wire \ux_ram|mem~84_combout ;
wire \ux_ram|mem~85_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \ux_ram|mem~25_q ;
wire \ux_ram|mem~86_combout ;
wire \ux_ram|mem~87_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \ux_ram|mem~26_q ;
wire \ux_ram|mem~88_combout ;
wire \ux_ram|mem~89_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \ux_ram|mem~27_q ;
wire \ux_ram|mem~90_combout ;
wire \ux_ram|mem~91_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \ux_ram|mem~28_q ;
wire \ux_ram|mem~92_combout ;
wire \ux_ram|mem~93_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \ux_ram|mem~29_q ;
wire \ux_ram|mem~94_combout ;
wire \ux_ram|mem~95_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \ux_ram|mem~30_q ;
wire \ux_ram|mem~96_combout ;
wire \ux_ram|mem~97_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \ux_ram|mem~31_q ;
wire \ux_ram|mem~98_combout ;
wire \ux_ram|mem~99_combout ;
wire \ux_ram|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \ux_ram|mem~32_q ;
wire \ux_ram|mem~100_combout ;
wire \ux_ram|mem~101_combout ;
wire \uy_ram|mem_rtl_0_bypass[5]~feeder_combout ;
wire \uy_ram|mem_rtl_0_bypass[8]~feeder_combout ;
wire \uy_ram|mem~35_combout ;
wire \uy_ram|mem_rtl_0_bypass[2]~0_combout ;
wire \uy_ram|mem_rtl_0_bypass[3]~feeder_combout ;
wire \uy_ram|mem~34_combout ;
wire \uy_ram|mem~36_combout ;
wire \uy_ram|mem_rtl_0_bypass[12]~feeder_combout ;
wire \uy_ram|mem_rtl_0_bypass[11]~feeder_combout ;
wire \uy_ram|mem~37_combout ;
wire \uy_ram|mem_rtl_0_bypass[15]~feeder_combout ;
wire \uy_ram|mem_rtl_0_bypass[13]~feeder_combout ;
wire \uy_ram|mem~38_combout ;
wire \uy_ram|mem~39_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \uy_ram|mem~1_q ;
wire \uy_ram|mem~0feeder_combout ;
wire \uy_ram|mem~0_q ;
wire \uy_ram|mem~33_combout ;
wire \uy_ram|mem~40_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \uy_ram|mem~2_q ;
wire \uy_ram|mem~41_combout ;
wire \uy_ram|mem~42_combout ;
wire \uy_ram|mem~3_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \uy_ram|mem~43_combout ;
wire \uy_ram|mem~44_combout ;
wire \uy_ram|mem~4_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \uy_ram|mem~45_combout ;
wire \uy_ram|mem~46_combout ;
wire \div_uy|q[3]~41 ;
wire \div_uy|q[4]~42_combout ;
wire \uy_reg|d_out[4]~feeder_combout ;
wire \uy_mem_mux|Dout[4]~4_combout ;
wire \uy_ram|mem~5_q ;
wire \div_uy|q[4]~43 ;
wire \div_uy|q[5]~44_combout ;
wire \uy_mem_mux|Dout[5]~5_combout ;
wire \div_uy|q[5]~45 ;
wire \div_uy|q[6]~46_combout ;
wire \uy_reg|d_out[6]~feeder_combout ;
wire \uy_mem_mux|Dout[6]~6_combout ;
wire \div_uy|q[6]~47 ;
wire \div_uy|q[7]~48_combout ;
wire \uy_reg|d_out[7]~feeder_combout ;
wire \uy_mem_mux|Dout[7]~7_combout ;
wire \div_uy|q[7]~49 ;
wire \div_uy|q[8]~50_combout ;
wire \uy_reg|d_out[8]~feeder_combout ;
wire \uy_mem_mux|Dout[8]~8_combout ;
wire \div_uy|q[8]~51 ;
wire \div_uy|q[9]~52_combout ;
wire \uy_reg|d_out[9]~feeder_combout ;
wire \uy_mem_mux|Dout[9]~9_combout ;
wire \div_uy|q[9]~53 ;
wire \div_uy|q[10]~54_combout ;
wire \uy_mem_mux|Dout[10]~10_combout ;
wire \div_uy|q[10]~55 ;
wire \div_uy|q[11]~56_combout ;
wire \uy_mem_mux|Dout[11]~11_combout ;
wire \div_uy|q[11]~57 ;
wire \div_uy|q[12]~58_combout ;
wire \uy_reg|d_out[12]~feeder_combout ;
wire \uy_mem_mux|Dout[12]~12_combout ;
wire \div_uy|q[12]~59 ;
wire \div_uy|q[13]~60_combout ;
wire \uy_mem_mux|Dout[13]~13_combout ;
wire \div_uy|q[13]~61 ;
wire \div_uy|q[14]~62_combout ;
wire \uy_mem_mux|Dout[14]~14_combout ;
wire \div_uy|q[14]~63 ;
wire \div_uy|q[15]~64_combout ;
wire \uy_mem_mux|Dout[15]~15_combout ;
wire \div_uy|q[15]~65 ;
wire \div_uy|q[16]~66_combout ;
wire \uy_mem_mux|Dout[16]~16_combout ;
wire \div_uy|q[16]~67 ;
wire \div_uy|q[17]~68_combout ;
wire \uy_mem_mux|Dout[17]~17_combout ;
wire \div_uy|q[17]~69 ;
wire \div_uy|q[18]~70_combout ;
wire \uy_reg|d_out[18]~feeder_combout ;
wire \uy_mem_mux|Dout[18]~18_combout ;
wire \div_uy|q[18]~71 ;
wire \div_uy|q[19]~72_combout ;
wire \uy_reg|d_out[19]~feeder_combout ;
wire \uy_mem_mux|Dout[19]~19_combout ;
wire \div_uy|q[19]~73 ;
wire \div_uy|q[20]~74_combout ;
wire \uy_reg|d_out[20]~feeder_combout ;
wire \uy_mem_mux|Dout[20]~20_combout ;
wire \div_uy|q[20]~75 ;
wire \div_uy|q[21]~76_combout ;
wire \uy_reg|d_out[21]~feeder_combout ;
wire \uy_mem_mux|Dout[21]~21_combout ;
wire \div_uy|q[21]~77 ;
wire \div_uy|q[22]~78_combout ;
wire \uy_reg|d_out[22]~feeder_combout ;
wire \uy_mem_mux|Dout[22]~22_combout ;
wire \div_uy|q[22]~79 ;
wire \div_uy|q[23]~80_combout ;
wire \uy_mem_mux|Dout[23]~23_combout ;
wire \div_uy|q[23]~81 ;
wire \div_uy|q[24]~82_combout ;
wire \uy_mem_mux|Dout[24]~24_combout ;
wire \div_uy|q[24]~83 ;
wire \div_uy|q[25]~84_combout ;
wire \uy_reg|d_out[25]~feeder_combout ;
wire \uy_mem_mux|Dout[25]~25_combout ;
wire \div_uy|q[25]~85 ;
wire \div_uy|q[26]~86_combout ;
wire \uy_reg|d_out[26]~feeder_combout ;
wire \uy_mem_mux|Dout[26]~26_combout ;
wire \div_uy|q[26]~87 ;
wire \div_uy|q[27]~88_combout ;
wire \uy_mem_mux|Dout[27]~27_combout ;
wire \div_uy|q[27]~89 ;
wire \div_uy|q[28]~90_combout ;
wire \uy_mem_mux|Dout[28]~28_combout ;
wire \div_uy|q[28]~91 ;
wire \div_uy|q[29]~92_combout ;
wire \uy_mem_mux|Dout[29]~29_combout ;
wire \div_uy|q[29]~93 ;
wire \div_uy|q[30]~94_combout ;
wire \uy_reg|d_out[30]~feeder_combout ;
wire \uy_mem_mux|Dout[30]~30_combout ;
wire \div_uy|q[30]~95 ;
wire \div_uy|q[31]~96_combout ;
wire \uy_mem_mux|Dout[31]~31_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \uy_ram|mem~47_combout ;
wire \uy_ram|mem~48_combout ;
wire \uy_ram|mem~6_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \uy_ram|mem~49_combout ;
wire \uy_ram|mem~50_combout ;
wire \uy_ram|mem~7_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \uy_ram|mem~51_combout ;
wire \uy_ram|mem~52_combout ;
wire \uy_ram|mem~8_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \uy_ram|mem~53_combout ;
wire \uy_ram|mem~54_combout ;
wire \uy_ram|mem~9_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \uy_ram|mem~55_combout ;
wire \uy_ram|mem~56_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \uy_ram|mem~10_q ;
wire \uy_ram|mem~57_combout ;
wire \uy_ram|mem~58_combout ;
wire \uy_ram|mem~11_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \uy_ram|mem~59_combout ;
wire \uy_ram|mem~60_combout ;
wire \uy_ram|mem~12_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \uy_ram|mem~61_combout ;
wire \uy_ram|mem~62_combout ;
wire \uy_ram|mem~13_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \uy_ram|mem~63_combout ;
wire \uy_ram|mem~64_combout ;
wire \uy_ram|mem~14_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \uy_ram|mem~65_combout ;
wire \uy_ram|mem~66_combout ;
wire \uy_ram|mem~15_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \uy_ram|mem~67_combout ;
wire \uy_ram|mem~68_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \uy_ram|mem~16_q ;
wire \uy_ram|mem~69_combout ;
wire \uy_ram|mem~70_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \uy_ram|mem~17_q ;
wire \uy_ram|mem~71_combout ;
wire \uy_ram|mem~72_combout ;
wire \uy_ram|mem~18_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \uy_ram|mem~73_combout ;
wire \uy_ram|mem~74_combout ;
wire \uy_ram|mem~19_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \uy_ram|mem~75_combout ;
wire \uy_ram|mem~76_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \uy_ram|mem~20_q ;
wire \uy_ram|mem~77_combout ;
wire \uy_ram|mem~78_combout ;
wire \uy_ram|mem~21_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \uy_ram|mem~79_combout ;
wire \uy_ram|mem~80_combout ;
wire \uy_ram|mem~22_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \uy_ram|mem~81_combout ;
wire \uy_ram|mem~82_combout ;
wire \uy_ram|mem~23_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \uy_ram|mem~83_combout ;
wire \uy_ram|mem~84_combout ;
wire \uy_ram|mem~24_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \uy_ram|mem~85_combout ;
wire \uy_ram|mem~86_combout ;
wire \uy_ram|mem~25_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \uy_ram|mem~87_combout ;
wire \uy_ram|mem~88_combout ;
wire \uy_ram|mem~26_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \uy_ram|mem~89_combout ;
wire \uy_ram|mem~90_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \uy_ram|mem~27_q ;
wire \uy_ram|mem~91_combout ;
wire \uy_ram|mem~92_combout ;
wire \uy_ram|mem~28_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \uy_ram|mem~93_combout ;
wire \uy_ram|mem~94_combout ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \uy_ram|mem~29_q ;
wire \uy_ram|mem~95_combout ;
wire \uy_ram|mem~96_combout ;
wire \uy_ram|mem~30_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \uy_ram|mem~97_combout ;
wire \uy_ram|mem~98_combout ;
wire \uy_ram|mem~31_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \uy_ram|mem~99_combout ;
wire \uy_ram|mem~100_combout ;
wire \uy_ram|mem~32_q ;
wire \uy_ram|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \uy_ram|mem~101_combout ;
wire \uy_ram|mem~102_combout ;
wire [45:0] \prod_cx6fin6|Mult0|auto_generated|w401w ;
wire [45:0] \prod_cx7fin7|Mult0|auto_generated|w401w ;
wire [47:0] \prod_cy4fin4|Mult0|auto_generated|w413w ;
wire [45:0] \prod_cy8fin8|Mult0|auto_generated|w401w ;
wire [47:0] \prod_cx3fin3|Mult0|auto_generated|w413w ;
wire [0:116] \fin_ram|mem_rtl_0_bypass ;
wire [0:48] \uy_ram|mem_rtl_0_bypass ;
wire [0:48] \ux_ram|mem_rtl_0_bypass ;
wire [0:40] \p_ram|mem_rtl_0_bypass ;
wire [31:0] \pux_reg|d_out ;
wire [31:0] \puy_reg|d_out ;
wire [31:0] \ux_reg|d_out ;
wire [31:0] \uy_reg|d_out ;
wire [5:0] \div_uy|i ;
wire [31:0] \div_uy|q1 ;
wire [5:0] \div_ux|i ;
wire [31:0] \div_uy|q ;
wire [31:0] \div_ux|q ;
wire [7:0] \init_counter|count ;
wire [31:0] \div_ux|q1 ;
wire [31:0] \p_reg|d_out ;
wire [32:0] \div_uy|ac ;
wire [32:0] \div_ux|ac ;

wire [35:0] \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [35:0] \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [17:0] \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \p_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a1  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a2  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a3  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a4  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a5  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a6  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a7  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a8  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a9  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a10  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a11  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a12  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a13  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a14  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a15  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a16  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a17  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a18  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a19  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a20  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a21  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a22  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \p_ram|mem_rtl_0|auto_generated|ram_block1a23  = \p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a1  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a2  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a3  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a4  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a5  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a6  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a7  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a8  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a9  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a10  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a11  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a12  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a13  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a14  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a15  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a16  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a17  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a18  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a19  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a20  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a21  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a22  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a23  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a24  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a25  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a26  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a27  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a28  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a29  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a30  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ux_ram|mem_rtl_0|auto_generated|ram_block1a31  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a0  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a1  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a2  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a3  = \ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a5  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a6  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a7  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a8  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a9  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a10  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a11  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a12  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a13  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a14  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [10];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a15  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [11];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a16  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [12];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a17  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [13];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a18  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [14];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a19  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [15];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a20  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [16];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a21  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [17];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a22  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [18];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a23  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [19];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a24  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [20];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a25  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [21];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a26  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [22];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a27  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [23];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a28  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [24];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a29  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [25];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a30  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [26];
assign \uy_ram|mem_rtl_0|auto_generated|ram_block1a31  = \uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [27];

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a1  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a2  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a3  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a4  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a5  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a6  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a7  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a8  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a9  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a10  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a11  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a12  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a13  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a14  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a15  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a16  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a17  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a18  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a19  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a20  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a21  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a22  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a23  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a24  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a25  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a26  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a27  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a28  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a29  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a30  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a31  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a32  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a33  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a34  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a35  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a37  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a38  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a39  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a40  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a41  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a42  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a43  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a44  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a45  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a46  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a47  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a48  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a49  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a50  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a51  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a52  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a53  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a54  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a55  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a56  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a57  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a58  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a59  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a60  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a61  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a62  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a63  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [27];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a64  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [28];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a65  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [29];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a66  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [30];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a67  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [31];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a68  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [32];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a69  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [33];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a70  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [34];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a71  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [35];

assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a73  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a74  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a75  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a76  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a77  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a78  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a79  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a80  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a81  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a82  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a83  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a84  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a85  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a86  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a87  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a88  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a89  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a90  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a91  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a92  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a93  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a94  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a95  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a96  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a97  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a98  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \fin_ram|mem_rtl_0|auto_generated|ram_block1a99  = \fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];

assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~0  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~1  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~2  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~3  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~4  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~5  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~6  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];

assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~0  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~1  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~2  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~3  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~4  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~5  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~6  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~7  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~8  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~9  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~10  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24  = \prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~0  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~1  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~2  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~3  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~4  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~5  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~6  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~7  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~8  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~9  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~10  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~11  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~12  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~13  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \prod_cx3fin3|Mult0|auto_generated|w413w [0] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [1] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [2] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [3] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [4] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [5] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [6] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [7] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [8] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [9] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [10] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [11] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [12] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [13] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [14] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [15] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [16] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|w413w [17] = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT22  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT23  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT24  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35  = \prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~0  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~1  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~2  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~3  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~4  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~5  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~6  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~7  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~8  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];

assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~0  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~1  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~2  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~3  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~4  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~5  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~6  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~7  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~8  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~9  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~10  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24  = \prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~0  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~1  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~2  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~3  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~4  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~5  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~6  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~7  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~8  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~9  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~10  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~11  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~12  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~13  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~14  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~15  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|w401w [0] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [1] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [2] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [3] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [4] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [5] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [6] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [7] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [8] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [9] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [10] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [11] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [12] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [13] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [14] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [15] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [16] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|w401w [17] = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT20  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT21  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT22  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT23  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT24  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT25  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT26  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT27  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  = \prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~0  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~1  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~2  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~3  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~4  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~5  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~6  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~7  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~8  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];

assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~0  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~1  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~2  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~3  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~4  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~5  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~6  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~7  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~8  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~9  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~10  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24  = \prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~0  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~1  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~2  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~3  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~4  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~5  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~6  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~7  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~8  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~9  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~10  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~11  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~12  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~13  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~14  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~15  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|w401w [0] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [1] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [2] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [3] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [4] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [5] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [6] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [7] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [8] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [9] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [10] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [11] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [12] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [13] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [14] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [15] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [16] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|w401w [17] = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT20  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT21  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT22  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT23  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT24  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT25  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT26  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT27  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  = \prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~0  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~1  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~2  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~3  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~4  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~5  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~6  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];

assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~0  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~1  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~2  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~3  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~4  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~5  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~6  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~7  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~8  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~9  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~10  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24  = \prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~0  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~1  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~2  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~3  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~4  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~5  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~6  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~7  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~8  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~9  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~10  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~11  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~12  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~13  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|w413w [0] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [1] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [2] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [3] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [4] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [5] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [6] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [7] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [8] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [9] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [10] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [11] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [12] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [13] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [14] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [15] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [16] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|w413w [17] = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT22  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT23  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT24  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35  = \prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~0  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~1  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~2  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~3  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~4  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~5  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~6  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~7  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~8  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];

assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~0  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~1  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~2  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~3  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~4  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~5  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~6  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~7  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~8  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~9  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~10  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24  = \prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~0  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~1  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~2  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~3  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~4  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~5  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~6  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~7  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~8  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~9  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~10  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~11  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~12  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~13  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~14  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~15  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|w401w [0] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [1] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [2] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [3] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [4] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [5] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [6] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [7] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [8] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [9] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [10] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [11] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [12] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [13] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [14] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [15] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [16] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|w401w [17] = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT20  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT21  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT22  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT23  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT24  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT25  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT26  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT27  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35  = \prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~0  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];

assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~0  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT11  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT12  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT13  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT14  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT15  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT16  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT17  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT22  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT23  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT24  = \prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~0  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~11  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~12  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~13  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT11  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT12  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT13  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT14  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT15  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT16  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT17  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~dataout  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT1  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT2  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT3  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT4  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT5  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT6  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT7  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT8  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT9  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT10  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT11  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT12  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT13  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT14  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT15  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT16  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT17  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT18  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT19  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT20  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT21  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT22  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT23  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT24  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT25  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT26  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT27  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT28  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT29  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT30  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT31  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT32  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT33  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT34  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT35  = \prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~0  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];

assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~0  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~9  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~10  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT9  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT10  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT11  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT12  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT13  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT14  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT15  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT16  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT17  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT20  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT21  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT22  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT23  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT24  = \prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~0  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~9  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~10  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~11  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~12  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~13  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~14  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~15  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT9  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT10  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT11  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT12  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT13  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT14  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT15  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT16  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT17  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~dataout  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT1  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT2  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT3  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT4  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT5  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT6  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT7  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT8  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT9  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT10  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT11  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT12  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT13  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT14  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT15  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT16  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT17  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT18  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT19  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT20  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT21  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT22  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT23  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT24  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT25  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT26  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT27  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT28  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT29  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT30  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT31  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT32  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT33  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT34  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT35  = \prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~0  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];

assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~0  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~9  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~10  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT9  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT10  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT11  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT12  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT13  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT14  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT15  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT16  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT17  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT20  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT21  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT22  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT23  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT24  = \prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~0  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~9  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~10  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~11  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~12  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~13  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~14  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~15  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT9  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT10  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT11  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT12  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT13  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT14  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT15  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT16  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT17  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~dataout  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT1  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT2  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT3  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT4  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT5  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT6  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT7  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT8  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT9  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT10  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT11  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT12  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT13  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT14  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT15  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT16  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT17  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT18  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT19  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT20  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT21  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT22  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT23  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT24  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT25  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT26  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT27  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT28  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT29  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT30  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT31  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT32  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT33  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT34  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT35  = \prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~0  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];

assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~0  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT11  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT12  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT13  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT14  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT15  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT16  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT17  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT22  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT23  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT24  = \prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~0  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~11  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~12  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~13  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT11  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT12  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT13  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT14  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT15  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT16  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT17  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~dataout  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT1  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT2  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT3  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT4  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT5  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT6  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT7  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT8  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT9  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT10  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT11  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT12  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT13  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT14  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT15  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT16  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT17  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT18  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT19  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT20  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT21  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT22  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT23  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT24  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT25  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT26  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT27  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT28  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT29  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT30  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT31  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT32  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT33  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT34  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT35  = \prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~0  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];

assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~0  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~9  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~10  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT9  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT10  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT11  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT12  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT13  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT14  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT15  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT16  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT17  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT20  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT21  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT22  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT23  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT24  = \prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~0  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~9  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~10  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~11  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~12  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~13  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~14  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~15  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT9  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT10  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT11  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT12  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT13  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT14  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT15  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT16  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT17  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~dataout  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT1  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT2  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT3  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT4  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT5  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT6  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT7  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT8  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT9  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT10  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT11  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT12  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT13  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT14  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT15  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT16  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT17  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT18  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT19  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT20  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT21  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT22  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT23  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT24  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT25  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT26  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT27  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT28  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT29  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT30  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT31  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT32  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT33  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT34  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT35  = \prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \p_mem_data_out[0]~output (
	.i(\p_ram|mem~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[0]~output .bus_hold = "false";
defparam \p_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \p_mem_data_out[1]~output (
	.i(\p_ram|mem~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[1]~output .bus_hold = "false";
defparam \p_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \p_mem_data_out[2]~output (
	.i(\p_ram|mem~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[2]~output .bus_hold = "false";
defparam \p_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \p_mem_data_out[3]~output (
	.i(\p_ram|mem~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[3]~output .bus_hold = "false";
defparam \p_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \p_mem_data_out[4]~output (
	.i(\p_ram|mem~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[4]~output .bus_hold = "false";
defparam \p_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \p_mem_data_out[5]~output (
	.i(\p_ram|mem~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[5]~output .bus_hold = "false";
defparam \p_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \p_mem_data_out[6]~output (
	.i(\p_ram|mem~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[6]~output .bus_hold = "false";
defparam \p_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \p_mem_data_out[7]~output (
	.i(\p_ram|mem~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[7]~output .bus_hold = "false";
defparam \p_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \p_mem_data_out[8]~output (
	.i(\p_ram|mem~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[8]~output .bus_hold = "false";
defparam \p_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \p_mem_data_out[9]~output (
	.i(\p_ram|mem~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[9]~output .bus_hold = "false";
defparam \p_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \p_mem_data_out[10]~output (
	.i(\p_ram|mem~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[10]~output .bus_hold = "false";
defparam \p_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \p_mem_data_out[11]~output (
	.i(\p_ram|mem~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[11]~output .bus_hold = "false";
defparam \p_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \p_mem_data_out[12]~output (
	.i(\p_ram|mem~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[12]~output .bus_hold = "false";
defparam \p_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \p_mem_data_out[13]~output (
	.i(\p_ram|mem~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[13]~output .bus_hold = "false";
defparam \p_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \p_mem_data_out[14]~output (
	.i(\p_ram|mem~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[14]~output .bus_hold = "false";
defparam \p_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \p_mem_data_out[15]~output (
	.i(\p_ram|mem~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[15]~output .bus_hold = "false";
defparam \p_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \p_mem_data_out[16]~output (
	.i(\p_ram|mem~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[16]~output .bus_hold = "false";
defparam \p_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \p_mem_data_out[17]~output (
	.i(\p_ram|mem~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[17]~output .bus_hold = "false";
defparam \p_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \p_mem_data_out[18]~output (
	.i(\p_ram|mem~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[18]~output .bus_hold = "false";
defparam \p_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \p_mem_data_out[19]~output (
	.i(\p_ram|mem~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[19]~output .bus_hold = "false";
defparam \p_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \p_mem_data_out[20]~output (
	.i(\p_ram|mem~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[20]~output .bus_hold = "false";
defparam \p_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \p_mem_data_out[21]~output (
	.i(\p_ram|mem~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[21]~output .bus_hold = "false";
defparam \p_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \p_mem_data_out[22]~output (
	.i(\p_ram|mem~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[22]~output .bus_hold = "false";
defparam \p_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \p_mem_data_out[23]~output (
	.i(\p_ram|mem~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[23]~output .bus_hold = "false";
defparam \p_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \p_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[24]~output .bus_hold = "false";
defparam \p_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \p_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[25]~output .bus_hold = "false";
defparam \p_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \p_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[26]~output .bus_hold = "false";
defparam \p_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \p_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[27]~output .bus_hold = "false";
defparam \p_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \p_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[28]~output .bus_hold = "false";
defparam \p_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \p_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[29]~output .bus_hold = "false";
defparam \p_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \p_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[30]~output .bus_hold = "false";
defparam \p_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \p_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \p_mem_data_out[31]~output .bus_hold = "false";
defparam \p_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \ux_mem_data_out[0]~output (
	.i(\ux_ram|mem~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[0]~output .bus_hold = "false";
defparam \ux_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ux_mem_data_out[1]~output (
	.i(\ux_ram|mem~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[1]~output .bus_hold = "false";
defparam \ux_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[2]~output (
	.i(\ux_ram|mem~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[2]~output .bus_hold = "false";
defparam \ux_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \ux_mem_data_out[3]~output (
	.i(\ux_ram|mem~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[3]~output .bus_hold = "false";
defparam \ux_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ux_mem_data_out[4]~output (
	.i(\ux_ram|mem~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[4]~output .bus_hold = "false";
defparam \ux_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \ux_mem_data_out[5]~output (
	.i(\ux_ram|mem~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[5]~output .bus_hold = "false";
defparam \ux_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ux_mem_data_out[6]~output (
	.i(\ux_ram|mem~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[6]~output .bus_hold = "false";
defparam \ux_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ux_mem_data_out[7]~output (
	.i(\ux_ram|mem~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[7]~output .bus_hold = "false";
defparam \ux_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \ux_mem_data_out[8]~output (
	.i(\ux_ram|mem~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[8]~output .bus_hold = "false";
defparam \ux_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \ux_mem_data_out[9]~output (
	.i(\ux_ram|mem~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[9]~output .bus_hold = "false";
defparam \ux_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \ux_mem_data_out[10]~output (
	.i(\ux_ram|mem~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[10]~output .bus_hold = "false";
defparam \ux_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[11]~output (
	.i(\ux_ram|mem~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[11]~output .bus_hold = "false";
defparam \ux_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ux_mem_data_out[12]~output (
	.i(\ux_ram|mem~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[12]~output .bus_hold = "false";
defparam \ux_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[13]~output (
	.i(\ux_ram|mem~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[13]~output .bus_hold = "false";
defparam \ux_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \ux_mem_data_out[14]~output (
	.i(\ux_ram|mem~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[14]~output .bus_hold = "false";
defparam \ux_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[15]~output (
	.i(\ux_ram|mem~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[15]~output .bus_hold = "false";
defparam \ux_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[16]~output (
	.i(\ux_ram|mem~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[16]~output .bus_hold = "false";
defparam \ux_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[17]~output (
	.i(\ux_ram|mem~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[17]~output .bus_hold = "false";
defparam \ux_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[18]~output (
	.i(\ux_ram|mem~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[18]~output .bus_hold = "false";
defparam \ux_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \ux_mem_data_out[19]~output (
	.i(\ux_ram|mem~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[19]~output .bus_hold = "false";
defparam \ux_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \ux_mem_data_out[20]~output (
	.i(\ux_ram|mem~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[20]~output .bus_hold = "false";
defparam \ux_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[21]~output (
	.i(\ux_ram|mem~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[21]~output .bus_hold = "false";
defparam \ux_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \ux_mem_data_out[22]~output (
	.i(\ux_ram|mem~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[22]~output .bus_hold = "false";
defparam \ux_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \ux_mem_data_out[23]~output (
	.i(\ux_ram|mem~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[23]~output .bus_hold = "false";
defparam \ux_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ux_mem_data_out[24]~output (
	.i(\ux_ram|mem~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[24]~output .bus_hold = "false";
defparam \ux_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \ux_mem_data_out[25]~output (
	.i(\ux_ram|mem~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[25]~output .bus_hold = "false";
defparam \ux_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \ux_mem_data_out[26]~output (
	.i(\ux_ram|mem~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[26]~output .bus_hold = "false";
defparam \ux_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \ux_mem_data_out[27]~output (
	.i(\ux_ram|mem~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[27]~output .bus_hold = "false";
defparam \ux_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \ux_mem_data_out[28]~output (
	.i(\ux_ram|mem~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[28]~output .bus_hold = "false";
defparam \ux_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \ux_mem_data_out[29]~output (
	.i(\ux_ram|mem~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[29]~output .bus_hold = "false";
defparam \ux_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \ux_mem_data_out[30]~output (
	.i(\ux_ram|mem~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[30]~output .bus_hold = "false";
defparam \ux_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \ux_mem_data_out[31]~output (
	.i(\ux_ram|mem~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ux_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ux_mem_data_out[31]~output .bus_hold = "false";
defparam \ux_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \uy_mem_data_out[0]~output (
	.i(\uy_ram|mem~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[0]~output .bus_hold = "false";
defparam \uy_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[1]~output (
	.i(\uy_ram|mem~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[1]~output .bus_hold = "false";
defparam \uy_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \uy_mem_data_out[2]~output (
	.i(\uy_ram|mem~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[2]~output .bus_hold = "false";
defparam \uy_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \uy_mem_data_out[3]~output (
	.i(\uy_ram|mem~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[3]~output .bus_hold = "false";
defparam \uy_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \uy_mem_data_out[4]~output (
	.i(\uy_ram|mem~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[4]~output .bus_hold = "false";
defparam \uy_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \uy_mem_data_out[5]~output (
	.i(\uy_ram|mem~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[5]~output .bus_hold = "false";
defparam \uy_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \uy_mem_data_out[6]~output (
	.i(\uy_ram|mem~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[6]~output .bus_hold = "false";
defparam \uy_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \uy_mem_data_out[7]~output (
	.i(\uy_ram|mem~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[7]~output .bus_hold = "false";
defparam \uy_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \uy_mem_data_out[8]~output (
	.i(\uy_ram|mem~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[8]~output .bus_hold = "false";
defparam \uy_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[9]~output (
	.i(\uy_ram|mem~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[9]~output .bus_hold = "false";
defparam \uy_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \uy_mem_data_out[10]~output (
	.i(\uy_ram|mem~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[10]~output .bus_hold = "false";
defparam \uy_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \uy_mem_data_out[11]~output (
	.i(\uy_ram|mem~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[11]~output .bus_hold = "false";
defparam \uy_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \uy_mem_data_out[12]~output (
	.i(\uy_ram|mem~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[12]~output .bus_hold = "false";
defparam \uy_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \uy_mem_data_out[13]~output (
	.i(\uy_ram|mem~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[13]~output .bus_hold = "false";
defparam \uy_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[14]~output (
	.i(\uy_ram|mem~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[14]~output .bus_hold = "false";
defparam \uy_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[15]~output (
	.i(\uy_ram|mem~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[15]~output .bus_hold = "false";
defparam \uy_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[16]~output (
	.i(\uy_ram|mem~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[16]~output .bus_hold = "false";
defparam \uy_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \uy_mem_data_out[17]~output (
	.i(\uy_ram|mem~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[17]~output .bus_hold = "false";
defparam \uy_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \uy_mem_data_out[18]~output (
	.i(\uy_ram|mem~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[18]~output .bus_hold = "false";
defparam \uy_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \uy_mem_data_out[19]~output (
	.i(\uy_ram|mem~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[19]~output .bus_hold = "false";
defparam \uy_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[20]~output (
	.i(\uy_ram|mem~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[20]~output .bus_hold = "false";
defparam \uy_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[21]~output (
	.i(\uy_ram|mem~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[21]~output .bus_hold = "false";
defparam \uy_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \uy_mem_data_out[22]~output (
	.i(\uy_ram|mem~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[22]~output .bus_hold = "false";
defparam \uy_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[23]~output (
	.i(\uy_ram|mem~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[23]~output .bus_hold = "false";
defparam \uy_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \uy_mem_data_out[24]~output (
	.i(\uy_ram|mem~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[24]~output .bus_hold = "false";
defparam \uy_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \uy_mem_data_out[25]~output (
	.i(\uy_ram|mem~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[25]~output .bus_hold = "false";
defparam \uy_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \uy_mem_data_out[26]~output (
	.i(\uy_ram|mem~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[26]~output .bus_hold = "false";
defparam \uy_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \uy_mem_data_out[27]~output (
	.i(\uy_ram|mem~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[27]~output .bus_hold = "false";
defparam \uy_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \uy_mem_data_out[28]~output (
	.i(\uy_ram|mem~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[28]~output .bus_hold = "false";
defparam \uy_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \uy_mem_data_out[29]~output (
	.i(\uy_ram|mem~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[29]~output .bus_hold = "false";
defparam \uy_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \uy_mem_data_out[30]~output (
	.i(\uy_ram|mem~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[30]~output .bus_hold = "false";
defparam \uy_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \uy_mem_data_out[31]~output (
	.i(\uy_ram|mem~102_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uy_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \uy_mem_data_out[31]~output .bus_hold = "false";
defparam \uy_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[0]~output (
	.i(\fin_ram|mem~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[0]~output .bus_hold = "false";
defparam \fin_mem_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \fin_mem_data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[1]~output .bus_hold = "false";
defparam \fin_mem_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \fin_mem_data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[2]~output .bus_hold = "false";
defparam \fin_mem_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[3]~output .bus_hold = "false";
defparam \fin_mem_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[4]~output (
	.i(\fin_ram|mem~108_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[4]~output .bus_hold = "false";
defparam \fin_mem_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[5]~output (
	.i(\fin_ram|mem~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[5]~output .bus_hold = "false";
defparam \fin_mem_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[6]~output (
	.i(\fin_ram|mem~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[6]~output .bus_hold = "false";
defparam \fin_mem_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \fin_mem_data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[7]~output .bus_hold = "false";
defparam \fin_mem_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[8]~output .bus_hold = "false";
defparam \fin_mem_data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[9]~output .bus_hold = "false";
defparam \fin_mem_data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \fin_mem_data_out[10]~output (
	.i(\fin_ram|mem~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[10]~output .bus_hold = "false";
defparam \fin_mem_data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[11]~output (
	.i(\fin_ram|mem~112_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[11]~output .bus_hold = "false";
defparam \fin_mem_data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \fin_mem_data_out[12]~output (
	.i(\fin_ram|mem~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[12]~output .bus_hold = "false";
defparam \fin_mem_data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[13]~output .bus_hold = "false";
defparam \fin_mem_data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[14]~output .bus_hold = "false";
defparam \fin_mem_data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \fin_mem_data_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[15]~output .bus_hold = "false";
defparam \fin_mem_data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \fin_mem_data_out[16]~output (
	.i(\fin_ram|mem~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[16]~output .bus_hold = "false";
defparam \fin_mem_data_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \fin_mem_data_out[17]~output (
	.i(\fin_ram|mem~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[17]~output .bus_hold = "false";
defparam \fin_mem_data_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[18]~output (
	.i(\fin_ram|mem~116_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[18]~output .bus_hold = "false";
defparam \fin_mem_data_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \fin_mem_data_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[19]~output .bus_hold = "false";
defparam \fin_mem_data_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[20]~output .bus_hold = "false";
defparam \fin_mem_data_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \fin_mem_data_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[21]~output .bus_hold = "false";
defparam \fin_mem_data_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \fin_mem_data_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[22]~output .bus_hold = "false";
defparam \fin_mem_data_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[23]~output .bus_hold = "false";
defparam \fin_mem_data_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[24]~output .bus_hold = "false";
defparam \fin_mem_data_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[25]~output .bus_hold = "false";
defparam \fin_mem_data_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[26]~output .bus_hold = "false";
defparam \fin_mem_data_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \fin_mem_data_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[27]~output .bus_hold = "false";
defparam \fin_mem_data_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[28]~output .bus_hold = "false";
defparam \fin_mem_data_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[29]~output .bus_hold = "false";
defparam \fin_mem_data_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[30]~output .bus_hold = "false";
defparam \fin_mem_data_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[31]~output .bus_hold = "false";
defparam \fin_mem_data_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[32]~output (
	.i(\fin_ram|mem~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[32]~output .bus_hold = "false";
defparam \fin_mem_data_out[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[33]~output .bus_hold = "false";
defparam \fin_mem_data_out[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \fin_mem_data_out[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[34]~output .bus_hold = "false";
defparam \fin_mem_data_out[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \fin_mem_data_out[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[35]~output .bus_hold = "false";
defparam \fin_mem_data_out[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[36]~output (
	.i(\fin_ram|mem~118_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[36]~output .bus_hold = "false";
defparam \fin_mem_data_out[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \fin_mem_data_out[37]~output (
	.i(\fin_ram|mem~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[37]~output .bus_hold = "false";
defparam \fin_mem_data_out[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[38]~output (
	.i(\fin_ram|mem~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[38]~output .bus_hold = "false";
defparam \fin_mem_data_out[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[39]~output .bus_hold = "false";
defparam \fin_mem_data_out[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[40]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[40]~output .bus_hold = "false";
defparam \fin_mem_data_out[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \fin_mem_data_out[41]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[41]~output .bus_hold = "false";
defparam \fin_mem_data_out[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \fin_mem_data_out[42]~output (
	.i(\fin_ram|mem~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[42]~output .bus_hold = "false";
defparam \fin_mem_data_out[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \fin_mem_data_out[43]~output (
	.i(\fin_ram|mem~122_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[43]~output .bus_hold = "false";
defparam \fin_mem_data_out[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \fin_mem_data_out[44]~output (
	.i(\fin_ram|mem~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[44]~output .bus_hold = "false";
defparam \fin_mem_data_out[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[45]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[45]~output .bus_hold = "false";
defparam \fin_mem_data_out[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \fin_mem_data_out[46]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[46]~output .bus_hold = "false";
defparam \fin_mem_data_out[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[47]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[47]~output .bus_hold = "false";
defparam \fin_mem_data_out[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \fin_mem_data_out[48]~output (
	.i(\fin_ram|mem~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[48]~output .bus_hold = "false";
defparam \fin_mem_data_out[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \fin_mem_data_out[49]~output (
	.i(\fin_ram|mem~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[49]~output .bus_hold = "false";
defparam \fin_mem_data_out[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[50]~output (
	.i(\fin_ram|mem~126_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[50]~output .bus_hold = "false";
defparam \fin_mem_data_out[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \fin_mem_data_out[51]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[51]~output .bus_hold = "false";
defparam \fin_mem_data_out[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[52]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[52]~output .bus_hold = "false";
defparam \fin_mem_data_out[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[53]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[53]~output .bus_hold = "false";
defparam \fin_mem_data_out[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[54]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[54]~output .bus_hold = "false";
defparam \fin_mem_data_out[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[55]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[55]~output .bus_hold = "false";
defparam \fin_mem_data_out[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \fin_mem_data_out[56]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[56]~output .bus_hold = "false";
defparam \fin_mem_data_out[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[57]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[57]~output .bus_hold = "false";
defparam \fin_mem_data_out[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[58]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[58]~output .bus_hold = "false";
defparam \fin_mem_data_out[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \fin_mem_data_out[59]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[59]~output .bus_hold = "false";
defparam \fin_mem_data_out[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \fin_mem_data_out[60]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[60]~output .bus_hold = "false";
defparam \fin_mem_data_out[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \fin_mem_data_out[61]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[61]~output .bus_hold = "false";
defparam \fin_mem_data_out[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \fin_mem_data_out[62]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[62]~output .bus_hold = "false";
defparam \fin_mem_data_out[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[63]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[63]~output .bus_hold = "false";
defparam \fin_mem_data_out[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \fin_mem_data_out[64]~output (
	.i(\fin_ram|mem~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[64]~output .bus_hold = "false";
defparam \fin_mem_data_out[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[65]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[65]~output .bus_hold = "false";
defparam \fin_mem_data_out[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[66]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[66]~output .bus_hold = "false";
defparam \fin_mem_data_out[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[67]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[67]~output .bus_hold = "false";
defparam \fin_mem_data_out[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[68]~output (
	.i(\fin_ram|mem~128_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[68]~output .bus_hold = "false";
defparam \fin_mem_data_out[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \fin_mem_data_out[69]~output (
	.i(\fin_ram|mem~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[69]~output .bus_hold = "false";
defparam \fin_mem_data_out[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \fin_mem_data_out[70]~output (
	.i(\fin_ram|mem~130_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[70]~output .bus_hold = "false";
defparam \fin_mem_data_out[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[71]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[71]~output .bus_hold = "false";
defparam \fin_mem_data_out[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[72]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[72]~output .bus_hold = "false";
defparam \fin_mem_data_out[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[73]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[73]~output .bus_hold = "false";
defparam \fin_mem_data_out[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \fin_mem_data_out[74]~output (
	.i(\fin_ram|mem~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[74]~output .bus_hold = "false";
defparam \fin_mem_data_out[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \fin_mem_data_out[75]~output (
	.i(\fin_ram|mem~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[75]~output .bus_hold = "false";
defparam \fin_mem_data_out[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[76]~output (
	.i(\fin_ram|mem~133_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[76]~output .bus_hold = "false";
defparam \fin_mem_data_out[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \fin_mem_data_out[77]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[77]~output .bus_hold = "false";
defparam \fin_mem_data_out[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[78]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[78]~output .bus_hold = "false";
defparam \fin_mem_data_out[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[79]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[79]~output .bus_hold = "false";
defparam \fin_mem_data_out[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[80]~output (
	.i(\fin_ram|mem~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[80]~output .bus_hold = "false";
defparam \fin_mem_data_out[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \fin_mem_data_out[81]~output (
	.i(\fin_ram|mem~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[81]~output .bus_hold = "false";
defparam \fin_mem_data_out[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[82]~output (
	.i(\fin_ram|mem~136_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[82]~output .bus_hold = "false";
defparam \fin_mem_data_out[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[83]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[83]~output .bus_hold = "false";
defparam \fin_mem_data_out[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[84]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[84]~output .bus_hold = "false";
defparam \fin_mem_data_out[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \fin_mem_data_out[85]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[85]~output .bus_hold = "false";
defparam \fin_mem_data_out[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \fin_mem_data_out[86]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[86]~output .bus_hold = "false";
defparam \fin_mem_data_out[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[87]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[87]~output .bus_hold = "false";
defparam \fin_mem_data_out[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[88]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[88]~output .bus_hold = "false";
defparam \fin_mem_data_out[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \fin_mem_data_out[89]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[89]~output .bus_hold = "false";
defparam \fin_mem_data_out[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[90]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[90]~output .bus_hold = "false";
defparam \fin_mem_data_out[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[91]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[91]~output .bus_hold = "false";
defparam \fin_mem_data_out[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[92]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[92]~output .bus_hold = "false";
defparam \fin_mem_data_out[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[93]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[93]~output .bus_hold = "false";
defparam \fin_mem_data_out[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[94]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[94]~output .bus_hold = "false";
defparam \fin_mem_data_out[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \fin_mem_data_out[95]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[95]~output .bus_hold = "false";
defparam \fin_mem_data_out[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[96]~output (
	.i(\fin_ram|mem~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[96]~output .bus_hold = "false";
defparam \fin_mem_data_out[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[97]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[97]~output .bus_hold = "false";
defparam \fin_mem_data_out[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[98]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[98]~output .bus_hold = "false";
defparam \fin_mem_data_out[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \fin_mem_data_out[99]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[99]~output .bus_hold = "false";
defparam \fin_mem_data_out[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[100]~output (
	.i(\fin_ram|mem~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[100]~output .bus_hold = "false";
defparam \fin_mem_data_out[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[101]~output (
	.i(\fin_ram|mem~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[101]~output .bus_hold = "false";
defparam \fin_mem_data_out[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \fin_mem_data_out[102]~output (
	.i(\fin_ram|mem~140_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[102]~output .bus_hold = "false";
defparam \fin_mem_data_out[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[103]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[103]~output .bus_hold = "false";
defparam \fin_mem_data_out[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[104]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[104]~output .bus_hold = "false";
defparam \fin_mem_data_out[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[105]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[105]~output .bus_hold = "false";
defparam \fin_mem_data_out[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[106]~output (
	.i(\fin_ram|mem~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[106]~output .bus_hold = "false";
defparam \fin_mem_data_out[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \fin_mem_data_out[107]~output (
	.i(\fin_ram|mem~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[107]~output .bus_hold = "false";
defparam \fin_mem_data_out[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \fin_mem_data_out[108]~output (
	.i(\fin_ram|mem~143_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[108]~output .bus_hold = "false";
defparam \fin_mem_data_out[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[109]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[109]~output .bus_hold = "false";
defparam \fin_mem_data_out[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \fin_mem_data_out[110]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[110]~output .bus_hold = "false";
defparam \fin_mem_data_out[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \fin_mem_data_out[111]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[111]~output .bus_hold = "false";
defparam \fin_mem_data_out[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \fin_mem_data_out[112]~output (
	.i(\fin_ram|mem~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[112]~output .bus_hold = "false";
defparam \fin_mem_data_out[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \fin_mem_data_out[113]~output (
	.i(\fin_ram|mem~145_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[113]~output .bus_hold = "false";
defparam \fin_mem_data_out[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[114]~output (
	.i(\fin_ram|mem~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[114]~output .bus_hold = "false";
defparam \fin_mem_data_out[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \fin_mem_data_out[115]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[115]~output .bus_hold = "false";
defparam \fin_mem_data_out[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[116]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[116]~output .bus_hold = "false";
defparam \fin_mem_data_out[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[117]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[117]~output .bus_hold = "false";
defparam \fin_mem_data_out[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[118]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[118]~output .bus_hold = "false";
defparam \fin_mem_data_out[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[119]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[119]~output .bus_hold = "false";
defparam \fin_mem_data_out[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \fin_mem_data_out[120]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[120]~output .bus_hold = "false";
defparam \fin_mem_data_out[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[121]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[121]~output .bus_hold = "false";
defparam \fin_mem_data_out[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[122]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[122]~output .bus_hold = "false";
defparam \fin_mem_data_out[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \fin_mem_data_out[123]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[123]~output .bus_hold = "false";
defparam \fin_mem_data_out[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \fin_mem_data_out[124]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[124]~output .bus_hold = "false";
defparam \fin_mem_data_out[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[125]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[125]~output .bus_hold = "false";
defparam \fin_mem_data_out[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[126]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[126]~output .bus_hold = "false";
defparam \fin_mem_data_out[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \fin_mem_data_out[127]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[127]~output .bus_hold = "false";
defparam \fin_mem_data_out[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \fin_mem_data_out[128]~output (
	.i(\fin_ram|mem~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[128]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[128]~output .bus_hold = "false";
defparam \fin_mem_data_out[128]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[129]~output (
	.i(\fin_ram|mem~148_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[129]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[129]~output .bus_hold = "false";
defparam \fin_mem_data_out[129]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[130]~output (
	.i(\fin_ram|mem~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[130]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[130]~output .bus_hold = "false";
defparam \fin_mem_data_out[130]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \fin_mem_data_out[131]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[131]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[131]~output .bus_hold = "false";
defparam \fin_mem_data_out[131]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[132]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[132]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[132]~output .bus_hold = "false";
defparam \fin_mem_data_out[132]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \fin_mem_data_out[133]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[133]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[133]~output .bus_hold = "false";
defparam \fin_mem_data_out[133]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \fin_mem_data_out[134]~output (
	.i(\fin_ram|mem~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[134]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[134]~output .bus_hold = "false";
defparam \fin_mem_data_out[134]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[135]~output (
	.i(\fin_ram|mem~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[135]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[135]~output .bus_hold = "false";
defparam \fin_mem_data_out[135]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[136]~output (
	.i(\fin_ram|mem~152_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[136]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[136]~output .bus_hold = "false";
defparam \fin_mem_data_out[136]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[137]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[137]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[137]~output .bus_hold = "false";
defparam \fin_mem_data_out[137]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[138]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[138]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[138]~output .bus_hold = "false";
defparam \fin_mem_data_out[138]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \fin_mem_data_out[139]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[139]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[139]~output .bus_hold = "false";
defparam \fin_mem_data_out[139]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[140]~output (
	.i(\fin_ram|mem~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[140]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[140]~output .bus_hold = "false";
defparam \fin_mem_data_out[140]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \fin_mem_data_out[141]~output (
	.i(\fin_ram|mem~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[141]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[141]~output .bus_hold = "false";
defparam \fin_mem_data_out[141]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \fin_mem_data_out[142]~output (
	.i(\fin_ram|mem~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[142]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[142]~output .bus_hold = "false";
defparam \fin_mem_data_out[142]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[143]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[143]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[143]~output .bus_hold = "false";
defparam \fin_mem_data_out[143]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[144]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[144]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[144]~output .bus_hold = "false";
defparam \fin_mem_data_out[144]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \fin_mem_data_out[145]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[145]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[145]~output .bus_hold = "false";
defparam \fin_mem_data_out[145]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[146]~output (
	.i(\fin_ram|mem~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[146]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[146]~output .bus_hold = "false";
defparam \fin_mem_data_out[146]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \fin_mem_data_out[147]~output (
	.i(\fin_ram|mem~157_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[147]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[147]~output .bus_hold = "false";
defparam \fin_mem_data_out[147]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[148]~output (
	.i(\fin_ram|mem~158_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[148]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[148]~output .bus_hold = "false";
defparam \fin_mem_data_out[148]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[149]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[149]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[149]~output .bus_hold = "false";
defparam \fin_mem_data_out[149]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[150]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[150]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[150]~output .bus_hold = "false";
defparam \fin_mem_data_out[150]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[151]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[151]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[151]~output .bus_hold = "false";
defparam \fin_mem_data_out[151]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[152]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[152]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[152]~output .bus_hold = "false";
defparam \fin_mem_data_out[152]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[153]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[153]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[153]~output .bus_hold = "false";
defparam \fin_mem_data_out[153]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[154]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[154]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[154]~output .bus_hold = "false";
defparam \fin_mem_data_out[154]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[155]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[155]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[155]~output .bus_hold = "false";
defparam \fin_mem_data_out[155]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \fin_mem_data_out[156]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[156]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[156]~output .bus_hold = "false";
defparam \fin_mem_data_out[156]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \fin_mem_data_out[157]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[157]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[157]~output .bus_hold = "false";
defparam \fin_mem_data_out[157]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[158]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[158]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[158]~output .bus_hold = "false";
defparam \fin_mem_data_out[158]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[159]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[159]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[159]~output .bus_hold = "false";
defparam \fin_mem_data_out[159]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[160]~output (
	.i(\fin_ram|mem~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[160]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[160]~output .bus_hold = "false";
defparam \fin_mem_data_out[160]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[161]~output (
	.i(\fin_ram|mem~160_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[161]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[161]~output .bus_hold = "false";
defparam \fin_mem_data_out[161]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \fin_mem_data_out[162]~output (
	.i(\fin_ram|mem~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[162]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[162]~output .bus_hold = "false";
defparam \fin_mem_data_out[162]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \fin_mem_data_out[163]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[163]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[163]~output .bus_hold = "false";
defparam \fin_mem_data_out[163]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[164]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[164]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[164]~output .bus_hold = "false";
defparam \fin_mem_data_out[164]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \fin_mem_data_out[165]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[165]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[165]~output .bus_hold = "false";
defparam \fin_mem_data_out[165]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \fin_mem_data_out[166]~output (
	.i(\fin_ram|mem~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[166]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[166]~output .bus_hold = "false";
defparam \fin_mem_data_out[166]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[167]~output (
	.i(\fin_ram|mem~163_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[167]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[167]~output .bus_hold = "false";
defparam \fin_mem_data_out[167]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[168]~output (
	.i(\fin_ram|mem~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[168]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[168]~output .bus_hold = "false";
defparam \fin_mem_data_out[168]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \fin_mem_data_out[169]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[169]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[169]~output .bus_hold = "false";
defparam \fin_mem_data_out[169]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \fin_mem_data_out[170]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[170]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[170]~output .bus_hold = "false";
defparam \fin_mem_data_out[170]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[171]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[171]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[171]~output .bus_hold = "false";
defparam \fin_mem_data_out[171]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[172]~output (
	.i(\fin_ram|mem~165_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[172]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[172]~output .bus_hold = "false";
defparam \fin_mem_data_out[172]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[173]~output (
	.i(\fin_ram|mem~166_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[173]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[173]~output .bus_hold = "false";
defparam \fin_mem_data_out[173]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \fin_mem_data_out[174]~output (
	.i(\fin_ram|mem~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[174]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[174]~output .bus_hold = "false";
defparam \fin_mem_data_out[174]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[175]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[175]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[175]~output .bus_hold = "false";
defparam \fin_mem_data_out[175]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[176]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[176]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[176]~output .bus_hold = "false";
defparam \fin_mem_data_out[176]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[177]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[177]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[177]~output .bus_hold = "false";
defparam \fin_mem_data_out[177]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \fin_mem_data_out[178]~output (
	.i(\fin_ram|mem~168_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[178]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[178]~output .bus_hold = "false";
defparam \fin_mem_data_out[178]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[179]~output (
	.i(\fin_ram|mem~169_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[179]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[179]~output .bus_hold = "false";
defparam \fin_mem_data_out[179]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[180]~output (
	.i(\fin_ram|mem~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[180]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[180]~output .bus_hold = "false";
defparam \fin_mem_data_out[180]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[181]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[181]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[181]~output .bus_hold = "false";
defparam \fin_mem_data_out[181]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[182]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[182]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[182]~output .bus_hold = "false";
defparam \fin_mem_data_out[182]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[183]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[183]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[183]~output .bus_hold = "false";
defparam \fin_mem_data_out[183]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \fin_mem_data_out[184]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[184]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[184]~output .bus_hold = "false";
defparam \fin_mem_data_out[184]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \fin_mem_data_out[185]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[185]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[185]~output .bus_hold = "false";
defparam \fin_mem_data_out[185]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[186]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[186]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[186]~output .bus_hold = "false";
defparam \fin_mem_data_out[186]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[187]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[187]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[187]~output .bus_hold = "false";
defparam \fin_mem_data_out[187]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \fin_mem_data_out[188]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[188]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[188]~output .bus_hold = "false";
defparam \fin_mem_data_out[188]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \fin_mem_data_out[189]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[189]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[189]~output .bus_hold = "false";
defparam \fin_mem_data_out[189]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \fin_mem_data_out[190]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[190]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[190]~output .bus_hold = "false";
defparam \fin_mem_data_out[190]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[191]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[191]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[191]~output .bus_hold = "false";
defparam \fin_mem_data_out[191]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[192]~output (
	.i(\fin_ram|mem~171_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[192]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[192]~output .bus_hold = "false";
defparam \fin_mem_data_out[192]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[193]~output (
	.i(\fin_ram|mem~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[193]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[193]~output .bus_hold = "false";
defparam \fin_mem_data_out[193]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[194]~output (
	.i(\fin_ram|mem~173_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[194]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[194]~output .bus_hold = "false";
defparam \fin_mem_data_out[194]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[195]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[195]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[195]~output .bus_hold = "false";
defparam \fin_mem_data_out[195]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \fin_mem_data_out[196]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[196]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[196]~output .bus_hold = "false";
defparam \fin_mem_data_out[196]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[197]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[197]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[197]~output .bus_hold = "false";
defparam \fin_mem_data_out[197]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[198]~output (
	.i(\fin_ram|mem~174_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[198]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[198]~output .bus_hold = "false";
defparam \fin_mem_data_out[198]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \fin_mem_data_out[199]~output (
	.i(\fin_ram|mem~175_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[199]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[199]~output .bus_hold = "false";
defparam \fin_mem_data_out[199]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[200]~output (
	.i(\fin_ram|mem~176_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[200]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[200]~output .bus_hold = "false";
defparam \fin_mem_data_out[200]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[201]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[201]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[201]~output .bus_hold = "false";
defparam \fin_mem_data_out[201]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \fin_mem_data_out[202]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[202]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[202]~output .bus_hold = "false";
defparam \fin_mem_data_out[202]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[203]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[203]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[203]~output .bus_hold = "false";
defparam \fin_mem_data_out[203]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \fin_mem_data_out[204]~output (
	.i(\fin_ram|mem~177_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[204]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[204]~output .bus_hold = "false";
defparam \fin_mem_data_out[204]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[205]~output (
	.i(\fin_ram|mem~178_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[205]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[205]~output .bus_hold = "false";
defparam \fin_mem_data_out[205]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \fin_mem_data_out[206]~output (
	.i(\fin_ram|mem~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[206]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[206]~output .bus_hold = "false";
defparam \fin_mem_data_out[206]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[207]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[207]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[207]~output .bus_hold = "false";
defparam \fin_mem_data_out[207]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[208]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[208]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[208]~output .bus_hold = "false";
defparam \fin_mem_data_out[208]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[209]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[209]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[209]~output .bus_hold = "false";
defparam \fin_mem_data_out[209]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \fin_mem_data_out[210]~output (
	.i(\fin_ram|mem~180_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[210]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[210]~output .bus_hold = "false";
defparam \fin_mem_data_out[210]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \fin_mem_data_out[211]~output (
	.i(\fin_ram|mem~181_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[211]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[211]~output .bus_hold = "false";
defparam \fin_mem_data_out[211]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[212]~output (
	.i(\fin_ram|mem~182_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[212]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[212]~output .bus_hold = "false";
defparam \fin_mem_data_out[212]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[213]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[213]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[213]~output .bus_hold = "false";
defparam \fin_mem_data_out[213]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \fin_mem_data_out[214]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[214]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[214]~output .bus_hold = "false";
defparam \fin_mem_data_out[214]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[215]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[215]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[215]~output .bus_hold = "false";
defparam \fin_mem_data_out[215]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[216]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[216]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[216]~output .bus_hold = "false";
defparam \fin_mem_data_out[216]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[217]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[217]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[217]~output .bus_hold = "false";
defparam \fin_mem_data_out[217]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[218]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[218]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[218]~output .bus_hold = "false";
defparam \fin_mem_data_out[218]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[219]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[219]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[219]~output .bus_hold = "false";
defparam \fin_mem_data_out[219]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \fin_mem_data_out[220]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[220]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[220]~output .bus_hold = "false";
defparam \fin_mem_data_out[220]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \fin_mem_data_out[221]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[221]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[221]~output .bus_hold = "false";
defparam \fin_mem_data_out[221]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \fin_mem_data_out[222]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[222]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[222]~output .bus_hold = "false";
defparam \fin_mem_data_out[222]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[223]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[223]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[223]~output .bus_hold = "false";
defparam \fin_mem_data_out[223]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[224]~output (
	.i(\fin_ram|mem~183_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[224]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[224]~output .bus_hold = "false";
defparam \fin_mem_data_out[224]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[225]~output (
	.i(\fin_ram|mem~184_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[225]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[225]~output .bus_hold = "false";
defparam \fin_mem_data_out[225]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \fin_mem_data_out[226]~output (
	.i(\fin_ram|mem~185_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[226]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[226]~output .bus_hold = "false";
defparam \fin_mem_data_out[226]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \fin_mem_data_out[227]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[227]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[227]~output .bus_hold = "false";
defparam \fin_mem_data_out[227]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[228]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[228]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[228]~output .bus_hold = "false";
defparam \fin_mem_data_out[228]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[229]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[229]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[229]~output .bus_hold = "false";
defparam \fin_mem_data_out[229]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[230]~output (
	.i(\fin_ram|mem~186_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[230]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[230]~output .bus_hold = "false";
defparam \fin_mem_data_out[230]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \fin_mem_data_out[231]~output (
	.i(\fin_ram|mem~187_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[231]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[231]~output .bus_hold = "false";
defparam \fin_mem_data_out[231]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \fin_mem_data_out[232]~output (
	.i(\fin_ram|mem~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[232]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[232]~output .bus_hold = "false";
defparam \fin_mem_data_out[232]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[233]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[233]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[233]~output .bus_hold = "false";
defparam \fin_mem_data_out[233]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[234]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[234]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[234]~output .bus_hold = "false";
defparam \fin_mem_data_out[234]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \fin_mem_data_out[235]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[235]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[235]~output .bus_hold = "false";
defparam \fin_mem_data_out[235]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \fin_mem_data_out[236]~output (
	.i(\fin_ram|mem~189_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[236]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[236]~output .bus_hold = "false";
defparam \fin_mem_data_out[236]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \fin_mem_data_out[237]~output (
	.i(\fin_ram|mem~190_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[237]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[237]~output .bus_hold = "false";
defparam \fin_mem_data_out[237]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \fin_mem_data_out[238]~output (
	.i(\fin_ram|mem~191_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[238]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[238]~output .bus_hold = "false";
defparam \fin_mem_data_out[238]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \fin_mem_data_out[239]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[239]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[239]~output .bus_hold = "false";
defparam \fin_mem_data_out[239]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[240]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[240]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[240]~output .bus_hold = "false";
defparam \fin_mem_data_out[240]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[241]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[241]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[241]~output .bus_hold = "false";
defparam \fin_mem_data_out[241]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \fin_mem_data_out[242]~output (
	.i(\fin_ram|mem~192_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[242]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[242]~output .bus_hold = "false";
defparam \fin_mem_data_out[242]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[243]~output (
	.i(\fin_ram|mem~193_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[243]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[243]~output .bus_hold = "false";
defparam \fin_mem_data_out[243]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \fin_mem_data_out[244]~output (
	.i(\fin_ram|mem~194_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[244]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[244]~output .bus_hold = "false";
defparam \fin_mem_data_out[244]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[245]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[245]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[245]~output .bus_hold = "false";
defparam \fin_mem_data_out[245]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \fin_mem_data_out[246]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[246]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[246]~output .bus_hold = "false";
defparam \fin_mem_data_out[246]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[247]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[247]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[247]~output .bus_hold = "false";
defparam \fin_mem_data_out[247]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[248]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[248]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[248]~output .bus_hold = "false";
defparam \fin_mem_data_out[248]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \fin_mem_data_out[249]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[249]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[249]~output .bus_hold = "false";
defparam \fin_mem_data_out[249]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[250]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[250]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[250]~output .bus_hold = "false";
defparam \fin_mem_data_out[250]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[251]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[251]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[251]~output .bus_hold = "false";
defparam \fin_mem_data_out[251]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[252]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[252]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[252]~output .bus_hold = "false";
defparam \fin_mem_data_out[252]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \fin_mem_data_out[253]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[253]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[253]~output .bus_hold = "false";
defparam \fin_mem_data_out[253]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[254]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[254]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[254]~output .bus_hold = "false";
defparam \fin_mem_data_out[254]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[255]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[255]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[255]~output .bus_hold = "false";
defparam \fin_mem_data_out[255]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[256]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[256]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[256]~output .bus_hold = "false";
defparam \fin_mem_data_out[256]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \fin_mem_data_out[257]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[257]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[257]~output .bus_hold = "false";
defparam \fin_mem_data_out[257]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[258]~output (
	.i(\fin_ram|mem~195_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[258]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[258]~output .bus_hold = "false";
defparam \fin_mem_data_out[258]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \fin_mem_data_out[259]~output (
	.i(\fin_ram|mem~196_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[259]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[259]~output .bus_hold = "false";
defparam \fin_mem_data_out[259]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[260]~output (
	.i(\fin_ram|mem~197_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[260]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[260]~output .bus_hold = "false";
defparam \fin_mem_data_out[260]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \fin_mem_data_out[261]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[261]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[261]~output .bus_hold = "false";
defparam \fin_mem_data_out[261]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \fin_mem_data_out[262]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[262]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[262]~output .bus_hold = "false";
defparam \fin_mem_data_out[262]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[263]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[263]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[263]~output .bus_hold = "false";
defparam \fin_mem_data_out[263]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \fin_mem_data_out[264]~output (
	.i(\fin_ram|mem~198_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[264]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[264]~output .bus_hold = "false";
defparam \fin_mem_data_out[264]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[265]~output (
	.i(\fin_ram|mem~199_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[265]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[265]~output .bus_hold = "false";
defparam \fin_mem_data_out[265]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \fin_mem_data_out[266]~output (
	.i(\fin_ram|mem~200_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[266]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[266]~output .bus_hold = "false";
defparam \fin_mem_data_out[266]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \fin_mem_data_out[267]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[267]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[267]~output .bus_hold = "false";
defparam \fin_mem_data_out[267]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \fin_mem_data_out[268]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[268]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[268]~output .bus_hold = "false";
defparam \fin_mem_data_out[268]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[269]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[269]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[269]~output .bus_hold = "false";
defparam \fin_mem_data_out[269]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[270]~output (
	.i(\fin_ram|mem~201_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[270]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[270]~output .bus_hold = "false";
defparam \fin_mem_data_out[270]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \fin_mem_data_out[271]~output (
	.i(\fin_ram|mem~202_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[271]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[271]~output .bus_hold = "false";
defparam \fin_mem_data_out[271]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[272]~output (
	.i(\fin_ram|mem~203_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[272]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[272]~output .bus_hold = "false";
defparam \fin_mem_data_out[272]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[273]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[273]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[273]~output .bus_hold = "false";
defparam \fin_mem_data_out[273]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \fin_mem_data_out[274]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[274]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[274]~output .bus_hold = "false";
defparam \fin_mem_data_out[274]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \fin_mem_data_out[275]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[275]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[275]~output .bus_hold = "false";
defparam \fin_mem_data_out[275]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[276]~output (
	.i(\fin_ram|mem~204_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[276]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[276]~output .bus_hold = "false";
defparam \fin_mem_data_out[276]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[277]~output (
	.i(\fin_ram|mem~205_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[277]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[277]~output .bus_hold = "false";
defparam \fin_mem_data_out[277]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[278]~output (
	.i(\fin_ram|mem~206_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[278]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[278]~output .bus_hold = "false";
defparam \fin_mem_data_out[278]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \fin_mem_data_out[279]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[279]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[279]~output .bus_hold = "false";
defparam \fin_mem_data_out[279]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \fin_mem_data_out[280]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[280]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[280]~output .bus_hold = "false";
defparam \fin_mem_data_out[280]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \fin_mem_data_out[281]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[281]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[281]~output .bus_hold = "false";
defparam \fin_mem_data_out[281]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[282]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[282]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[282]~output .bus_hold = "false";
defparam \fin_mem_data_out[282]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \fin_mem_data_out[283]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[283]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[283]~output .bus_hold = "false";
defparam \fin_mem_data_out[283]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \fin_mem_data_out[284]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[284]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[284]~output .bus_hold = "false";
defparam \fin_mem_data_out[284]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \fin_mem_data_out[285]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[285]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[285]~output .bus_hold = "false";
defparam \fin_mem_data_out[285]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \fin_mem_data_out[286]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[286]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[286]~output .bus_hold = "false";
defparam \fin_mem_data_out[286]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \fin_mem_data_out[287]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\fin_mem_data_out[287]~output_o ),
	.obar());
// synopsys translate_off
defparam \fin_mem_data_out[287]~output .bus_hold = "false";
defparam \fin_mem_data_out[287]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RESET~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET~inputclkctrl .clock_type = "global clock";
defparam \RESET~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N2
cycloneive_lcell_comb \init_counter|count[0]~0 (
// Equation(s):
// \init_counter|count[0]~0_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\init_counter|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|count[0]~0 .lut_mask = 16'h0F0F;
defparam \init_counter|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N3
dffeas \init_counter|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[0] .is_wysiwyg = "true";
defparam \init_counter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N8
cycloneive_lcell_comb \init_counter|Add0~0 (
// Equation(s):
// \init_counter|Add0~0_combout  = (\init_counter|count [1] & (\init_counter|count [0] $ (VCC))) # (!\init_counter|count [1] & (\init_counter|count [0] & VCC))
// \init_counter|Add0~1  = CARRY((\init_counter|count [1] & \init_counter|count [0]))

	.dataa(\init_counter|count [1]),
	.datab(\init_counter|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\init_counter|Add0~0_combout ),
	.cout(\init_counter|Add0~1 ));
// synopsys translate_off
defparam \init_counter|Add0~0 .lut_mask = 16'h6688;
defparam \init_counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N9
dffeas \init_counter|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[1] .is_wysiwyg = "true";
defparam \init_counter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N10
cycloneive_lcell_comb \init_counter|Add0~2 (
// Equation(s):
// \init_counter|Add0~2_combout  = (\init_counter|count [2] & (!\init_counter|Add0~1 )) # (!\init_counter|count [2] & ((\init_counter|Add0~1 ) # (GND)))
// \init_counter|Add0~3  = CARRY((!\init_counter|Add0~1 ) # (!\init_counter|count [2]))

	.dataa(\init_counter|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~1 ),
	.combout(\init_counter|Add0~2_combout ),
	.cout(\init_counter|Add0~3 ));
// synopsys translate_off
defparam \init_counter|Add0~2 .lut_mask = 16'h5A5F;
defparam \init_counter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y45_N11
dffeas \init_counter|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[2] .is_wysiwyg = "true";
defparam \init_counter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N12
cycloneive_lcell_comb \init_counter|Add0~4 (
// Equation(s):
// \init_counter|Add0~4_combout  = (\init_counter|count [3] & (\init_counter|Add0~3  $ (GND))) # (!\init_counter|count [3] & (!\init_counter|Add0~3  & VCC))
// \init_counter|Add0~5  = CARRY((\init_counter|count [3] & !\init_counter|Add0~3 ))

	.dataa(\init_counter|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~3 ),
	.combout(\init_counter|Add0~4_combout ),
	.cout(\init_counter|Add0~5 ));
// synopsys translate_off
defparam \init_counter|Add0~4 .lut_mask = 16'hA50A;
defparam \init_counter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y45_N13
dffeas \init_counter|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[3] .is_wysiwyg = "true";
defparam \init_counter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N14
cycloneive_lcell_comb \init_counter|Add0~6 (
// Equation(s):
// \init_counter|Add0~6_combout  = (\init_counter|count [4] & (!\init_counter|Add0~5 )) # (!\init_counter|count [4] & ((\init_counter|Add0~5 ) # (GND)))
// \init_counter|Add0~7  = CARRY((!\init_counter|Add0~5 ) # (!\init_counter|count [4]))

	.dataa(gnd),
	.datab(\init_counter|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~5 ),
	.combout(\init_counter|Add0~6_combout ),
	.cout(\init_counter|Add0~7 ));
// synopsys translate_off
defparam \init_counter|Add0~6 .lut_mask = 16'h3C3F;
defparam \init_counter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y45_N15
dffeas \init_counter|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[4] .is_wysiwyg = "true";
defparam \init_counter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N16
cycloneive_lcell_comb \init_counter|Add0~8 (
// Equation(s):
// \init_counter|Add0~8_combout  = (\init_counter|count [5] & (\init_counter|Add0~7  $ (GND))) # (!\init_counter|count [5] & (!\init_counter|Add0~7  & VCC))
// \init_counter|Add0~9  = CARRY((\init_counter|count [5] & !\init_counter|Add0~7 ))

	.dataa(gnd),
	.datab(\init_counter|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~7 ),
	.combout(\init_counter|Add0~8_combout ),
	.cout(\init_counter|Add0~9 ));
// synopsys translate_off
defparam \init_counter|Add0~8 .lut_mask = 16'hC30C;
defparam \init_counter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N18
cycloneive_lcell_comb \init_counter|Add0~10 (
// Equation(s):
// \init_counter|Add0~10_combout  = (\init_counter|count [6] & (!\init_counter|Add0~9 )) # (!\init_counter|count [6] & ((\init_counter|Add0~9 ) # (GND)))
// \init_counter|Add0~11  = CARRY((!\init_counter|Add0~9 ) # (!\init_counter|count [6]))

	.dataa(gnd),
	.datab(\init_counter|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_counter|Add0~9 ),
	.combout(\init_counter|Add0~10_combout ),
	.cout(\init_counter|Add0~11 ));
// synopsys translate_off
defparam \init_counter|Add0~10 .lut_mask = 16'h3C3F;
defparam \init_counter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y45_N19
dffeas \init_counter|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[6] .is_wysiwyg = "true";
defparam \init_counter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N20
cycloneive_lcell_comb \init_counter|Add0~12 (
// Equation(s):
// \init_counter|Add0~12_combout  = \init_counter|Add0~11  $ (!\init_counter|count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(\init_counter|Add0~11 ),
	.combout(\init_counter|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|Add0~12 .lut_mask = 16'hF00F;
defparam \init_counter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y45_N21
dffeas \init_counter|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[7] .is_wysiwyg = "true";
defparam \init_counter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N28
cycloneive_lcell_comb \fsm|Equal0~0 (
// Equation(s):
// \fsm|Equal0~0_combout  = (\init_counter|count [0] & (\init_counter|count [6] & (\init_counter|count [5] & \init_counter|count [7])))

	.dataa(\init_counter|count [0]),
	.datab(\init_counter|count [6]),
	.datac(\init_counter|count [5]),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\fsm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Equal0~0 .lut_mask = 16'h8000;
defparam \fsm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N6
cycloneive_lcell_comb \fsm|Equal0~1 (
// Equation(s):
// \fsm|Equal0~1_combout  = (\init_counter|count [1] & (\init_counter|count [3] & (\init_counter|count [2] & \init_counter|count [4])))

	.dataa(\init_counter|count [1]),
	.datab(\init_counter|count [3]),
	.datac(\init_counter|count [2]),
	.datad(\init_counter|count [4]),
	.cin(gnd),
	.combout(\fsm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Equal0~1 .lut_mask = 16'h8000;
defparam \fsm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N24
cycloneive_lcell_comb \fsm|State.START~0 (
// Equation(s):
// \fsm|State.START~0_combout  = (\fsm|State.START~q ) # ((\fsm|Equal0~0_combout  & \fsm|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\fsm|Equal0~0_combout ),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|Equal0~1_combout ),
	.cin(gnd),
	.combout(\fsm|State.START~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|State.START~0 .lut_mask = 16'hFCF0;
defparam \fsm|State.START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N25
dffeas \fsm|State.START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fsm|State.START~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.START .is_wysiwyg = "true";
defparam \fsm|State.START .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N17
dffeas \init_counter|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\init_counter|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init_counter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \init_counter|count[5] .is_wysiwyg = "true";
defparam \init_counter|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N13
dffeas \p_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~8_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N15
dffeas \p_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N31
dffeas \p_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N16
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[9]~feeder_combout  = \init_counter|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [4]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N17
dffeas \p_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N30
cycloneive_lcell_comb \p_ram|mem~28 (
// Equation(s):
// \p_ram|mem~28_combout  = (\p_ram|mem_rtl_0_bypass [12] & (\p_ram|mem_rtl_0_bypass [11] & (\p_ram|mem_rtl_0_bypass [10] $ (!\p_ram|mem_rtl_0_bypass [9])))) # (!\p_ram|mem_rtl_0_bypass [12] & (!\p_ram|mem_rtl_0_bypass [11] & (\p_ram|mem_rtl_0_bypass [10] $ 
// (!\p_ram|mem_rtl_0_bypass [9]))))

	.dataa(\p_ram|mem_rtl_0_bypass [12]),
	.datab(\p_ram|mem_rtl_0_bypass [11]),
	.datac(\p_ram|mem_rtl_0_bypass [10]),
	.datad(\p_ram|mem_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\p_ram|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~28 .lut_mask = 16'h9009;
defparam \p_ram|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N19
dffeas \p_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N1
dffeas \p_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N22
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N23
dffeas \p_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N21
dffeas \p_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N20
cycloneive_lcell_comb \p_ram|mem~29 (
// Equation(s):
// \p_ram|mem~29_combout  = \p_ram|mem_rtl_0_bypass [15] $ (\p_ram|mem_rtl_0_bypass [16])

	.dataa(\p_ram|mem_rtl_0_bypass [15]),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~29 .lut_mask = 16'h5A5A;
defparam \p_ram|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N0
cycloneive_lcell_comb \p_ram|mem~30 (
// Equation(s):
// \p_ram|mem~30_combout  = (\p_ram|mem~28_combout  & (!\p_ram|mem~29_combout  & (\p_ram|mem_rtl_0_bypass [13] $ (!\p_ram|mem_rtl_0_bypass [14]))))

	.dataa(\p_ram|mem~28_combout ),
	.datab(\p_ram|mem_rtl_0_bypass [13]),
	.datac(\p_ram|mem_rtl_0_bypass [14]),
	.datad(\p_ram|mem~29_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~30 .lut_mask = 16'h0082;
defparam \p_ram|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N22
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[3]~feeder_combout  = \init_counter|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [1]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N23
dffeas \p_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N5
dffeas \p_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N29
dffeas \p_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N2
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[2]~0_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [0]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h00FF;
defparam \p_ram|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N3
dffeas \p_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N28
cycloneive_lcell_comb \p_ram|mem~26 (
// Equation(s):
// \p_ram|mem~26_combout  = (\p_ram|mem_rtl_0_bypass [3] & (\p_ram|mem_rtl_0_bypass [4] & (\p_ram|mem_rtl_0_bypass [1] $ (!\p_ram|mem_rtl_0_bypass [2])))) # (!\p_ram|mem_rtl_0_bypass [3] & (!\p_ram|mem_rtl_0_bypass [4] & (\p_ram|mem_rtl_0_bypass [1] $ 
// (!\p_ram|mem_rtl_0_bypass [2]))))

	.dataa(\p_ram|mem_rtl_0_bypass [3]),
	.datab(\p_ram|mem_rtl_0_bypass [1]),
	.datac(\p_ram|mem_rtl_0_bypass [4]),
	.datad(\p_ram|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\p_ram|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~26 .lut_mask = 16'h8421;
defparam \p_ram|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N8
cycloneive_lcell_comb \fsm|Selector1~0 (
// Equation(s):
// \fsm|Selector1~0_combout  = (\fsm|Equal0~1_combout  & (!\fsm|State.START~q  & \fsm|Equal0~0_combout ))

	.dataa(\fsm|Equal0~1_combout ),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|Equal0~0_combout ),
	.cin(gnd),
	.combout(\fsm|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Selector1~0 .lut_mask = 16'h2200;
defparam \fsm|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y44_N9
dffeas \fsm|State.CALC_MOMENT_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_1 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y44_N5
dffeas \fsm|State.CALC_MOMENT_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|State.CALC_MOMENT_1~q ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_2 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N30
cycloneive_lcell_comb \fsm|WE_p_mem (
// Equation(s):
// \fsm|WE_p_mem~combout  = (\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\fsm|WE_p_mem~combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WE_p_mem .lut_mask = 16'hF0FF;
defparam \fsm|WE_p_mem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N21
dffeas \p_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|WE_p_mem~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N26
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[5]~feeder_combout  = \init_counter|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N27
dffeas \p_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N24
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[7]~feeder_combout  = \init_counter|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [3]),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N25
dffeas \p_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N1
dffeas \p_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N6
cycloneive_lcell_comb \p_ram|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \p_ram|mem_rtl_0_bypass[8]~feeder_combout  = \init_counter|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~4_combout ),
	.cin(gnd),
	.combout(\p_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \p_ram|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y45_N7
dffeas \p_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N0
cycloneive_lcell_comb \p_ram|mem~27 (
// Equation(s):
// \p_ram|mem~27_combout  = (\p_ram|mem_rtl_0_bypass [5] & (\p_ram|mem_rtl_0_bypass [6] & (\p_ram|mem_rtl_0_bypass [7] $ (!\p_ram|mem_rtl_0_bypass [8])))) # (!\p_ram|mem_rtl_0_bypass [5] & (!\p_ram|mem_rtl_0_bypass [6] & (\p_ram|mem_rtl_0_bypass [7] $ 
// (!\p_ram|mem_rtl_0_bypass [8]))))

	.dataa(\p_ram|mem_rtl_0_bypass [5]),
	.datab(\p_ram|mem_rtl_0_bypass [7]),
	.datac(\p_ram|mem_rtl_0_bypass [6]),
	.datad(\p_ram|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\p_ram|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~27 .lut_mask = 16'h8421;
defparam \p_ram|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N30
cycloneive_lcell_comb \p_ram|mem~31 (
// Equation(s):
// \p_ram|mem~31_combout  = (\p_ram|mem~30_combout  & (\p_ram|mem~26_combout  & (\p_ram|mem_rtl_0_bypass [0] & \p_ram|mem~27_combout )))

	.dataa(\p_ram|mem~30_combout ),
	.datab(\p_ram|mem~26_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [0]),
	.datad(\p_ram|mem~27_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~31 .lut_mask = 16'h8000;
defparam \p_ram|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \fin_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[9]~feeder_combout  = \init_counter|count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [4]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \fin_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \fin_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[12]~feeder_combout  = \init_counter|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \fin_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
cycloneive_lcell_comb \fin_ram|mem~104 (
// Equation(s):
// \fin_ram|mem~104_combout  = (\fin_ram|mem_rtl_0_bypass [11] & (\fin_ram|mem_rtl_0_bypass [12] & (\fin_ram|mem_rtl_0_bypass [9] $ (!\fin_ram|mem_rtl_0_bypass [10])))) # (!\fin_ram|mem_rtl_0_bypass [11] & (!\fin_ram|mem_rtl_0_bypass [12] & 
// (\fin_ram|mem_rtl_0_bypass [9] $ (!\fin_ram|mem_rtl_0_bypass [10]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [11]),
	.datab(\fin_ram|mem_rtl_0_bypass [9]),
	.datac(\fin_ram|mem_rtl_0_bypass [10]),
	.datad(\fin_ram|mem_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\fin_ram|mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~104 .lut_mask = 16'h8241;
defparam \fin_ram|mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N13
dffeas \fin_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N15
dffeas \fin_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N3
dffeas \fin_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N21
dffeas \fin_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneive_lcell_comb \fin_ram|mem~105 (
// Equation(s):
// \fin_ram|mem~105_combout  = (\fin_ram|mem_rtl_0_bypass [16] & (\fin_ram|mem_rtl_0_bypass [15] & (\fin_ram|mem_rtl_0_bypass [14] $ (!\fin_ram|mem_rtl_0_bypass [13])))) # (!\fin_ram|mem_rtl_0_bypass [16] & (!\fin_ram|mem_rtl_0_bypass [15] & 
// (\fin_ram|mem_rtl_0_bypass [14] $ (!\fin_ram|mem_rtl_0_bypass [13]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [16]),
	.datab(\fin_ram|mem_rtl_0_bypass [15]),
	.datac(\fin_ram|mem_rtl_0_bypass [14]),
	.datad(\fin_ram|mem_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\fin_ram|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~105 .lut_mask = 16'h9009;
defparam \fin_ram|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[0]~0 (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[0]~0_combout  = !\fsm|State.START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[0]~0 .lut_mask = 16'h00FF;
defparam \fin_ram|mem_rtl_0_bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N1
dffeas \fin_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fin_ram|mem_rtl_0_bypass[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[5]~feeder_combout  = \init_counter|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N27
dffeas \fin_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[7]~feeder_combout  = \init_counter|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [3]),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \fin_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \fin_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[8]~feeder_combout  = \init_counter|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~4_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \fin_ram|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \fin_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \fin_ram|mem~101 (
// Equation(s):
// \fin_ram|mem~101_combout  = (\fin_ram|mem_rtl_0_bypass [5] & (\fin_ram|mem_rtl_0_bypass [6] & (\fin_ram|mem_rtl_0_bypass [7] $ (!\fin_ram|mem_rtl_0_bypass [8])))) # (!\fin_ram|mem_rtl_0_bypass [5] & (!\fin_ram|mem_rtl_0_bypass [6] & 
// (\fin_ram|mem_rtl_0_bypass [7] $ (!\fin_ram|mem_rtl_0_bypass [8]))))

	.dataa(\fin_ram|mem_rtl_0_bypass [5]),
	.datab(\fin_ram|mem_rtl_0_bypass [7]),
	.datac(\fin_ram|mem_rtl_0_bypass [6]),
	.datad(\fin_ram|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\fin_ram|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~101 .lut_mask = 16'h8421;
defparam \fin_ram|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \fin_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[2]~1 (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[2]~1_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[2]~1 .lut_mask = 16'h0F0F;
defparam \fin_ram|mem_rtl_0_bypass[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N7
dffeas \fin_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[2]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
cycloneive_lcell_comb \fin_ram|mem~102 (
// Equation(s):
// \fin_ram|mem~102_combout  = \fin_ram|mem_rtl_0_bypass [1] $ (\fin_ram|mem_rtl_0_bypass [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fin_ram|mem_rtl_0_bypass [1]),
	.datad(\fin_ram|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\fin_ram|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~102 .lut_mask = 16'h0FF0;
defparam \fin_ram|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N19
dffeas \fin_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \fin_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
cycloneive_lcell_comb \fin_ram|mem~103 (
// Equation(s):
// \fin_ram|mem~103_combout  = (\fin_ram|mem~101_combout  & (!\fin_ram|mem~102_combout  & (\fin_ram|mem_rtl_0_bypass [4] $ (!\fin_ram|mem_rtl_0_bypass [3]))))

	.dataa(\fin_ram|mem~101_combout ),
	.datab(\fin_ram|mem~102_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [4]),
	.datad(\fin_ram|mem_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\fin_ram|mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~103 .lut_mask = 16'h2002;
defparam \fin_ram|mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
cycloneive_lcell_comb \fin_ram|mem~106 (
// Equation(s):
// \fin_ram|mem~106_combout  = (\fin_ram|mem~104_combout  & (\fin_ram|mem~105_combout  & (\fin_ram|mem_rtl_0_bypass [0] & \fin_ram|mem~103_combout )))

	.dataa(\fin_ram|mem~104_combout ),
	.datab(\fin_ram|mem~105_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [0]),
	.datad(\fin_ram|mem~103_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~106 .lut_mask = 16'h8000;
defparam \fin_ram|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[17]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N25
dffeas \fin_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N12
cycloneive_lcell_comb \fsm|State.START~_wirecell (
// Equation(s):
// \fsm|State.START~_wirecell_combout  = !\fsm|State.START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\fsm|State.START~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|State.START~_wirecell .lut_mask = 16'h00FF;
defparam \fsm|State.START~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N4
cycloneive_lcell_comb \init_counter|count[0]~_wirecell (
// Equation(s):
// \init_counter|count[0]~_wirecell_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\init_counter|count[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \init_counter|count[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \init_counter|count[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\fsm|State.START~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.START~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
cycloneive_lcell_comb \fin_ram|mem~0feeder (
// Equation(s):
// \fin_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \fin_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem~0 .is_wysiwyg = "true";
defparam \fin_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N2
cycloneive_lcell_comb \fin_ram|mem~107 (
// Equation(s):
// \fin_ram|mem~107_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [17])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [17]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~107 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[37]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[37]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[37]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \fin_ram|mem_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneive_lcell_comb \fin_ram|mem~127 (
// Equation(s):
// \fin_ram|mem~127_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [37])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a20 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [37]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\fin_ram|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~127 .lut_mask = 16'hF5B1;
defparam \fin_ram|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[27]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[27]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N1
dffeas \fin_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \fin_ram|mem~117 (
// Equation(s):
// \fin_ram|mem~117_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [27])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a10 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [27]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\fin_ram|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~117 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneive_lcell_comb \adder0|Add5~0 (
// Equation(s):
// \adder0|Add5~0_combout  = (\fin_ram|mem~127_combout  & (\fin_ram|mem~117_combout  $ (VCC))) # (!\fin_ram|mem~127_combout  & (\fin_ram|mem~117_combout  & VCC))
// \adder0|Add5~1  = CARRY((\fin_ram|mem~127_combout  & \fin_ram|mem~117_combout ))

	.dataa(\fin_ram|mem~127_combout ),
	.datab(\fin_ram|mem~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add5~0_combout ),
	.cout(\adder0|Add5~1 ));
// synopsys translate_off
defparam \adder0|Add5~0 .lut_mask = 16'h6688;
defparam \adder0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
cycloneive_lcell_comb \adder0|Add6~0 (
// Equation(s):
// \adder0|Add6~0_combout  = (\fin_ram|mem~107_combout  & (\adder0|Add5~0_combout  $ (VCC))) # (!\fin_ram|mem~107_combout  & (\adder0|Add5~0_combout  & VCC))
// \adder0|Add6~1  = CARRY((\fin_ram|mem~107_combout  & \adder0|Add5~0_combout ))

	.dataa(\fin_ram|mem~107_combout ),
	.datab(\adder0|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add6~0_combout ),
	.cout(\adder0|Add6~1 ));
// synopsys translate_off
defparam \adder0|Add6~0 .lut_mask = 16'h6688;
defparam \adder0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[69]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[69]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N13
dffeas \fin_ram|mem_rtl_0_bypass[69] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(!\fsm|State.START~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.START~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N22
cycloneive_lcell_comb \fin_ram|mem~159 (
// Equation(s):
// \fin_ram|mem~159_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [69])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [69]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a52 ),
	.cin(gnd),
	.combout(\fin_ram|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~159 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[47]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[47]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y39_N1
dffeas \fin_ram|mem_rtl_0_bypass[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N2
cycloneive_lcell_comb \fin_ram|mem~137 (
// Equation(s):
// \fin_ram|mem~137_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [47])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a30 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\fin_ram|mem_rtl_0_bypass [47]),
	.cin(gnd),
	.combout(\fin_ram|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~137 .lut_mask = 16'hFB51;
defparam \fin_ram|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[57]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[57]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[57]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N1
dffeas \fin_ram|mem_rtl_0_bypass[57] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N18
cycloneive_lcell_comb \fin_ram|mem~147 (
// Equation(s):
// \fin_ram|mem~147_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [57])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [57]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a40 ),
	.cin(gnd),
	.combout(\fin_ram|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~147 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N2
cycloneive_lcell_comb \adder0|Add3~0 (
// Equation(s):
// \adder0|Add3~0_combout  = (\fin_ram|mem~137_combout  & (\fin_ram|mem~147_combout  $ (VCC))) # (!\fin_ram|mem~137_combout  & (\fin_ram|mem~147_combout  & VCC))
// \adder0|Add3~1  = CARRY((\fin_ram|mem~137_combout  & \fin_ram|mem~147_combout ))

	.dataa(\fin_ram|mem~137_combout ),
	.datab(\fin_ram|mem~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add3~0_combout ),
	.cout(\adder0|Add3~1 ));
// synopsys translate_off
defparam \adder0|Add3~0 .lut_mask = 16'h6688;
defparam \adder0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
cycloneive_lcell_comb \adder0|Add2~0 (
// Equation(s):
// \adder0|Add2~0_combout  = (\fin_ram|mem~159_combout  & (\adder0|Add3~0_combout  $ (VCC))) # (!\fin_ram|mem~159_combout  & (\adder0|Add3~0_combout  & VCC))
// \adder0|Add2~1  = CARRY((\fin_ram|mem~159_combout  & \adder0|Add3~0_combout ))

	.dataa(\fin_ram|mem~159_combout ),
	.datab(\adder0|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add2~0_combout ),
	.cout(\adder0|Add2~1 ));
// synopsys translate_off
defparam \adder0|Add2~0 .lut_mask = 16'h6688;
defparam \adder0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneive_lcell_comb \adder0|Add4~0 (
// Equation(s):
// \adder0|Add4~0_combout  = (\adder0|Add6~0_combout  & (\adder0|Add2~0_combout  $ (VCC))) # (!\adder0|Add6~0_combout  & (\adder0|Add2~0_combout  & VCC))
// \adder0|Add4~1  = CARRY((\adder0|Add6~0_combout  & \adder0|Add2~0_combout ))

	.dataa(\adder0|Add6~0_combout ),
	.datab(\adder0|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add4~0_combout ),
	.cout(\adder0|Add4~1 ));
// synopsys translate_off
defparam \adder0|Add4~0 .lut_mask = 16'h6688;
defparam \adder0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[81]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[81]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[81]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N17
dffeas \fin_ram|mem_rtl_0_bypass[81] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \fin_ram|mem~171 (
// Equation(s):
// \fin_ram|mem~171_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [81])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a64 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [81]),
	.cin(gnd),
	.combout(\fin_ram|mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~171 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[93]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[93]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[93]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N13
dffeas \fin_ram|mem_rtl_0_bypass[93] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(!\fsm|State.START~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(!\fsm|State.START~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fin_ram|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "distribution_ram:fin_ram|altsyncram:mem_rtl_0|altsyncram_hed1:auto_generated|ALTSYNCRAM";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 36;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 256;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 100;
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \fin_ram|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N22
cycloneive_lcell_comb \fin_ram|mem~183 (
// Equation(s):
// \fin_ram|mem~183_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [93])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [93]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~183 .lut_mask = 16'hAAF3;
defparam \fin_ram|mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N8
cycloneive_lcell_comb \adder0|Add1~0 (
// Equation(s):
// \adder0|Add1~0_combout  = (\fin_ram|mem~171_combout  & (\fin_ram|mem~183_combout  $ (VCC))) # (!\fin_ram|mem~171_combout  & (\fin_ram|mem~183_combout  & VCC))
// \adder0|Add1~1  = CARRY((\fin_ram|mem~171_combout  & \fin_ram|mem~183_combout ))

	.dataa(\fin_ram|mem~171_combout ),
	.datab(\fin_ram|mem~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add1~0_combout ),
	.cout(\adder0|Add1~1 ));
// synopsys translate_off
defparam \adder0|Add1~0 .lut_mask = 16'h6688;
defparam \adder0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N8
cycloneive_lcell_comb \p_reg|d_out[0]~24 (
// Equation(s):
// \p_reg|d_out[0]~24_combout  = (\adder0|Add4~0_combout  & (\adder0|Add1~0_combout  $ (VCC))) # (!\adder0|Add4~0_combout  & (\adder0|Add1~0_combout  & VCC))
// \p_reg|d_out[0]~25  = CARRY((\adder0|Add4~0_combout  & \adder0|Add1~0_combout ))

	.dataa(\adder0|Add4~0_combout ),
	.datab(\adder0|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_reg|d_out[0]~24_combout ),
	.cout(\p_reg|d_out[0]~25 ));
// synopsys translate_off
defparam \p_reg|d_out[0]~24 .lut_mask = 16'h6688;
defparam \p_reg|d_out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y41_N9
dffeas \p_reg|d_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[0]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[0] .is_wysiwyg = "true";
defparam \p_reg|d_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N12
cycloneive_lcell_comb \p_mem_mux|Dout[0]~0 (
// Equation(s):
// \p_mem_mux|Dout[0]~0_combout  = (\p_reg|d_out [0]) # ((!\fsm|State.CALC_MOMENT_2~q  & \fsm|State.START~q ))

	.dataa(gnd),
	.datab(\fsm|State.CALC_MOMENT_2~q ),
	.datac(\fsm|State.START~q ),
	.datad(\p_reg|d_out [0]),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[0]~0 .lut_mask = 16'hFF30;
defparam \p_mem_mux|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N17
dffeas \p_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N8
cycloneive_lcell_comb \p_ram|mem~0feeder (
// Equation(s):
// \p_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \p_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N9
dffeas \p_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~0 .is_wysiwyg = "true";
defparam \p_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N26
cycloneive_lcell_comb \p_ram|mem~80 (
// Equation(s):
// \p_ram|mem~80_combout  = (!\init_counter|count [1] & (!\init_counter|count [3] & (!\init_counter|count [2] & !\init_counter|count [4])))

	.dataa(\init_counter|count [1]),
	.datab(\init_counter|count [3]),
	.datac(\init_counter|count [2]),
	.datad(\init_counter|count [4]),
	.cin(gnd),
	.combout(\p_ram|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~80 .lut_mask = 16'h0001;
defparam \p_ram|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N10
cycloneive_lcell_comb \p_ram|mem~79 (
// Equation(s):
// \p_ram|mem~79_combout  = (!\init_counter|count [0] & (!\init_counter|count [6] & (!\init_counter|count [5] & !\init_counter|count [7])))

	.dataa(\init_counter|count [0]),
	.datab(\init_counter|count [6]),
	.datac(\init_counter|count [5]),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\p_ram|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~79 .lut_mask = 16'h0001;
defparam \p_ram|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N4
cycloneive_lcell_comb \p_ram|mem~81 (
// Equation(s):
// \p_ram|mem~81_combout  = (\p_ram|mem~80_combout  & (\p_ram|mem~79_combout  & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q ))))

	.dataa(\p_ram|mem~80_combout ),
	.datab(\fsm|State.START~q ),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\p_ram|mem~79_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~81 .lut_mask = 16'hA200;
defparam \p_ram|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N19
dffeas \p_ram|mem~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~1 .is_wysiwyg = "true";
defparam \p_ram|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N5
dffeas \fin_ram|mem_rtl_0_bypass[82] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \fin_ram|mem~172 (
// Equation(s):
// \fin_ram|mem~172_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [82])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a65 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [82]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a65 ),
	.cin(gnd),
	.combout(\fin_ram|mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~172 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[94]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[94]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N29
dffeas \fin_ram|mem_rtl_0_bypass[94] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \fin_ram|mem~184 (
// Equation(s):
// \fin_ram|mem~184_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [94])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a77 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datad(\fin_ram|mem_rtl_0_bypass [94]),
	.cin(gnd),
	.combout(\fin_ram|mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~184 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N10
cycloneive_lcell_comb \adder0|Add1~2 (
// Equation(s):
// \adder0|Add1~2_combout  = (\fin_ram|mem~172_combout  & ((\fin_ram|mem~184_combout  & (\adder0|Add1~1  & VCC)) # (!\fin_ram|mem~184_combout  & (!\adder0|Add1~1 )))) # (!\fin_ram|mem~172_combout  & ((\fin_ram|mem~184_combout  & (!\adder0|Add1~1 )) # 
// (!\fin_ram|mem~184_combout  & ((\adder0|Add1~1 ) # (GND)))))
// \adder0|Add1~3  = CARRY((\fin_ram|mem~172_combout  & (!\fin_ram|mem~184_combout  & !\adder0|Add1~1 )) # (!\fin_ram|mem~172_combout  & ((!\adder0|Add1~1 ) # (!\fin_ram|mem~184_combout ))))

	.dataa(\fin_ram|mem~172_combout ),
	.datab(\fin_ram|mem~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~1 ),
	.combout(\adder0|Add1~2_combout ),
	.cout(\adder0|Add1~3 ));
// synopsys translate_off
defparam \adder0|Add1~2 .lut_mask = 16'h9617;
defparam \adder0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N9
dffeas \fin_ram|mem_rtl_0_bypass[70] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N18
cycloneive_lcell_comb \fin_ram|mem~160 (
// Equation(s):
// \fin_ram|mem~160_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [70])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a53 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [70]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a53 ),
	.cin(gnd),
	.combout(\fin_ram|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~160 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N13
dffeas \fin_ram|mem_rtl_0_bypass[58] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \fin_ram|mem~148 (
// Equation(s):
// \fin_ram|mem~148_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [58])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [58]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.combout(\fin_ram|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~148 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
cycloneive_lcell_comb \adder0|Add3~2 (
// Equation(s):
// \adder0|Add3~2_combout  = (\fin_ram|mem~148_combout  & (!\adder0|Add3~1 )) # (!\fin_ram|mem~148_combout  & ((\adder0|Add3~1 ) # (GND)))
// \adder0|Add3~3  = CARRY((!\adder0|Add3~1 ) # (!\fin_ram|mem~148_combout ))

	.dataa(\fin_ram|mem~148_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~1 ),
	.combout(\adder0|Add3~2_combout ),
	.cout(\adder0|Add3~3 ));
// synopsys translate_off
defparam \adder0|Add3~2 .lut_mask = 16'h5A5F;
defparam \adder0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
cycloneive_lcell_comb \adder0|Add2~2 (
// Equation(s):
// \adder0|Add2~2_combout  = (\fin_ram|mem~160_combout  & ((\adder0|Add3~2_combout  & (\adder0|Add2~1  & VCC)) # (!\adder0|Add3~2_combout  & (!\adder0|Add2~1 )))) # (!\fin_ram|mem~160_combout  & ((\adder0|Add3~2_combout  & (!\adder0|Add2~1 )) # 
// (!\adder0|Add3~2_combout  & ((\adder0|Add2~1 ) # (GND)))))
// \adder0|Add2~3  = CARRY((\fin_ram|mem~160_combout  & (!\adder0|Add3~2_combout  & !\adder0|Add2~1 )) # (!\fin_ram|mem~160_combout  & ((!\adder0|Add2~1 ) # (!\adder0|Add3~2_combout ))))

	.dataa(\fin_ram|mem~160_combout ),
	.datab(\adder0|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~1 ),
	.combout(\adder0|Add2~2_combout ),
	.cout(\adder0|Add2~3 ));
// synopsys translate_off
defparam \adder0|Add2~2 .lut_mask = 16'h9617;
defparam \adder0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneive_lcell_comb \adder0|Add5~2 (
// Equation(s):
// \adder0|Add5~2_combout  = \adder0|Add5~1 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add5~1 ),
	.combout(\adder0|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add5~2 .lut_mask = 16'hF0F0;
defparam \adder0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneive_lcell_comb \adder0|Add6~2 (
// Equation(s):
// \adder0|Add6~2_combout  = (\adder0|Add5~2_combout  & (!\adder0|Add6~1 )) # (!\adder0|Add5~2_combout  & ((\adder0|Add6~1 ) # (GND)))
// \adder0|Add6~3  = CARRY((!\adder0|Add6~1 ) # (!\adder0|Add5~2_combout ))

	.dataa(gnd),
	.datab(\adder0|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~1 ),
	.combout(\adder0|Add6~2_combout ),
	.cout(\adder0|Add6~3 ));
// synopsys translate_off
defparam \adder0|Add6~2 .lut_mask = 16'h3C3F;
defparam \adder0|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneive_lcell_comb \adder0|Add4~2 (
// Equation(s):
// \adder0|Add4~2_combout  = (\adder0|Add2~2_combout  & ((\adder0|Add6~2_combout  & (\adder0|Add4~1  & VCC)) # (!\adder0|Add6~2_combout  & (!\adder0|Add4~1 )))) # (!\adder0|Add2~2_combout  & ((\adder0|Add6~2_combout  & (!\adder0|Add4~1 )) # 
// (!\adder0|Add6~2_combout  & ((\adder0|Add4~1 ) # (GND)))))
// \adder0|Add4~3  = CARRY((\adder0|Add2~2_combout  & (!\adder0|Add6~2_combout  & !\adder0|Add4~1 )) # (!\adder0|Add2~2_combout  & ((!\adder0|Add4~1 ) # (!\adder0|Add6~2_combout ))))

	.dataa(\adder0|Add2~2_combout ),
	.datab(\adder0|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~1 ),
	.combout(\adder0|Add4~2_combout ),
	.cout(\adder0|Add4~3 ));
// synopsys translate_off
defparam \adder0|Add4~2 .lut_mask = 16'h9617;
defparam \adder0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N10
cycloneive_lcell_comb \p_reg|d_out[1]~26 (
// Equation(s):
// \p_reg|d_out[1]~26_combout  = (\adder0|Add1~2_combout  & ((\adder0|Add4~2_combout  & (\p_reg|d_out[0]~25  & VCC)) # (!\adder0|Add4~2_combout  & (!\p_reg|d_out[0]~25 )))) # (!\adder0|Add1~2_combout  & ((\adder0|Add4~2_combout  & (!\p_reg|d_out[0]~25 )) # 
// (!\adder0|Add4~2_combout  & ((\p_reg|d_out[0]~25 ) # (GND)))))
// \p_reg|d_out[1]~27  = CARRY((\adder0|Add1~2_combout  & (!\adder0|Add4~2_combout  & !\p_reg|d_out[0]~25 )) # (!\adder0|Add1~2_combout  & ((!\p_reg|d_out[0]~25 ) # (!\adder0|Add4~2_combout ))))

	.dataa(\adder0|Add1~2_combout ),
	.datab(\adder0|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[0]~25 ),
	.combout(\p_reg|d_out[1]~26_combout ),
	.cout(\p_reg|d_out[1]~27 ));
// synopsys translate_off
defparam \p_reg|d_out[1]~26 .lut_mask = 16'h9617;
defparam \p_reg|d_out[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N11
dffeas \p_reg|d_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[1]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[1] .is_wysiwyg = "true";
defparam \p_reg|d_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \p_mem_mux|Dout[1]~1 (
// Equation(s):
// \p_mem_mux|Dout[1]~1_combout  = (\p_reg|d_out [1] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [1]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[1]~1 .lut_mask = 16'hAA0A;
defparam \p_mem_mux|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[83]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[83]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[83]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N1
dffeas \fin_ram|mem_rtl_0_bypass[83] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \fin_ram|mem~173 (
// Equation(s):
// \fin_ram|mem~173_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [83])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [83]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a66 ),
	.cin(gnd),
	.combout(\fin_ram|mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~173 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[95]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[95]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[95]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N25
dffeas \fin_ram|mem_rtl_0_bypass[95] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \fin_ram|mem~185 (
// Equation(s):
// \fin_ram|mem~185_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [95])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a78 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [95]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~185 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[105]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[105]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[105]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N1
dffeas \fin_ram|mem_rtl_0_bypass[105] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \fin_ram|mem~195 (
// Equation(s):
// \fin_ram|mem~195_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [105])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a88 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [105]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a88 ),
	.cin(gnd),
	.combout(\fin_ram|mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~195 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N0
cycloneive_lcell_comb \adder0|Add0~0 (
// Equation(s):
// \adder0|Add0~0_combout  = (\fin_ram|mem~185_combout  & (\fin_ram|mem~195_combout  $ (VCC))) # (!\fin_ram|mem~185_combout  & (\fin_ram|mem~195_combout  & VCC))
// \adder0|Add0~1  = CARRY((\fin_ram|mem~185_combout  & \fin_ram|mem~195_combout ))

	.dataa(\fin_ram|mem~185_combout ),
	.datab(\fin_ram|mem~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add0~0_combout ),
	.cout(\adder0|Add0~1 ));
// synopsys translate_off
defparam \adder0|Add0~0 .lut_mask = 16'h6688;
defparam \adder0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N12
cycloneive_lcell_comb \adder0|Add1~4 (
// Equation(s):
// \adder0|Add1~4_combout  = ((\fin_ram|mem~173_combout  $ (\adder0|Add0~0_combout  $ (!\adder0|Add1~3 )))) # (GND)
// \adder0|Add1~5  = CARRY((\fin_ram|mem~173_combout  & ((\adder0|Add0~0_combout ) # (!\adder0|Add1~3 ))) # (!\fin_ram|mem~173_combout  & (\adder0|Add0~0_combout  & !\adder0|Add1~3 )))

	.dataa(\fin_ram|mem~173_combout ),
	.datab(\adder0|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~3 ),
	.combout(\adder0|Add1~4_combout ),
	.cout(\adder0|Add1~5 ));
// synopsys translate_off
defparam \adder0|Add1~4 .lut_mask = 16'h698E;
defparam \adder0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[59]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[59]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[59]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[59] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \fin_ram|mem~149 (
// Equation(s):
// \fin_ram|mem~149_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [59])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [59]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.combout(\fin_ram|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~149 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
cycloneive_lcell_comb \adder0|Add3~4 (
// Equation(s):
// \adder0|Add3~4_combout  = (\fin_ram|mem~149_combout  & (\adder0|Add3~3  $ (GND))) # (!\fin_ram|mem~149_combout  & (!\adder0|Add3~3  & VCC))
// \adder0|Add3~5  = CARRY((\fin_ram|mem~149_combout  & !\adder0|Add3~3 ))

	.dataa(\fin_ram|mem~149_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~3 ),
	.combout(\adder0|Add3~4_combout ),
	.cout(\adder0|Add3~5 ));
// synopsys translate_off
defparam \adder0|Add3~4 .lut_mask = 16'hA50A;
defparam \adder0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[71]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[71]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[71]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N9
dffeas \fin_ram|mem_rtl_0_bypass[71] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N14
cycloneive_lcell_comb \fin_ram|mem~161 (
// Equation(s):
// \fin_ram|mem~161_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [71])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a54 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [71]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a54 ),
	.cin(gnd),
	.combout(\fin_ram|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~161 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
cycloneive_lcell_comb \adder0|Add2~4 (
// Equation(s):
// \adder0|Add2~4_combout  = ((\adder0|Add3~4_combout  $ (\fin_ram|mem~161_combout  $ (!\adder0|Add2~3 )))) # (GND)
// \adder0|Add2~5  = CARRY((\adder0|Add3~4_combout  & ((\fin_ram|mem~161_combout ) # (!\adder0|Add2~3 ))) # (!\adder0|Add3~4_combout  & (\fin_ram|mem~161_combout  & !\adder0|Add2~3 )))

	.dataa(\adder0|Add3~4_combout ),
	.datab(\fin_ram|mem~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~3 ),
	.combout(\adder0|Add2~4_combout ),
	.cout(\adder0|Add2~5 ));
// synopsys translate_off
defparam \adder0|Add2~4 .lut_mask = 16'h698E;
defparam \adder0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneive_lcell_comb \adder0|Add6~4 (
// Equation(s):
// \adder0|Add6~4_combout  = !\adder0|Add6~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add6~3 ),
	.combout(\adder0|Add6~4_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add6~4 .lut_mask = 16'h0F0F;
defparam \adder0|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneive_lcell_comb \adder0|Add4~4 (
// Equation(s):
// \adder0|Add4~4_combout  = ((\adder0|Add2~4_combout  $ (\adder0|Add6~4_combout  $ (!\adder0|Add4~3 )))) # (GND)
// \adder0|Add4~5  = CARRY((\adder0|Add2~4_combout  & ((\adder0|Add6~4_combout ) # (!\adder0|Add4~3 ))) # (!\adder0|Add2~4_combout  & (\adder0|Add6~4_combout  & !\adder0|Add4~3 )))

	.dataa(\adder0|Add2~4_combout ),
	.datab(\adder0|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~3 ),
	.combout(\adder0|Add4~4_combout ),
	.cout(\adder0|Add4~5 ));
// synopsys translate_off
defparam \adder0|Add4~4 .lut_mask = 16'h698E;
defparam \adder0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \p_reg|d_out[2]~28 (
// Equation(s):
// \p_reg|d_out[2]~28_combout  = ((\adder0|Add1~4_combout  $ (\adder0|Add4~4_combout  $ (!\p_reg|d_out[1]~27 )))) # (GND)
// \p_reg|d_out[2]~29  = CARRY((\adder0|Add1~4_combout  & ((\adder0|Add4~4_combout ) # (!\p_reg|d_out[1]~27 ))) # (!\adder0|Add1~4_combout  & (\adder0|Add4~4_combout  & !\p_reg|d_out[1]~27 )))

	.dataa(\adder0|Add1~4_combout ),
	.datab(\adder0|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[1]~27 ),
	.combout(\p_reg|d_out[2]~28_combout ),
	.cout(\p_reg|d_out[2]~29 ));
// synopsys translate_off
defparam \p_reg|d_out[2]~28 .lut_mask = 16'h698E;
defparam \p_reg|d_out[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N13
dffeas \p_reg|d_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[2]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[2] .is_wysiwyg = "true";
defparam \p_reg|d_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N0
cycloneive_lcell_comb \p_mem_mux|Dout[2]~2 (
// Equation(s):
// \p_mem_mux|Dout[2]~2_combout  = (\p_reg|d_out [2] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [2]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[2]~2 .lut_mask = 16'hAA0A;
defparam \p_mem_mux|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneive_lcell_comb \adder0|Add3~6 (
// Equation(s):
// \adder0|Add3~6_combout  = \adder0|Add3~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add3~5 ),
	.combout(\adder0|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add3~6 .lut_mask = 16'hF0F0;
defparam \adder0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneive_lcell_comb \adder0|Add2~6 (
// Equation(s):
// \adder0|Add2~6_combout  = (\adder0|Add3~6_combout  & (!\adder0|Add2~5 )) # (!\adder0|Add3~6_combout  & ((\adder0|Add2~5 ) # (GND)))
// \adder0|Add2~7  = CARRY((!\adder0|Add2~5 ) # (!\adder0|Add3~6_combout ))

	.dataa(gnd),
	.datab(\adder0|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~5 ),
	.combout(\adder0|Add2~6_combout ),
	.cout(\adder0|Add2~7 ));
// synopsys translate_off
defparam \adder0|Add2~6 .lut_mask = 16'h3C3F;
defparam \adder0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneive_lcell_comb \adder0|Add4~6 (
// Equation(s):
// \adder0|Add4~6_combout  = (\adder0|Add2~6_combout  & (!\adder0|Add4~5 )) # (!\adder0|Add2~6_combout  & ((\adder0|Add4~5 ) # (GND)))
// \adder0|Add4~7  = CARRY((!\adder0|Add4~5 ) # (!\adder0|Add2~6_combout ))

	.dataa(gnd),
	.datab(\adder0|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~5 ),
	.combout(\adder0|Add4~6_combout ),
	.cout(\adder0|Add4~7 ));
// synopsys translate_off
defparam \adder0|Add4~6 .lut_mask = 16'h3C3F;
defparam \adder0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[106]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[106]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N25
dffeas \fin_ram|mem_rtl_0_bypass[106] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \fin_ram|mem~196 (
// Equation(s):
// \fin_ram|mem~196_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [106])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [106]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a89 ),
	.cin(gnd),
	.combout(\fin_ram|mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~196 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N2
cycloneive_lcell_comb \adder0|Add0~2 (
// Equation(s):
// \adder0|Add0~2_combout  = (\fin_ram|mem~196_combout  & (!\adder0|Add0~1 )) # (!\fin_ram|mem~196_combout  & ((\adder0|Add0~1 ) # (GND)))
// \adder0|Add0~3  = CARRY((!\adder0|Add0~1 ) # (!\fin_ram|mem~196_combout ))

	.dataa(\fin_ram|mem~196_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~1 ),
	.combout(\adder0|Add0~2_combout ),
	.cout(\adder0|Add0~3 ));
// synopsys translate_off
defparam \adder0|Add0~2 .lut_mask = 16'h5A5F;
defparam \adder0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N14
cycloneive_lcell_comb \adder0|Add1~6 (
// Equation(s):
// \adder0|Add1~6_combout  = (\adder0|Add0~2_combout  & (!\adder0|Add1~5 )) # (!\adder0|Add0~2_combout  & ((\adder0|Add1~5 ) # (GND)))
// \adder0|Add1~7  = CARRY((!\adder0|Add1~5 ) # (!\adder0|Add0~2_combout ))

	.dataa(gnd),
	.datab(\adder0|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~5 ),
	.combout(\adder0|Add1~6_combout ),
	.cout(\adder0|Add1~7 ));
// synopsys translate_off
defparam \adder0|Add1~6 .lut_mask = 16'h3C3F;
defparam \adder0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N14
cycloneive_lcell_comb \p_reg|d_out[3]~30 (
// Equation(s):
// \p_reg|d_out[3]~30_combout  = (\adder0|Add4~6_combout  & ((\adder0|Add1~6_combout  & (\p_reg|d_out[2]~29  & VCC)) # (!\adder0|Add1~6_combout  & (!\p_reg|d_out[2]~29 )))) # (!\adder0|Add4~6_combout  & ((\adder0|Add1~6_combout  & (!\p_reg|d_out[2]~29 )) # 
// (!\adder0|Add1~6_combout  & ((\p_reg|d_out[2]~29 ) # (GND)))))
// \p_reg|d_out[3]~31  = CARRY((\adder0|Add4~6_combout  & (!\adder0|Add1~6_combout  & !\p_reg|d_out[2]~29 )) # (!\adder0|Add4~6_combout  & ((!\p_reg|d_out[2]~29 ) # (!\adder0|Add1~6_combout ))))

	.dataa(\adder0|Add4~6_combout ),
	.datab(\adder0|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[2]~29 ),
	.combout(\p_reg|d_out[3]~30_combout ),
	.cout(\p_reg|d_out[3]~31 ));
// synopsys translate_off
defparam \p_reg|d_out[3]~30 .lut_mask = 16'h9617;
defparam \p_reg|d_out[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N15
dffeas \p_reg|d_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[3]~30_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[3] .is_wysiwyg = "true";
defparam \p_reg|d_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N14
cycloneive_lcell_comb \p_mem_mux|Dout[3]~3 (
// Equation(s):
// \p_mem_mux|Dout[3]~3_combout  = (\p_reg|d_out [3] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\p_reg|d_out [3]),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[3]~3 .lut_mask = 16'hCC0C;
defparam \p_mem_mux|Dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[107]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[107]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[107]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N13
dffeas \fin_ram|mem_rtl_0_bypass[107] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \fin_ram|mem~197 (
// Equation(s):
// \fin_ram|mem~197_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [107])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a90 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datad(\fin_ram|mem_rtl_0_bypass [107]),
	.cin(gnd),
	.combout(\fin_ram|mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~197 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N4
cycloneive_lcell_comb \adder0|Add0~4 (
// Equation(s):
// \adder0|Add0~4_combout  = (\fin_ram|mem~197_combout  & (\adder0|Add0~3  $ (GND))) # (!\fin_ram|mem~197_combout  & (!\adder0|Add0~3  & VCC))
// \adder0|Add0~5  = CARRY((\fin_ram|mem~197_combout  & !\adder0|Add0~3 ))

	.dataa(\fin_ram|mem~197_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~3 ),
	.combout(\adder0|Add0~4_combout ),
	.cout(\adder0|Add0~5 ));
// synopsys translate_off
defparam \adder0|Add0~4 .lut_mask = 16'hA50A;
defparam \adder0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N16
cycloneive_lcell_comb \adder0|Add1~8 (
// Equation(s):
// \adder0|Add1~8_combout  = (\adder0|Add0~4_combout  & (\adder0|Add1~7  $ (GND))) # (!\adder0|Add0~4_combout  & (!\adder0|Add1~7  & VCC))
// \adder0|Add1~9  = CARRY((\adder0|Add0~4_combout  & !\adder0|Add1~7 ))

	.dataa(gnd),
	.datab(\adder0|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~7 ),
	.combout(\adder0|Add1~8_combout ),
	.cout(\adder0|Add1~9 ));
// synopsys translate_off
defparam \adder0|Add1~8 .lut_mask = 16'hC30C;
defparam \adder0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \fin_ram|mem_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneive_lcell_comb \fin_ram|mem~128 (
// Equation(s):
// \fin_ram|mem~128_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [38])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [38]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\fin_ram|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~128 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N29
dffeas \fin_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
cycloneive_lcell_comb \fin_ram|mem~118 (
// Equation(s):
// \fin_ram|mem~118_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [28])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [28]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\fin_ram|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~118 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
cycloneive_lcell_comb \adder0|Add5~4 (
// Equation(s):
// \adder0|Add5~4_combout  = (\fin_ram|mem~128_combout  & (\fin_ram|mem~118_combout  $ (VCC))) # (!\fin_ram|mem~128_combout  & (\fin_ram|mem~118_combout  & VCC))
// \adder0|Add5~5  = CARRY((\fin_ram|mem~128_combout  & \fin_ram|mem~118_combout ))

	.dataa(\fin_ram|mem~128_combout ),
	.datab(\fin_ram|mem~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add5~4_combout ),
	.cout(\adder0|Add5~5 ));
// synopsys translate_off
defparam \adder0|Add5~4 .lut_mask = 16'h6688;
defparam \adder0|Add5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N1
dffeas \fin_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N6
cycloneive_lcell_comb \fin_ram|mem~108 (
// Equation(s):
// \fin_ram|mem~108_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [18])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [18]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~108 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneive_lcell_comb \adder0|Add6~6 (
// Equation(s):
// \adder0|Add6~6_combout  = (\adder0|Add5~4_combout  & (\fin_ram|mem~108_combout  $ (VCC))) # (!\adder0|Add5~4_combout  & (\fin_ram|mem~108_combout  & VCC))
// \adder0|Add6~7  = CARRY((\adder0|Add5~4_combout  & \fin_ram|mem~108_combout ))

	.dataa(\adder0|Add5~4_combout ),
	.datab(\fin_ram|mem~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add6~6_combout ),
	.cout(\adder0|Add6~7 ));
// synopsys translate_off
defparam \adder0|Add6~6 .lut_mask = 16'h6688;
defparam \adder0|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N9
dffeas \fin_ram|mem_rtl_0_bypass[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \fin_ram|mem~138 (
// Equation(s):
// \fin_ram|mem~138_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [48])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\fin_ram|mem_rtl_0_bypass [48]),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~138 .lut_mask = 16'hE4F5;
defparam \fin_ram|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
cycloneive_lcell_comb \adder0|Add2~8 (
// Equation(s):
// \adder0|Add2~8_combout  = (\fin_ram|mem~138_combout  & (\adder0|Add2~7  $ (GND))) # (!\fin_ram|mem~138_combout  & (!\adder0|Add2~7  & VCC))
// \adder0|Add2~9  = CARRY((\fin_ram|mem~138_combout  & !\adder0|Add2~7 ))

	.dataa(\fin_ram|mem~138_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~7 ),
	.combout(\adder0|Add2~8_combout ),
	.cout(\adder0|Add2~9 ));
// synopsys translate_off
defparam \adder0|Add2~8 .lut_mask = 16'hA50A;
defparam \adder0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneive_lcell_comb \adder0|Add4~8 (
// Equation(s):
// \adder0|Add4~8_combout  = ((\adder0|Add6~6_combout  $ (\adder0|Add2~8_combout  $ (!\adder0|Add4~7 )))) # (GND)
// \adder0|Add4~9  = CARRY((\adder0|Add6~6_combout  & ((\adder0|Add2~8_combout ) # (!\adder0|Add4~7 ))) # (!\adder0|Add6~6_combout  & (\adder0|Add2~8_combout  & !\adder0|Add4~7 )))

	.dataa(\adder0|Add6~6_combout ),
	.datab(\adder0|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~7 ),
	.combout(\adder0|Add4~8_combout ),
	.cout(\adder0|Add4~9 ));
// synopsys translate_off
defparam \adder0|Add4~8 .lut_mask = 16'h698E;
defparam \adder0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \p_reg|d_out[4]~32 (
// Equation(s):
// \p_reg|d_out[4]~32_combout  = ((\adder0|Add1~8_combout  $ (\adder0|Add4~8_combout  $ (!\p_reg|d_out[3]~31 )))) # (GND)
// \p_reg|d_out[4]~33  = CARRY((\adder0|Add1~8_combout  & ((\adder0|Add4~8_combout ) # (!\p_reg|d_out[3]~31 ))) # (!\adder0|Add1~8_combout  & (\adder0|Add4~8_combout  & !\p_reg|d_out[3]~31 )))

	.dataa(\adder0|Add1~8_combout ),
	.datab(\adder0|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[3]~31 ),
	.combout(\p_reg|d_out[4]~32_combout ),
	.cout(\p_reg|d_out[4]~33 ));
// synopsys translate_off
defparam \p_reg|d_out[4]~32 .lut_mask = 16'h698E;
defparam \p_reg|d_out[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N17
dffeas \p_reg|d_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[4]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[4] .is_wysiwyg = "true";
defparam \p_reg|d_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N4
cycloneive_lcell_comb \p_mem_mux|Dout[4]~4 (
// Equation(s):
// \p_mem_mux|Dout[4]~4_combout  = (\p_reg|d_out [4] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\p_reg|d_out [4]),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[4]~4 .lut_mask = 16'hCC0C;
defparam \p_mem_mux|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[49]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[49]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[49]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N25
dffeas \fin_ram|mem_rtl_0_bypass[49] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N2
cycloneive_lcell_comb \fin_ram|mem~139 (
// Equation(s):
// \fin_ram|mem~139_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [49])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a32 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [49]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a32 ),
	.cin(gnd),
	.combout(\fin_ram|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~139 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N20
cycloneive_lcell_comb \adder0|Add2~10 (
// Equation(s):
// \adder0|Add2~10_combout  = (\fin_ram|mem~139_combout  & (!\adder0|Add2~9 )) # (!\fin_ram|mem~139_combout  & ((\adder0|Add2~9 ) # (GND)))
// \adder0|Add2~11  = CARRY((!\adder0|Add2~9 ) # (!\fin_ram|mem~139_combout ))

	.dataa(\fin_ram|mem~139_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~9 ),
	.combout(\adder0|Add2~10_combout ),
	.cout(\adder0|Add2~11 ));
// synopsys translate_off
defparam \adder0|Add2~10 .lut_mask = 16'h5A5F;
defparam \adder0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[19]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[19]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[19]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N9
dffeas \fin_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N14
cycloneive_lcell_comb \fin_ram|mem~109 (
// Equation(s):
// \fin_ram|mem~109_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [19])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [19]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\fin_ram|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~109 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[39]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[39]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[39]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N25
dffeas \fin_ram|mem_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \fin_ram|mem~129 (
// Equation(s):
// \fin_ram|mem~129_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [39])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [39]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\fin_ram|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~129 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[29]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[29]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[29]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N25
dffeas \fin_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N30
cycloneive_lcell_comb \fin_ram|mem~119 (
// Equation(s):
// \fin_ram|mem~119_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [29])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [29]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\fin_ram|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~119 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
cycloneive_lcell_comb \adder0|Add5~6 (
// Equation(s):
// \adder0|Add5~6_combout  = (\fin_ram|mem~129_combout  & ((\fin_ram|mem~119_combout  & (\adder0|Add5~5  & VCC)) # (!\fin_ram|mem~119_combout  & (!\adder0|Add5~5 )))) # (!\fin_ram|mem~129_combout  & ((\fin_ram|mem~119_combout  & (!\adder0|Add5~5 )) # 
// (!\fin_ram|mem~119_combout  & ((\adder0|Add5~5 ) # (GND)))))
// \adder0|Add5~7  = CARRY((\fin_ram|mem~129_combout  & (!\fin_ram|mem~119_combout  & !\adder0|Add5~5 )) # (!\fin_ram|mem~129_combout  & ((!\adder0|Add5~5 ) # (!\fin_ram|mem~119_combout ))))

	.dataa(\fin_ram|mem~129_combout ),
	.datab(\fin_ram|mem~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~5 ),
	.combout(\adder0|Add5~6_combout ),
	.cout(\adder0|Add5~7 ));
// synopsys translate_off
defparam \adder0|Add5~6 .lut_mask = 16'h9617;
defparam \adder0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneive_lcell_comb \adder0|Add6~8 (
// Equation(s):
// \adder0|Add6~8_combout  = (\fin_ram|mem~109_combout  & ((\adder0|Add5~6_combout  & (\adder0|Add6~7  & VCC)) # (!\adder0|Add5~6_combout  & (!\adder0|Add6~7 )))) # (!\fin_ram|mem~109_combout  & ((\adder0|Add5~6_combout  & (!\adder0|Add6~7 )) # 
// (!\adder0|Add5~6_combout  & ((\adder0|Add6~7 ) # (GND)))))
// \adder0|Add6~9  = CARRY((\fin_ram|mem~109_combout  & (!\adder0|Add5~6_combout  & !\adder0|Add6~7 )) # (!\fin_ram|mem~109_combout  & ((!\adder0|Add6~7 ) # (!\adder0|Add5~6_combout ))))

	.dataa(\fin_ram|mem~109_combout ),
	.datab(\adder0|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~7 ),
	.combout(\adder0|Add6~8_combout ),
	.cout(\adder0|Add6~9 ));
// synopsys translate_off
defparam \adder0|Add6~8 .lut_mask = 16'h9617;
defparam \adder0|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
cycloneive_lcell_comb \adder0|Add4~10 (
// Equation(s):
// \adder0|Add4~10_combout  = (\adder0|Add2~10_combout  & ((\adder0|Add6~8_combout  & (\adder0|Add4~9  & VCC)) # (!\adder0|Add6~8_combout  & (!\adder0|Add4~9 )))) # (!\adder0|Add2~10_combout  & ((\adder0|Add6~8_combout  & (!\adder0|Add4~9 )) # 
// (!\adder0|Add6~8_combout  & ((\adder0|Add4~9 ) # (GND)))))
// \adder0|Add4~11  = CARRY((\adder0|Add2~10_combout  & (!\adder0|Add6~8_combout  & !\adder0|Add4~9 )) # (!\adder0|Add2~10_combout  & ((!\adder0|Add4~9 ) # (!\adder0|Add6~8_combout ))))

	.dataa(\adder0|Add2~10_combout ),
	.datab(\adder0|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~9 ),
	.combout(\adder0|Add4~10_combout ),
	.cout(\adder0|Add4~11 ));
// synopsys translate_off
defparam \adder0|Add4~10 .lut_mask = 16'h9617;
defparam \adder0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N6
cycloneive_lcell_comb \adder0|Add0~6 (
// Equation(s):
// \adder0|Add0~6_combout  = \adder0|Add0~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add0~5 ),
	.combout(\adder0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add0~6 .lut_mask = 16'hF0F0;
defparam \adder0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N18
cycloneive_lcell_comb \adder0|Add1~10 (
// Equation(s):
// \adder0|Add1~10_combout  = (\adder0|Add0~6_combout  & (!\adder0|Add1~9 )) # (!\adder0|Add0~6_combout  & ((\adder0|Add1~9 ) # (GND)))
// \adder0|Add1~11  = CARRY((!\adder0|Add1~9 ) # (!\adder0|Add0~6_combout ))

	.dataa(\adder0|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~9 ),
	.combout(\adder0|Add1~10_combout ),
	.cout(\adder0|Add1~11 ));
// synopsys translate_off
defparam \adder0|Add1~10 .lut_mask = 16'h5A5F;
defparam \adder0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \p_reg|d_out[5]~34 (
// Equation(s):
// \p_reg|d_out[5]~34_combout  = (\adder0|Add4~10_combout  & ((\adder0|Add1~10_combout  & (\p_reg|d_out[4]~33  & VCC)) # (!\adder0|Add1~10_combout  & (!\p_reg|d_out[4]~33 )))) # (!\adder0|Add4~10_combout  & ((\adder0|Add1~10_combout  & (!\p_reg|d_out[4]~33 
// )) # (!\adder0|Add1~10_combout  & ((\p_reg|d_out[4]~33 ) # (GND)))))
// \p_reg|d_out[5]~35  = CARRY((\adder0|Add4~10_combout  & (!\adder0|Add1~10_combout  & !\p_reg|d_out[4]~33 )) # (!\adder0|Add4~10_combout  & ((!\p_reg|d_out[4]~33 ) # (!\adder0|Add1~10_combout ))))

	.dataa(\adder0|Add4~10_combout ),
	.datab(\adder0|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[4]~33 ),
	.combout(\p_reg|d_out[5]~34_combout ),
	.cout(\p_reg|d_out[5]~35 ));
// synopsys translate_off
defparam \p_reg|d_out[5]~34 .lut_mask = 16'h9617;
defparam \p_reg|d_out[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N19
dffeas \p_reg|d_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[5]~34_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[5] .is_wysiwyg = "true";
defparam \p_reg|d_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \p_mem_mux|Dout[5]~5 (
// Equation(s):
// \p_mem_mux|Dout[5]~5_combout  = (\p_reg|d_out [5] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\p_reg|d_out [5]),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[5]~5 .lut_mask = 16'hCC0C;
defparam \p_mem_mux|Dout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N5
dffeas \fin_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
cycloneive_lcell_comb \fin_ram|mem~110 (
// Equation(s):
// \fin_ram|mem~110_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [20])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a3 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [20]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~110 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \fin_ram|mem_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \fin_ram|mem~130 (
// Equation(s):
// \fin_ram|mem~130_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [40])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [40]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\fin_ram|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~130 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N29
dffeas \fin_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N26
cycloneive_lcell_comb \fin_ram|mem~120 (
// Equation(s):
// \fin_ram|mem~120_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [30])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a13 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [30]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\fin_ram|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~120 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
cycloneive_lcell_comb \adder0|Add5~8 (
// Equation(s):
// \adder0|Add5~8_combout  = ((\fin_ram|mem~130_combout  $ (\fin_ram|mem~120_combout  $ (!\adder0|Add5~7 )))) # (GND)
// \adder0|Add5~9  = CARRY((\fin_ram|mem~130_combout  & ((\fin_ram|mem~120_combout ) # (!\adder0|Add5~7 ))) # (!\fin_ram|mem~130_combout  & (\fin_ram|mem~120_combout  & !\adder0|Add5~7 )))

	.dataa(\fin_ram|mem~130_combout ),
	.datab(\fin_ram|mem~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~7 ),
	.combout(\adder0|Add5~8_combout ),
	.cout(\adder0|Add5~9 ));
// synopsys translate_off
defparam \adder0|Add5~8 .lut_mask = 16'h698E;
defparam \adder0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneive_lcell_comb \adder0|Add6~10 (
// Equation(s):
// \adder0|Add6~10_combout  = ((\fin_ram|mem~110_combout  $ (\adder0|Add5~8_combout  $ (!\adder0|Add6~9 )))) # (GND)
// \adder0|Add6~11  = CARRY((\fin_ram|mem~110_combout  & ((\adder0|Add5~8_combout ) # (!\adder0|Add6~9 ))) # (!\fin_ram|mem~110_combout  & (\adder0|Add5~8_combout  & !\adder0|Add6~9 )))

	.dataa(\fin_ram|mem~110_combout ),
	.datab(\adder0|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~9 ),
	.combout(\adder0|Add6~10_combout ),
	.cout(\adder0|Add6~11 ));
// synopsys translate_off
defparam \adder0|Add6~10 .lut_mask = 16'h698E;
defparam \adder0|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N9
dffeas \fin_ram|mem_rtl_0_bypass[72] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \fin_ram|mem~162 (
// Equation(s):
// \fin_ram|mem~162_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [72])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a55 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [72]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a55 ),
	.cin(gnd),
	.combout(\fin_ram|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~162 .lut_mask = 16'hF5B1;
defparam \fin_ram|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[60] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N30
cycloneive_lcell_comb \fin_ram|mem~150 (
// Equation(s):
// \fin_ram|mem~150_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [60])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a43 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [60]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~150 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N21
dffeas \fin_ram|mem_rtl_0_bypass[50] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneive_lcell_comb \fin_ram|mem~140 (
// Equation(s):
// \fin_ram|mem~140_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [50])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a33 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [50]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~140 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \adder0|Add3~8 (
// Equation(s):
// \adder0|Add3~8_combout  = (\fin_ram|mem~150_combout  & (\fin_ram|mem~140_combout  $ (VCC))) # (!\fin_ram|mem~150_combout  & (\fin_ram|mem~140_combout  & VCC))
// \adder0|Add3~9  = CARRY((\fin_ram|mem~150_combout  & \fin_ram|mem~140_combout ))

	.dataa(\fin_ram|mem~150_combout ),
	.datab(\fin_ram|mem~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add3~8_combout ),
	.cout(\adder0|Add3~9 ));
// synopsys translate_off
defparam \adder0|Add3~8 .lut_mask = 16'h6688;
defparam \adder0|Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneive_lcell_comb \adder0|Add2~12 (
// Equation(s):
// \adder0|Add2~12_combout  = ((\fin_ram|mem~162_combout  $ (\adder0|Add3~8_combout  $ (!\adder0|Add2~11 )))) # (GND)
// \adder0|Add2~13  = CARRY((\fin_ram|mem~162_combout  & ((\adder0|Add3~8_combout ) # (!\adder0|Add2~11 ))) # (!\fin_ram|mem~162_combout  & (\adder0|Add3~8_combout  & !\adder0|Add2~11 )))

	.dataa(\fin_ram|mem~162_combout ),
	.datab(\adder0|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~11 ),
	.combout(\adder0|Add2~12_combout ),
	.cout(\adder0|Add2~13 ));
// synopsys translate_off
defparam \adder0|Add2~12 .lut_mask = 16'h698E;
defparam \adder0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
cycloneive_lcell_comb \adder0|Add4~12 (
// Equation(s):
// \adder0|Add4~12_combout  = ((\adder0|Add6~10_combout  $ (\adder0|Add2~12_combout  $ (!\adder0|Add4~11 )))) # (GND)
// \adder0|Add4~13  = CARRY((\adder0|Add6~10_combout  & ((\adder0|Add2~12_combout ) # (!\adder0|Add4~11 ))) # (!\adder0|Add6~10_combout  & (\adder0|Add2~12_combout  & !\adder0|Add4~11 )))

	.dataa(\adder0|Add6~10_combout ),
	.datab(\adder0|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~11 ),
	.combout(\adder0|Add4~12_combout ),
	.cout(\adder0|Add4~13 ));
// synopsys translate_off
defparam \adder0|Add4~12 .lut_mask = 16'h698E;
defparam \adder0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[84]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N9
dffeas \fin_ram|mem_rtl_0_bypass[84] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \fin_ram|mem~174 (
// Equation(s):
// \fin_ram|mem~174_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [84])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a67 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [84]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a67 ),
	.cin(gnd),
	.combout(\fin_ram|mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~174 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[96]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[96]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N17
dffeas \fin_ram|mem_rtl_0_bypass[96] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \fin_ram|mem~186 (
// Equation(s):
// \fin_ram|mem~186_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [96])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a79 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [96]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a79 ),
	.cin(gnd),
	.combout(\fin_ram|mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~186 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N20
cycloneive_lcell_comb \adder0|Add1~12 (
// Equation(s):
// \adder0|Add1~12_combout  = ((\fin_ram|mem~174_combout  $ (\fin_ram|mem~186_combout  $ (!\adder0|Add1~11 )))) # (GND)
// \adder0|Add1~13  = CARRY((\fin_ram|mem~174_combout  & ((\fin_ram|mem~186_combout ) # (!\adder0|Add1~11 ))) # (!\fin_ram|mem~174_combout  & (\fin_ram|mem~186_combout  & !\adder0|Add1~11 )))

	.dataa(\fin_ram|mem~174_combout ),
	.datab(\fin_ram|mem~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~11 ),
	.combout(\adder0|Add1~12_combout ),
	.cout(\adder0|Add1~13 ));
// synopsys translate_off
defparam \adder0|Add1~12 .lut_mask = 16'h698E;
defparam \adder0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \p_reg|d_out[6]~36 (
// Equation(s):
// \p_reg|d_out[6]~36_combout  = ((\adder0|Add4~12_combout  $ (\adder0|Add1~12_combout  $ (!\p_reg|d_out[5]~35 )))) # (GND)
// \p_reg|d_out[6]~37  = CARRY((\adder0|Add4~12_combout  & ((\adder0|Add1~12_combout ) # (!\p_reg|d_out[5]~35 ))) # (!\adder0|Add4~12_combout  & (\adder0|Add1~12_combout  & !\p_reg|d_out[5]~35 )))

	.dataa(\adder0|Add4~12_combout ),
	.datab(\adder0|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[5]~35 ),
	.combout(\p_reg|d_out[6]~36_combout ),
	.cout(\p_reg|d_out[6]~37 ));
// synopsys translate_off
defparam \p_reg|d_out[6]~36 .lut_mask = 16'h698E;
defparam \p_reg|d_out[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N21
dffeas \p_reg|d_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[6]~36_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[6] .is_wysiwyg = "true";
defparam \p_reg|d_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \p_mem_mux|Dout[6]~6 (
// Equation(s):
// \p_mem_mux|Dout[6]~6_combout  = (\p_reg|d_out [6] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [6]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[6]~6 .lut_mask = 16'hAA0A;
defparam \p_mem_mux|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
cycloneive_lcell_comb \adder0|Add5~10 (
// Equation(s):
// \adder0|Add5~10_combout  = \adder0|Add5~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add5~9 ),
	.combout(\adder0|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add5~10 .lut_mask = 16'hF0F0;
defparam \adder0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneive_lcell_comb \adder0|Add6~12 (
// Equation(s):
// \adder0|Add6~12_combout  = (\adder0|Add5~10_combout  & (!\adder0|Add6~11 )) # (!\adder0|Add5~10_combout  & ((\adder0|Add6~11 ) # (GND)))
// \adder0|Add6~13  = CARRY((!\adder0|Add6~11 ) # (!\adder0|Add5~10_combout ))

	.dataa(gnd),
	.datab(\adder0|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~11 ),
	.combout(\adder0|Add6~12_combout ),
	.cout(\adder0|Add6~13 ));
// synopsys translate_off
defparam \adder0|Add6~12 .lut_mask = 16'h3C3F;
defparam \adder0|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[73]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[73]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[73]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \fin_ram|mem_rtl_0_bypass[73] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \fin_ram|mem~163 (
// Equation(s):
// \fin_ram|mem~163_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [73])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [73]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a56 ),
	.cin(gnd),
	.combout(\fin_ram|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~163 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[61]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[61]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[61]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N5
dffeas \fin_ram|mem_rtl_0_bypass[61] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N22
cycloneive_lcell_comb \fin_ram|mem~151 (
// Equation(s):
// \fin_ram|mem~151_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [61])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [61]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\fin_ram|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~151 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N14
cycloneive_lcell_comb \adder0|Add3~10 (
// Equation(s):
// \adder0|Add3~10_combout  = (\fin_ram|mem~151_combout  & (!\adder0|Add3~9 )) # (!\fin_ram|mem~151_combout  & ((\adder0|Add3~9 ) # (GND)))
// \adder0|Add3~11  = CARRY((!\adder0|Add3~9 ) # (!\fin_ram|mem~151_combout ))

	.dataa(\fin_ram|mem~151_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~9 ),
	.combout(\adder0|Add3~10_combout ),
	.cout(\adder0|Add3~11 ));
// synopsys translate_off
defparam \adder0|Add3~10 .lut_mask = 16'h5A5F;
defparam \adder0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
cycloneive_lcell_comb \adder0|Add2~14 (
// Equation(s):
// \adder0|Add2~14_combout  = (\fin_ram|mem~163_combout  & ((\adder0|Add3~10_combout  & (\adder0|Add2~13  & VCC)) # (!\adder0|Add3~10_combout  & (!\adder0|Add2~13 )))) # (!\fin_ram|mem~163_combout  & ((\adder0|Add3~10_combout  & (!\adder0|Add2~13 )) # 
// (!\adder0|Add3~10_combout  & ((\adder0|Add2~13 ) # (GND)))))
// \adder0|Add2~15  = CARRY((\fin_ram|mem~163_combout  & (!\adder0|Add3~10_combout  & !\adder0|Add2~13 )) # (!\fin_ram|mem~163_combout  & ((!\adder0|Add2~13 ) # (!\adder0|Add3~10_combout ))))

	.dataa(\fin_ram|mem~163_combout ),
	.datab(\adder0|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~13 ),
	.combout(\adder0|Add2~14_combout ),
	.cout(\adder0|Add2~15 ));
// synopsys translate_off
defparam \adder0|Add2~14 .lut_mask = 16'h9617;
defparam \adder0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneive_lcell_comb \adder0|Add4~14 (
// Equation(s):
// \adder0|Add4~14_combout  = (\adder0|Add6~12_combout  & ((\adder0|Add2~14_combout  & (\adder0|Add4~13  & VCC)) # (!\adder0|Add2~14_combout  & (!\adder0|Add4~13 )))) # (!\adder0|Add6~12_combout  & ((\adder0|Add2~14_combout  & (!\adder0|Add4~13 )) # 
// (!\adder0|Add2~14_combout  & ((\adder0|Add4~13 ) # (GND)))))
// \adder0|Add4~15  = CARRY((\adder0|Add6~12_combout  & (!\adder0|Add2~14_combout  & !\adder0|Add4~13 )) # (!\adder0|Add6~12_combout  & ((!\adder0|Add4~13 ) # (!\adder0|Add2~14_combout ))))

	.dataa(\adder0|Add6~12_combout ),
	.datab(\adder0|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~13 ),
	.combout(\adder0|Add4~14_combout ),
	.cout(\adder0|Add4~15 ));
// synopsys translate_off
defparam \adder0|Add4~14 .lut_mask = 16'h9617;
defparam \adder0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[85]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[85]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[85]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N29
dffeas \fin_ram|mem_rtl_0_bypass[85] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \fin_ram|mem~175 (
// Equation(s):
// \fin_ram|mem~175_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [85])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a68 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datad(\fin_ram|mem_rtl_0_bypass [85]),
	.cin(gnd),
	.combout(\fin_ram|mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~175 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[97]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[97]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[97]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N21
dffeas \fin_ram|mem_rtl_0_bypass[97] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \fin_ram|mem~187 (
// Equation(s):
// \fin_ram|mem~187_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [97])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a80 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [97]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a80 ),
	.cin(gnd),
	.combout(\fin_ram|mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~187 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N22
cycloneive_lcell_comb \adder0|Add1~14 (
// Equation(s):
// \adder0|Add1~14_combout  = (\fin_ram|mem~175_combout  & ((\fin_ram|mem~187_combout  & (\adder0|Add1~13  & VCC)) # (!\fin_ram|mem~187_combout  & (!\adder0|Add1~13 )))) # (!\fin_ram|mem~175_combout  & ((\fin_ram|mem~187_combout  & (!\adder0|Add1~13 )) # 
// (!\fin_ram|mem~187_combout  & ((\adder0|Add1~13 ) # (GND)))))
// \adder0|Add1~15  = CARRY((\fin_ram|mem~175_combout  & (!\fin_ram|mem~187_combout  & !\adder0|Add1~13 )) # (!\fin_ram|mem~175_combout  & ((!\adder0|Add1~13 ) # (!\fin_ram|mem~187_combout ))))

	.dataa(\fin_ram|mem~175_combout ),
	.datab(\fin_ram|mem~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~13 ),
	.combout(\adder0|Add1~14_combout ),
	.cout(\adder0|Add1~15 ));
// synopsys translate_off
defparam \adder0|Add1~14 .lut_mask = 16'h9617;
defparam \adder0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \p_reg|d_out[7]~38 (
// Equation(s):
// \p_reg|d_out[7]~38_combout  = (\adder0|Add4~14_combout  & ((\adder0|Add1~14_combout  & (\p_reg|d_out[6]~37  & VCC)) # (!\adder0|Add1~14_combout  & (!\p_reg|d_out[6]~37 )))) # (!\adder0|Add4~14_combout  & ((\adder0|Add1~14_combout  & (!\p_reg|d_out[6]~37 
// )) # (!\adder0|Add1~14_combout  & ((\p_reg|d_out[6]~37 ) # (GND)))))
// \p_reg|d_out[7]~39  = CARRY((\adder0|Add4~14_combout  & (!\adder0|Add1~14_combout  & !\p_reg|d_out[6]~37 )) # (!\adder0|Add4~14_combout  & ((!\p_reg|d_out[6]~37 ) # (!\adder0|Add1~14_combout ))))

	.dataa(\adder0|Add4~14_combout ),
	.datab(\adder0|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[6]~37 ),
	.combout(\p_reg|d_out[7]~38_combout ),
	.cout(\p_reg|d_out[7]~39 ));
// synopsys translate_off
defparam \p_reg|d_out[7]~38 .lut_mask = 16'h9617;
defparam \p_reg|d_out[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N23
dffeas \p_reg|d_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[7]~38_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[7] .is_wysiwyg = "true";
defparam \p_reg|d_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \p_mem_mux|Dout[7]~7 (
// Equation(s):
// \p_mem_mux|Dout[7]~7_combout  = (\p_reg|d_out [7] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\p_reg|d_out [7]),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[7]~7 .lut_mask = 16'hAF00;
defparam \p_mem_mux|Dout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N9
dffeas \fin_ram|mem_rtl_0_bypass[62] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N6
cycloneive_lcell_comb \fin_ram|mem~152 (
// Equation(s):
// \fin_ram|mem~152_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [62])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [62]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a45 ),
	.cin(gnd),
	.combout(\fin_ram|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~152 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneive_lcell_comb \adder0|Add3~12 (
// Equation(s):
// \adder0|Add3~12_combout  = (\fin_ram|mem~152_combout  & (\adder0|Add3~11  $ (GND))) # (!\fin_ram|mem~152_combout  & (!\adder0|Add3~11  & VCC))
// \adder0|Add3~13  = CARRY((\fin_ram|mem~152_combout  & !\adder0|Add3~11 ))

	.dataa(\fin_ram|mem~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~11 ),
	.combout(\adder0|Add3~12_combout ),
	.cout(\adder0|Add3~13 ));
// synopsys translate_off
defparam \adder0|Add3~12 .lut_mask = 16'hA50A;
defparam \adder0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N17
dffeas \fin_ram|mem_rtl_0_bypass[74] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N30
cycloneive_lcell_comb \fin_ram|mem~164 (
// Equation(s):
// \fin_ram|mem~164_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [74])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [74]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a57 ),
	.cin(gnd),
	.combout(\fin_ram|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~164 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
cycloneive_lcell_comb \adder0|Add2~16 (
// Equation(s):
// \adder0|Add2~16_combout  = ((\adder0|Add3~12_combout  $ (\fin_ram|mem~164_combout  $ (!\adder0|Add2~15 )))) # (GND)
// \adder0|Add2~17  = CARRY((\adder0|Add3~12_combout  & ((\fin_ram|mem~164_combout ) # (!\adder0|Add2~15 ))) # (!\adder0|Add3~12_combout  & (\fin_ram|mem~164_combout  & !\adder0|Add2~15 )))

	.dataa(\adder0|Add3~12_combout ),
	.datab(\fin_ram|mem~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~15 ),
	.combout(\adder0|Add2~16_combout ),
	.cout(\adder0|Add2~17 ));
// synopsys translate_off
defparam \adder0|Add2~16 .lut_mask = 16'h698E;
defparam \adder0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
cycloneive_lcell_comb \adder0|Add6~14 (
// Equation(s):
// \adder0|Add6~14_combout  = !\adder0|Add6~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add6~13 ),
	.combout(\adder0|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add6~14 .lut_mask = 16'h0F0F;
defparam \adder0|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
cycloneive_lcell_comb \adder0|Add4~16 (
// Equation(s):
// \adder0|Add4~16_combout  = ((\adder0|Add2~16_combout  $ (\adder0|Add6~14_combout  $ (!\adder0|Add4~15 )))) # (GND)
// \adder0|Add4~17  = CARRY((\adder0|Add2~16_combout  & ((\adder0|Add6~14_combout ) # (!\adder0|Add4~15 ))) # (!\adder0|Add2~16_combout  & (\adder0|Add6~14_combout  & !\adder0|Add4~15 )))

	.dataa(\adder0|Add2~16_combout ),
	.datab(\adder0|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~15 ),
	.combout(\adder0|Add4~16_combout ),
	.cout(\adder0|Add4~17 ));
// synopsys translate_off
defparam \adder0|Add4~16 .lut_mask = 16'h698E;
defparam \adder0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[98]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[98]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N5
dffeas \fin_ram|mem_rtl_0_bypass[98] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N6
cycloneive_lcell_comb \fin_ram|mem~188 (
// Equation(s):
// \fin_ram|mem~188_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [98])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a81 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [98]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a81 ),
	.cin(gnd),
	.combout(\fin_ram|mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~188 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[108]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[108]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N29
dffeas \fin_ram|mem_rtl_0_bypass[108] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N14
cycloneive_lcell_comb \fin_ram|mem~198 (
// Equation(s):
// \fin_ram|mem~198_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [108])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a91 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [108]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a91 ),
	.cin(gnd),
	.combout(\fin_ram|mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~198 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \adder0|Add0~8 (
// Equation(s):
// \adder0|Add0~8_combout  = (\fin_ram|mem~188_combout  & (\fin_ram|mem~198_combout  $ (VCC))) # (!\fin_ram|mem~188_combout  & (\fin_ram|mem~198_combout  & VCC))
// \adder0|Add0~9  = CARRY((\fin_ram|mem~188_combout  & \fin_ram|mem~198_combout ))

	.dataa(\fin_ram|mem~188_combout ),
	.datab(\fin_ram|mem~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add0~8_combout ),
	.cout(\adder0|Add0~9 ));
// synopsys translate_off
defparam \adder0|Add0~8 .lut_mask = 16'h6688;
defparam \adder0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[86]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N13
dffeas \fin_ram|mem_rtl_0_bypass[86] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N18
cycloneive_lcell_comb \fin_ram|mem~176 (
// Equation(s):
// \fin_ram|mem~176_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [86])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a69 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datad(\fin_ram|mem_rtl_0_bypass [86]),
	.cin(gnd),
	.combout(\fin_ram|mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~176 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N24
cycloneive_lcell_comb \adder0|Add1~16 (
// Equation(s):
// \adder0|Add1~16_combout  = ((\adder0|Add0~8_combout  $ (\fin_ram|mem~176_combout  $ (!\adder0|Add1~15 )))) # (GND)
// \adder0|Add1~17  = CARRY((\adder0|Add0~8_combout  & ((\fin_ram|mem~176_combout ) # (!\adder0|Add1~15 ))) # (!\adder0|Add0~8_combout  & (\fin_ram|mem~176_combout  & !\adder0|Add1~15 )))

	.dataa(\adder0|Add0~8_combout ),
	.datab(\fin_ram|mem~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~15 ),
	.combout(\adder0|Add1~16_combout ),
	.cout(\adder0|Add1~17 ));
// synopsys translate_off
defparam \adder0|Add1~16 .lut_mask = 16'h698E;
defparam \adder0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \p_reg|d_out[8]~40 (
// Equation(s):
// \p_reg|d_out[8]~40_combout  = ((\adder0|Add4~16_combout  $ (\adder0|Add1~16_combout  $ (!\p_reg|d_out[7]~39 )))) # (GND)
// \p_reg|d_out[8]~41  = CARRY((\adder0|Add4~16_combout  & ((\adder0|Add1~16_combout ) # (!\p_reg|d_out[7]~39 ))) # (!\adder0|Add4~16_combout  & (\adder0|Add1~16_combout  & !\p_reg|d_out[7]~39 )))

	.dataa(\adder0|Add4~16_combout ),
	.datab(\adder0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[7]~39 ),
	.combout(\p_reg|d_out[8]~40_combout ),
	.cout(\p_reg|d_out[8]~41 ));
// synopsys translate_off
defparam \p_reg|d_out[8]~40 .lut_mask = 16'h698E;
defparam \p_reg|d_out[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N25
dffeas \p_reg|d_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[8]~40_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[8] .is_wysiwyg = "true";
defparam \p_reg|d_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N18
cycloneive_lcell_comb \p_mem_mux|Dout[8]~8 (
// Equation(s):
// \p_mem_mux|Dout[8]~8_combout  = (\p_reg|d_out [8] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(gnd),
	.datac(\p_reg|d_out [8]),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[8]~8 .lut_mask = 16'hF050;
defparam \p_mem_mux|Dout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneive_lcell_comb \adder0|Add3~14 (
// Equation(s):
// \adder0|Add3~14_combout  = \adder0|Add3~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add3~13 ),
	.combout(\adder0|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add3~14 .lut_mask = 16'hF0F0;
defparam \adder0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
cycloneive_lcell_comb \adder0|Add2~18 (
// Equation(s):
// \adder0|Add2~18_combout  = (\adder0|Add3~14_combout  & (!\adder0|Add2~17 )) # (!\adder0|Add3~14_combout  & ((\adder0|Add2~17 ) # (GND)))
// \adder0|Add2~19  = CARRY((!\adder0|Add2~17 ) # (!\adder0|Add3~14_combout ))

	.dataa(gnd),
	.datab(\adder0|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~17 ),
	.combout(\adder0|Add2~18_combout ),
	.cout(\adder0|Add2~19 ));
// synopsys translate_off
defparam \adder0|Add2~18 .lut_mask = 16'h3C3F;
defparam \adder0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneive_lcell_comb \adder0|Add4~18 (
// Equation(s):
// \adder0|Add4~18_combout  = (\adder0|Add2~18_combout  & (!\adder0|Add4~17 )) # (!\adder0|Add2~18_combout  & ((\adder0|Add4~17 ) # (GND)))
// \adder0|Add4~19  = CARRY((!\adder0|Add4~17 ) # (!\adder0|Add2~18_combout ))

	.dataa(gnd),
	.datab(\adder0|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~17 ),
	.combout(\adder0|Add4~18_combout ),
	.cout(\adder0|Add4~19 ));
// synopsys translate_off
defparam \adder0|Add4~18 .lut_mask = 16'h3C3F;
defparam \adder0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[109]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[109]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[109]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N9
dffeas \fin_ram|mem_rtl_0_bypass[109] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \fin_ram|mem~199 (
// Equation(s):
// \fin_ram|mem~199_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [109])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a92 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [109]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a92 ),
	.cin(gnd),
	.combout(\fin_ram|mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~199 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N22
cycloneive_lcell_comb \adder0|Add0~10 (
// Equation(s):
// \adder0|Add0~10_combout  = (\fin_ram|mem~199_combout  & (!\adder0|Add0~9 )) # (!\fin_ram|mem~199_combout  & ((\adder0|Add0~9 ) # (GND)))
// \adder0|Add0~11  = CARRY((!\adder0|Add0~9 ) # (!\fin_ram|mem~199_combout ))

	.dataa(\fin_ram|mem~199_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~9 ),
	.combout(\adder0|Add0~10_combout ),
	.cout(\adder0|Add0~11 ));
// synopsys translate_off
defparam \adder0|Add0~10 .lut_mask = 16'h5A5F;
defparam \adder0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N26
cycloneive_lcell_comb \adder0|Add1~18 (
// Equation(s):
// \adder0|Add1~18_combout  = (\adder0|Add0~10_combout  & (!\adder0|Add1~17 )) # (!\adder0|Add0~10_combout  & ((\adder0|Add1~17 ) # (GND)))
// \adder0|Add1~19  = CARRY((!\adder0|Add1~17 ) # (!\adder0|Add0~10_combout ))

	.dataa(gnd),
	.datab(\adder0|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~17 ),
	.combout(\adder0|Add1~18_combout ),
	.cout(\adder0|Add1~19 ));
// synopsys translate_off
defparam \adder0|Add1~18 .lut_mask = 16'h3C3F;
defparam \adder0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N26
cycloneive_lcell_comb \p_reg|d_out[9]~42 (
// Equation(s):
// \p_reg|d_out[9]~42_combout  = (\adder0|Add4~18_combout  & ((\adder0|Add1~18_combout  & (\p_reg|d_out[8]~41  & VCC)) # (!\adder0|Add1~18_combout  & (!\p_reg|d_out[8]~41 )))) # (!\adder0|Add4~18_combout  & ((\adder0|Add1~18_combout  & (!\p_reg|d_out[8]~41 
// )) # (!\adder0|Add1~18_combout  & ((\p_reg|d_out[8]~41 ) # (GND)))))
// \p_reg|d_out[9]~43  = CARRY((\adder0|Add4~18_combout  & (!\adder0|Add1~18_combout  & !\p_reg|d_out[8]~41 )) # (!\adder0|Add4~18_combout  & ((!\p_reg|d_out[8]~41 ) # (!\adder0|Add1~18_combout ))))

	.dataa(\adder0|Add4~18_combout ),
	.datab(\adder0|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[8]~41 ),
	.combout(\p_reg|d_out[9]~42_combout ),
	.cout(\p_reg|d_out[9]~43 ));
// synopsys translate_off
defparam \p_reg|d_out[9]~42 .lut_mask = 16'h9617;
defparam \p_reg|d_out[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N27
dffeas \p_reg|d_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[9]~42_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[9] .is_wysiwyg = "true";
defparam \p_reg|d_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N20
cycloneive_lcell_comb \p_mem_mux|Dout[9]~9 (
// Equation(s):
// \p_mem_mux|Dout[9]~9_combout  = (\p_reg|d_out [9] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [9]),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[9]~9 .lut_mask = 16'hAA22;
defparam \p_mem_mux|Dout[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[110]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[110]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N17
dffeas \fin_ram|mem_rtl_0_bypass[110] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \fin_ram|mem~200 (
// Equation(s):
// \fin_ram|mem~200_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [110])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a93 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [110]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a93 ),
	.cin(gnd),
	.combout(\fin_ram|mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~200 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \adder0|Add0~12 (
// Equation(s):
// \adder0|Add0~12_combout  = (\fin_ram|mem~200_combout  & (\adder0|Add0~11  $ (GND))) # (!\fin_ram|mem~200_combout  & (!\adder0|Add0~11  & VCC))
// \adder0|Add0~13  = CARRY((\fin_ram|mem~200_combout  & !\adder0|Add0~11 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~11 ),
	.combout(\adder0|Add0~12_combout ),
	.cout(\adder0|Add0~13 ));
// synopsys translate_off
defparam \adder0|Add0~12 .lut_mask = 16'hC30C;
defparam \adder0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N28
cycloneive_lcell_comb \adder0|Add1~20 (
// Equation(s):
// \adder0|Add1~20_combout  = (\adder0|Add0~12_combout  & (\adder0|Add1~19  $ (GND))) # (!\adder0|Add0~12_combout  & (!\adder0|Add1~19  & VCC))
// \adder0|Add1~21  = CARRY((\adder0|Add0~12_combout  & !\adder0|Add1~19 ))

	.dataa(\adder0|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~19 ),
	.combout(\adder0|Add1~20_combout ),
	.cout(\adder0|Add1~21 ));
// synopsys translate_off
defparam \adder0|Add1~20 .lut_mask = 16'hA50A;
defparam \adder0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[51]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[51]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[51]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N1
dffeas \fin_ram|mem_rtl_0_bypass[51] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \fin_ram|mem~141 (
// Equation(s):
// \fin_ram|mem~141_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [51])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a34 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datad(\fin_ram|mem_rtl_0_bypass [51]),
	.cin(gnd),
	.combout(\fin_ram|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~141 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
cycloneive_lcell_comb \adder0|Add2~20 (
// Equation(s):
// \adder0|Add2~20_combout  = (\fin_ram|mem~141_combout  & (\adder0|Add2~19  $ (GND))) # (!\fin_ram|mem~141_combout  & (!\adder0|Add2~19  & VCC))
// \adder0|Add2~21  = CARRY((\fin_ram|mem~141_combout  & !\adder0|Add2~19 ))

	.dataa(\fin_ram|mem~141_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~19 ),
	.combout(\adder0|Add2~20_combout ),
	.cout(\adder0|Add2~21 ));
// synopsys translate_off
defparam \adder0|Add2~20 .lut_mask = 16'hA50A;
defparam \adder0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[21]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[21]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[21]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N13
dffeas \fin_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
cycloneive_lcell_comb \fin_ram|mem~111 (
// Equation(s):
// \fin_ram|mem~111_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [21])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a4 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [21]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~111 .lut_mask = 16'hB8BB;
defparam \fin_ram|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[31]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N9
dffeas \fin_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N2
cycloneive_lcell_comb \fin_ram|mem~121 (
// Equation(s):
// \fin_ram|mem~121_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [31])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a14 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [31]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\fin_ram|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~121 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[41]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[41]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[41]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N21
dffeas \fin_ram|mem_rtl_0_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \fin_ram|mem~131 (
// Equation(s):
// \fin_ram|mem~131_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [41])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [41]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\fin_ram|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~131 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneive_lcell_comb \adder0|Add5~12 (
// Equation(s):
// \adder0|Add5~12_combout  = (\fin_ram|mem~121_combout  & (\fin_ram|mem~131_combout  $ (VCC))) # (!\fin_ram|mem~121_combout  & (\fin_ram|mem~131_combout  & VCC))
// \adder0|Add5~13  = CARRY((\fin_ram|mem~121_combout  & \fin_ram|mem~131_combout ))

	.dataa(\fin_ram|mem~121_combout ),
	.datab(\fin_ram|mem~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add5~12_combout ),
	.cout(\adder0|Add5~13 ));
// synopsys translate_off
defparam \adder0|Add5~12 .lut_mask = 16'h6688;
defparam \adder0|Add5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneive_lcell_comb \adder0|Add6~16 (
// Equation(s):
// \adder0|Add6~16_combout  = (\fin_ram|mem~111_combout  & (\adder0|Add5~12_combout  $ (VCC))) # (!\fin_ram|mem~111_combout  & (\adder0|Add5~12_combout  & VCC))
// \adder0|Add6~17  = CARRY((\fin_ram|mem~111_combout  & \adder0|Add5~12_combout ))

	.dataa(\fin_ram|mem~111_combout ),
	.datab(\adder0|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add6~16_combout ),
	.cout(\adder0|Add6~17 ));
// synopsys translate_off
defparam \adder0|Add6~16 .lut_mask = 16'h6688;
defparam \adder0|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneive_lcell_comb \adder0|Add4~20 (
// Equation(s):
// \adder0|Add4~20_combout  = ((\adder0|Add2~20_combout  $ (\adder0|Add6~16_combout  $ (!\adder0|Add4~19 )))) # (GND)
// \adder0|Add4~21  = CARRY((\adder0|Add2~20_combout  & ((\adder0|Add6~16_combout ) # (!\adder0|Add4~19 ))) # (!\adder0|Add2~20_combout  & (\adder0|Add6~16_combout  & !\adder0|Add4~19 )))

	.dataa(\adder0|Add2~20_combout ),
	.datab(\adder0|Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~19 ),
	.combout(\adder0|Add4~20_combout ),
	.cout(\adder0|Add4~21 ));
// synopsys translate_off
defparam \adder0|Add4~20 .lut_mask = 16'h698E;
defparam \adder0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \p_reg|d_out[10]~44 (
// Equation(s):
// \p_reg|d_out[10]~44_combout  = ((\adder0|Add1~20_combout  $ (\adder0|Add4~20_combout  $ (!\p_reg|d_out[9]~43 )))) # (GND)
// \p_reg|d_out[10]~45  = CARRY((\adder0|Add1~20_combout  & ((\adder0|Add4~20_combout ) # (!\p_reg|d_out[9]~43 ))) # (!\adder0|Add1~20_combout  & (\adder0|Add4~20_combout  & !\p_reg|d_out[9]~43 )))

	.dataa(\adder0|Add1~20_combout ),
	.datab(\adder0|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[9]~43 ),
	.combout(\p_reg|d_out[10]~44_combout ),
	.cout(\p_reg|d_out[10]~45 ));
// synopsys translate_off
defparam \p_reg|d_out[10]~44 .lut_mask = 16'h698E;
defparam \p_reg|d_out[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N29
dffeas \p_reg|d_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[10]~44_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[10] .is_wysiwyg = "true";
defparam \p_reg|d_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N20
cycloneive_lcell_comb \p_mem_mux|Dout[10]~10 (
// Equation(s):
// \p_mem_mux|Dout[10]~10_combout  = (\p_reg|d_out [10] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\p_reg|d_out [10]),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[10]~10 .lut_mask = 16'hF300;
defparam \p_mem_mux|Dout[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N26
cycloneive_lcell_comb \adder0|Add0~14 (
// Equation(s):
// \adder0|Add0~14_combout  = \adder0|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add0~13 ),
	.combout(\adder0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add0~14 .lut_mask = 16'hF0F0;
defparam \adder0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N30
cycloneive_lcell_comb \adder0|Add1~22 (
// Equation(s):
// \adder0|Add1~22_combout  = (\adder0|Add0~14_combout  & (!\adder0|Add1~21 )) # (!\adder0|Add0~14_combout  & ((\adder0|Add1~21 ) # (GND)))
// \adder0|Add1~23  = CARRY((!\adder0|Add1~21 ) # (!\adder0|Add0~14_combout ))

	.dataa(gnd),
	.datab(\adder0|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~21 ),
	.combout(\adder0|Add1~22_combout ),
	.cout(\adder0|Add1~23 ));
// synopsys translate_off
defparam \adder0|Add1~22 .lut_mask = 16'h3C3F;
defparam \adder0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N5
dffeas \fin_ram|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N22
cycloneive_lcell_comb \fin_ram|mem~122 (
// Equation(s):
// \fin_ram|mem~122_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [32])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [32]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\fin_ram|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~122 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N5
dffeas \fin_ram|mem_rtl_0_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneive_lcell_comb \fin_ram|mem~132 (
// Equation(s):
// \fin_ram|mem~132_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [42])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a25 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [42]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\fin_ram|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~132 .lut_mask = 16'hF5B1;
defparam \fin_ram|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
cycloneive_lcell_comb \adder0|Add5~14 (
// Equation(s):
// \adder0|Add5~14_combout  = (\fin_ram|mem~122_combout  & ((\fin_ram|mem~132_combout  & (\adder0|Add5~13  & VCC)) # (!\fin_ram|mem~132_combout  & (!\adder0|Add5~13 )))) # (!\fin_ram|mem~122_combout  & ((\fin_ram|mem~132_combout  & (!\adder0|Add5~13 )) # 
// (!\fin_ram|mem~132_combout  & ((\adder0|Add5~13 ) # (GND)))))
// \adder0|Add5~15  = CARRY((\fin_ram|mem~122_combout  & (!\fin_ram|mem~132_combout  & !\adder0|Add5~13 )) # (!\fin_ram|mem~122_combout  & ((!\adder0|Add5~13 ) # (!\fin_ram|mem~132_combout ))))

	.dataa(\fin_ram|mem~122_combout ),
	.datab(\fin_ram|mem~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~13 ),
	.combout(\adder0|Add5~14_combout ),
	.cout(\adder0|Add5~15 ));
// synopsys translate_off
defparam \adder0|Add5~14 .lut_mask = 16'h9617;
defparam \adder0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N17
dffeas \fin_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N22
cycloneive_lcell_comb \fin_ram|mem~112 (
// Equation(s):
// \fin_ram|mem~112_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [22])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a5 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [22]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~112 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneive_lcell_comb \adder0|Add6~18 (
// Equation(s):
// \adder0|Add6~18_combout  = (\adder0|Add5~14_combout  & ((\fin_ram|mem~112_combout  & (\adder0|Add6~17  & VCC)) # (!\fin_ram|mem~112_combout  & (!\adder0|Add6~17 )))) # (!\adder0|Add5~14_combout  & ((\fin_ram|mem~112_combout  & (!\adder0|Add6~17 )) # 
// (!\fin_ram|mem~112_combout  & ((\adder0|Add6~17 ) # (GND)))))
// \adder0|Add6~19  = CARRY((\adder0|Add5~14_combout  & (!\fin_ram|mem~112_combout  & !\adder0|Add6~17 )) # (!\adder0|Add5~14_combout  & ((!\adder0|Add6~17 ) # (!\fin_ram|mem~112_combout ))))

	.dataa(\adder0|Add5~14_combout ),
	.datab(\fin_ram|mem~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~17 ),
	.combout(\adder0|Add6~18_combout ),
	.cout(\adder0|Add6~19 ));
// synopsys translate_off
defparam \adder0|Add6~18 .lut_mask = 16'h9617;
defparam \adder0|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N13
dffeas \fin_ram|mem_rtl_0_bypass[52] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \fin_ram|mem~142 (
// Equation(s):
// \fin_ram|mem~142_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [52])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a35 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [52]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~142 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N0
cycloneive_lcell_comb \adder0|Add2~22 (
// Equation(s):
// \adder0|Add2~22_combout  = (\fin_ram|mem~142_combout  & (!\adder0|Add2~21 )) # (!\fin_ram|mem~142_combout  & ((\adder0|Add2~21 ) # (GND)))
// \adder0|Add2~23  = CARRY((!\adder0|Add2~21 ) # (!\fin_ram|mem~142_combout ))

	.dataa(gnd),
	.datab(\fin_ram|mem~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~21 ),
	.combout(\adder0|Add2~22_combout ),
	.cout(\adder0|Add2~23 ));
// synopsys translate_off
defparam \adder0|Add2~22 .lut_mask = 16'h3C3F;
defparam \adder0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneive_lcell_comb \adder0|Add4~22 (
// Equation(s):
// \adder0|Add4~22_combout  = (\adder0|Add6~18_combout  & ((\adder0|Add2~22_combout  & (\adder0|Add4~21  & VCC)) # (!\adder0|Add2~22_combout  & (!\adder0|Add4~21 )))) # (!\adder0|Add6~18_combout  & ((\adder0|Add2~22_combout  & (!\adder0|Add4~21 )) # 
// (!\adder0|Add2~22_combout  & ((\adder0|Add4~21 ) # (GND)))))
// \adder0|Add4~23  = CARRY((\adder0|Add6~18_combout  & (!\adder0|Add2~22_combout  & !\adder0|Add4~21 )) # (!\adder0|Add6~18_combout  & ((!\adder0|Add4~21 ) # (!\adder0|Add2~22_combout ))))

	.dataa(\adder0|Add6~18_combout ),
	.datab(\adder0|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~21 ),
	.combout(\adder0|Add4~22_combout ),
	.cout(\adder0|Add4~23 ));
// synopsys translate_off
defparam \adder0|Add4~22 .lut_mask = 16'h9617;
defparam \adder0|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N30
cycloneive_lcell_comb \p_reg|d_out[11]~46 (
// Equation(s):
// \p_reg|d_out[11]~46_combout  = (\adder0|Add1~22_combout  & ((\adder0|Add4~22_combout  & (\p_reg|d_out[10]~45  & VCC)) # (!\adder0|Add4~22_combout  & (!\p_reg|d_out[10]~45 )))) # (!\adder0|Add1~22_combout  & ((\adder0|Add4~22_combout  & 
// (!\p_reg|d_out[10]~45 )) # (!\adder0|Add4~22_combout  & ((\p_reg|d_out[10]~45 ) # (GND)))))
// \p_reg|d_out[11]~47  = CARRY((\adder0|Add1~22_combout  & (!\adder0|Add4~22_combout  & !\p_reg|d_out[10]~45 )) # (!\adder0|Add1~22_combout  & ((!\p_reg|d_out[10]~45 ) # (!\adder0|Add4~22_combout ))))

	.dataa(\adder0|Add1~22_combout ),
	.datab(\adder0|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[10]~45 ),
	.combout(\p_reg|d_out[11]~46_combout ),
	.cout(\p_reg|d_out[11]~47 ));
// synopsys translate_off
defparam \p_reg|d_out[11]~46 .lut_mask = 16'h9617;
defparam \p_reg|d_out[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y41_N31
dffeas \p_reg|d_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[11]~46_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[11] .is_wysiwyg = "true";
defparam \p_reg|d_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N22
cycloneive_lcell_comb \p_mem_mux|Dout[11]~11 (
// Equation(s):
// \p_mem_mux|Dout[11]~11_combout  = (\p_reg|d_out [11] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(\p_reg|d_out [11]),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[11]~11 .lut_mask = 16'h88CC;
defparam \p_mem_mux|Dout[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[53]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[53]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[53]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N21
dffeas \fin_ram|mem_rtl_0_bypass[53] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \fin_ram|mem~143 (
// Equation(s):
// \fin_ram|mem~143_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [53])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [53]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\fin_ram|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~143 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[63]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[63]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[63]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N25
dffeas \fin_ram|mem_rtl_0_bypass[63] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \fin_ram|mem~153 (
// Equation(s):
// \fin_ram|mem~153_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [63])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [63]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\fin_ram|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~153 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \adder0|Add3~16 (
// Equation(s):
// \adder0|Add3~16_combout  = (\fin_ram|mem~143_combout  & (\fin_ram|mem~153_combout  $ (VCC))) # (!\fin_ram|mem~143_combout  & (\fin_ram|mem~153_combout  & VCC))
// \adder0|Add3~17  = CARRY((\fin_ram|mem~143_combout  & \fin_ram|mem~153_combout ))

	.dataa(\fin_ram|mem~143_combout ),
	.datab(\fin_ram|mem~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add3~16_combout ),
	.cout(\adder0|Add3~17 ));
// synopsys translate_off
defparam \adder0|Add3~16 .lut_mask = 16'h6688;
defparam \adder0|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[75]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[75]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[75]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N29
dffeas \fin_ram|mem_rtl_0_bypass[75] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \fin_ram|mem~165 (
// Equation(s):
// \fin_ram|mem~165_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [75])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [75]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~165 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \adder0|Add2~24 (
// Equation(s):
// \adder0|Add2~24_combout  = ((\adder0|Add3~16_combout  $ (\fin_ram|mem~165_combout  $ (!\adder0|Add2~23 )))) # (GND)
// \adder0|Add2~25  = CARRY((\adder0|Add3~16_combout  & ((\fin_ram|mem~165_combout ) # (!\adder0|Add2~23 ))) # (!\adder0|Add3~16_combout  & (\fin_ram|mem~165_combout  & !\adder0|Add2~23 )))

	.dataa(\adder0|Add3~16_combout ),
	.datab(\fin_ram|mem~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~23 ),
	.combout(\adder0|Add2~24_combout ),
	.cout(\adder0|Add2~25 ));
// synopsys translate_off
defparam \adder0|Add2~24 .lut_mask = 16'h698E;
defparam \adder0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[23]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[23]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[23]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N29
dffeas \fin_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
cycloneive_lcell_comb \fin_ram|mem~113 (
// Equation(s):
// \fin_ram|mem~113_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [23])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a6 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [23]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~113 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[33]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[33]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[33]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N25
dffeas \fin_ram|mem_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \fin_ram|mem~123 (
// Equation(s):
// \fin_ram|mem~123_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [33])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a16 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [33]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\fin_ram|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~123 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[43]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[43]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[43]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N1
dffeas \fin_ram|mem_rtl_0_bypass[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \fin_ram|mem~133 (
// Equation(s):
// \fin_ram|mem~133_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [43])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [43]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\fin_ram|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~133 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneive_lcell_comb \adder0|Add5~16 (
// Equation(s):
// \adder0|Add5~16_combout  = ((\fin_ram|mem~123_combout  $ (\fin_ram|mem~133_combout  $ (!\adder0|Add5~15 )))) # (GND)
// \adder0|Add5~17  = CARRY((\fin_ram|mem~123_combout  & ((\fin_ram|mem~133_combout ) # (!\adder0|Add5~15 ))) # (!\fin_ram|mem~123_combout  & (\fin_ram|mem~133_combout  & !\adder0|Add5~15 )))

	.dataa(\fin_ram|mem~123_combout ),
	.datab(\fin_ram|mem~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~15 ),
	.combout(\adder0|Add5~16_combout ),
	.cout(\adder0|Add5~17 ));
// synopsys translate_off
defparam \adder0|Add5~16 .lut_mask = 16'h698E;
defparam \adder0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneive_lcell_comb \adder0|Add6~20 (
// Equation(s):
// \adder0|Add6~20_combout  = ((\fin_ram|mem~113_combout  $ (\adder0|Add5~16_combout  $ (!\adder0|Add6~19 )))) # (GND)
// \adder0|Add6~21  = CARRY((\fin_ram|mem~113_combout  & ((\adder0|Add5~16_combout ) # (!\adder0|Add6~19 ))) # (!\fin_ram|mem~113_combout  & (\adder0|Add5~16_combout  & !\adder0|Add6~19 )))

	.dataa(\fin_ram|mem~113_combout ),
	.datab(\adder0|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~19 ),
	.combout(\adder0|Add6~20_combout ),
	.cout(\adder0|Add6~21 ));
// synopsys translate_off
defparam \adder0|Add6~20 .lut_mask = 16'h698E;
defparam \adder0|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
cycloneive_lcell_comb \adder0|Add4~24 (
// Equation(s):
// \adder0|Add4~24_combout  = ((\adder0|Add2~24_combout  $ (\adder0|Add6~20_combout  $ (!\adder0|Add4~23 )))) # (GND)
// \adder0|Add4~25  = CARRY((\adder0|Add2~24_combout  & ((\adder0|Add6~20_combout ) # (!\adder0|Add4~23 ))) # (!\adder0|Add2~24_combout  & (\adder0|Add6~20_combout  & !\adder0|Add4~23 )))

	.dataa(\adder0|Add2~24_combout ),
	.datab(\adder0|Add6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~23 ),
	.combout(\adder0|Add4~24_combout ),
	.cout(\adder0|Add4~25 ));
// synopsys translate_off
defparam \adder0|Add4~24 .lut_mask = 16'h698E;
defparam \adder0|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[87]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[87]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[87]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y39_N13
dffeas \fin_ram|mem_rtl_0_bypass[87] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \fin_ram|mem~177 (
// Equation(s):
// \fin_ram|mem~177_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [87])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a70 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datad(\fin_ram|mem_rtl_0_bypass [87]),
	.cin(gnd),
	.combout(\fin_ram|mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~177 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N10
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[99]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[99]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[99]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[99]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[99]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y40_N11
dffeas \fin_ram|mem_rtl_0_bypass[99] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneive_lcell_comb \fin_ram|mem~189 (
// Equation(s):
// \fin_ram|mem~189_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [99])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [99]),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a82 ),
	.cin(gnd),
	.combout(\fin_ram|mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~189 .lut_mask = 16'hBB8B;
defparam \fin_ram|mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N0
cycloneive_lcell_comb \adder0|Add1~24 (
// Equation(s):
// \adder0|Add1~24_combout  = ((\fin_ram|mem~177_combout  $ (\fin_ram|mem~189_combout  $ (!\adder0|Add1~23 )))) # (GND)
// \adder0|Add1~25  = CARRY((\fin_ram|mem~177_combout  & ((\fin_ram|mem~189_combout ) # (!\adder0|Add1~23 ))) # (!\fin_ram|mem~177_combout  & (\fin_ram|mem~189_combout  & !\adder0|Add1~23 )))

	.dataa(\fin_ram|mem~177_combout ),
	.datab(\fin_ram|mem~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~23 ),
	.combout(\adder0|Add1~24_combout ),
	.cout(\adder0|Add1~25 ));
// synopsys translate_off
defparam \adder0|Add1~24 .lut_mask = 16'h698E;
defparam \adder0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \p_reg|d_out[12]~48 (
// Equation(s):
// \p_reg|d_out[12]~48_combout  = ((\adder0|Add4~24_combout  $ (\adder0|Add1~24_combout  $ (!\p_reg|d_out[11]~47 )))) # (GND)
// \p_reg|d_out[12]~49  = CARRY((\adder0|Add4~24_combout  & ((\adder0|Add1~24_combout ) # (!\p_reg|d_out[11]~47 ))) # (!\adder0|Add4~24_combout  & (\adder0|Add1~24_combout  & !\p_reg|d_out[11]~47 )))

	.dataa(\adder0|Add4~24_combout ),
	.datab(\adder0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[11]~47 ),
	.combout(\p_reg|d_out[12]~48_combout ),
	.cout(\p_reg|d_out[12]~49 ));
// synopsys translate_off
defparam \p_reg|d_out[12]~48 .lut_mask = 16'h698E;
defparam \p_reg|d_out[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N1
dffeas \p_reg|d_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[12]~48_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[12] .is_wysiwyg = "true";
defparam \p_reg|d_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N14
cycloneive_lcell_comb \p_mem_mux|Dout[12]~12 (
// Equation(s):
// \p_mem_mux|Dout[12]~12_combout  = (\p_reg|d_out [12] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [12]),
	.datab(\fsm|State.CALC_MOMENT_2~q ),
	.datac(\fsm|State.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[12]~12 .lut_mask = 16'h8A8A;
defparam \p_mem_mux|Dout[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[100]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[100]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[100] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N30
cycloneive_lcell_comb \fin_ram|mem~190 (
// Equation(s):
// \fin_ram|mem~190_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [100])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [100]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~190 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[88]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[88] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \fin_ram|mem~178 (
// Equation(s):
// \fin_ram|mem~178_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [88])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a71 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datab(\fin_ram|mem_rtl_0_bypass [88]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~178 .lut_mask = 16'hCCAF;
defparam \fin_ram|mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N2
cycloneive_lcell_comb \adder0|Add1~26 (
// Equation(s):
// \adder0|Add1~26_combout  = (\fin_ram|mem~190_combout  & ((\fin_ram|mem~178_combout  & (\adder0|Add1~25  & VCC)) # (!\fin_ram|mem~178_combout  & (!\adder0|Add1~25 )))) # (!\fin_ram|mem~190_combout  & ((\fin_ram|mem~178_combout  & (!\adder0|Add1~25 )) # 
// (!\fin_ram|mem~178_combout  & ((\adder0|Add1~25 ) # (GND)))))
// \adder0|Add1~27  = CARRY((\fin_ram|mem~190_combout  & (!\fin_ram|mem~178_combout  & !\adder0|Add1~25 )) # (!\fin_ram|mem~190_combout  & ((!\adder0|Add1~25 ) # (!\fin_ram|mem~178_combout ))))

	.dataa(\fin_ram|mem~190_combout ),
	.datab(\fin_ram|mem~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~25 ),
	.combout(\adder0|Add1~26_combout ),
	.cout(\adder0|Add1~27 ));
// synopsys translate_off
defparam \adder0|Add1~26 .lut_mask = 16'h9617;
defparam \adder0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N17
dffeas \fin_ram|mem_rtl_0_bypass[76] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N6
cycloneive_lcell_comb \fin_ram|mem~166 (
// Equation(s):
// \fin_ram|mem~166_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [76])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a59 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [76]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~166 .lut_mask = 16'hCCF5;
defparam \fin_ram|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \fin_ram|mem_rtl_0_bypass[64] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \fin_ram|mem~154 (
// Equation(s):
// \fin_ram|mem~154_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [64])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [64]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.combout(\fin_ram|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~154 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \adder0|Add3~18 (
// Equation(s):
// \adder0|Add3~18_combout  = (\fin_ram|mem~154_combout  & (!\adder0|Add3~17 )) # (!\fin_ram|mem~154_combout  & ((\adder0|Add3~17 ) # (GND)))
// \adder0|Add3~19  = CARRY((!\adder0|Add3~17 ) # (!\fin_ram|mem~154_combout ))

	.dataa(\fin_ram|mem~154_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~17 ),
	.combout(\adder0|Add3~18_combout ),
	.cout(\adder0|Add3~19 ));
// synopsys translate_off
defparam \adder0|Add3~18 .lut_mask = 16'h5A5F;
defparam \adder0|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N4
cycloneive_lcell_comb \adder0|Add2~26 (
// Equation(s):
// \adder0|Add2~26_combout  = (\fin_ram|mem~166_combout  & ((\adder0|Add3~18_combout  & (\adder0|Add2~25  & VCC)) # (!\adder0|Add3~18_combout  & (!\adder0|Add2~25 )))) # (!\fin_ram|mem~166_combout  & ((\adder0|Add3~18_combout  & (!\adder0|Add2~25 )) # 
// (!\adder0|Add3~18_combout  & ((\adder0|Add2~25 ) # (GND)))))
// \adder0|Add2~27  = CARRY((\fin_ram|mem~166_combout  & (!\adder0|Add3~18_combout  & !\adder0|Add2~25 )) # (!\fin_ram|mem~166_combout  & ((!\adder0|Add2~25 ) # (!\adder0|Add3~18_combout ))))

	.dataa(\fin_ram|mem~166_combout ),
	.datab(\adder0|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~25 ),
	.combout(\adder0|Add2~26_combout ),
	.cout(\adder0|Add2~27 ));
// synopsys translate_off
defparam \adder0|Add2~26 .lut_mask = 16'h9617;
defparam \adder0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
cycloneive_lcell_comb \adder0|Add5~18 (
// Equation(s):
// \adder0|Add5~18_combout  = \adder0|Add5~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add5~17 ),
	.combout(\adder0|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add5~18 .lut_mask = 16'hF0F0;
defparam \adder0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
cycloneive_lcell_comb \adder0|Add6~22 (
// Equation(s):
// \adder0|Add6~22_combout  = (\adder0|Add5~18_combout  & (!\adder0|Add6~21 )) # (!\adder0|Add5~18_combout  & ((\adder0|Add6~21 ) # (GND)))
// \adder0|Add6~23  = CARRY((!\adder0|Add6~21 ) # (!\adder0|Add5~18_combout ))

	.dataa(\adder0|Add5~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~21 ),
	.combout(\adder0|Add6~22_combout ),
	.cout(\adder0|Add6~23 ));
// synopsys translate_off
defparam \adder0|Add6~22 .lut_mask = 16'h5A5F;
defparam \adder0|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneive_lcell_comb \adder0|Add4~26 (
// Equation(s):
// \adder0|Add4~26_combout  = (\adder0|Add2~26_combout  & ((\adder0|Add6~22_combout  & (\adder0|Add4~25  & VCC)) # (!\adder0|Add6~22_combout  & (!\adder0|Add4~25 )))) # (!\adder0|Add2~26_combout  & ((\adder0|Add6~22_combout  & (!\adder0|Add4~25 )) # 
// (!\adder0|Add6~22_combout  & ((\adder0|Add4~25 ) # (GND)))))
// \adder0|Add4~27  = CARRY((\adder0|Add2~26_combout  & (!\adder0|Add6~22_combout  & !\adder0|Add4~25 )) # (!\adder0|Add2~26_combout  & ((!\adder0|Add4~25 ) # (!\adder0|Add6~22_combout ))))

	.dataa(\adder0|Add2~26_combout ),
	.datab(\adder0|Add6~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~25 ),
	.combout(\adder0|Add4~26_combout ),
	.cout(\adder0|Add4~27 ));
// synopsys translate_off
defparam \adder0|Add4~26 .lut_mask = 16'h9617;
defparam \adder0|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \p_reg|d_out[13]~50 (
// Equation(s):
// \p_reg|d_out[13]~50_combout  = (\adder0|Add1~26_combout  & ((\adder0|Add4~26_combout  & (\p_reg|d_out[12]~49  & VCC)) # (!\adder0|Add4~26_combout  & (!\p_reg|d_out[12]~49 )))) # (!\adder0|Add1~26_combout  & ((\adder0|Add4~26_combout  & 
// (!\p_reg|d_out[12]~49 )) # (!\adder0|Add4~26_combout  & ((\p_reg|d_out[12]~49 ) # (GND)))))
// \p_reg|d_out[13]~51  = CARRY((\adder0|Add1~26_combout  & (!\adder0|Add4~26_combout  & !\p_reg|d_out[12]~49 )) # (!\adder0|Add1~26_combout  & ((!\p_reg|d_out[12]~49 ) # (!\adder0|Add4~26_combout ))))

	.dataa(\adder0|Add1~26_combout ),
	.datab(\adder0|Add4~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[12]~49 ),
	.combout(\p_reg|d_out[13]~50_combout ),
	.cout(\p_reg|d_out[13]~51 ));
// synopsys translate_off
defparam \p_reg|d_out[13]~50 .lut_mask = 16'h9617;
defparam \p_reg|d_out[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N3
dffeas \p_reg|d_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[13]~50_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[13] .is_wysiwyg = "true";
defparam \p_reg|d_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N4
cycloneive_lcell_comb \p_mem_mux|Dout[13]~13 (
// Equation(s):
// \p_mem_mux|Dout[13]~13_combout  = (\p_reg|d_out [13] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [13]),
	.datab(\fsm|State.CALC_MOMENT_2~q ),
	.datac(\fsm|State.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[13]~13 .lut_mask = 16'h8A8A;
defparam \p_mem_mux|Dout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[111]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[111]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[111]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[111] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \fin_ram|mem~201 (
// Equation(s):
// \fin_ram|mem~201_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [111])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a94 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [111]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a94 ),
	.cin(gnd),
	.combout(\fin_ram|mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~201 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[101]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[101]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[101]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y40_N29
dffeas \fin_ram|mem_rtl_0_bypass[101] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \fin_ram|mem~191 (
// Equation(s):
// \fin_ram|mem~191_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [101])))) # (!\fin_ram|mem~106_combout  & ((\fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ) # ((!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [101]),
	.cin(gnd),
	.combout(\fin_ram|mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~191 .lut_mask = 16'hFB0B;
defparam \fin_ram|mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N20
cycloneive_lcell_comb \adder0|Add0~16 (
// Equation(s):
// \adder0|Add0~16_combout  = (\fin_ram|mem~201_combout  & (\fin_ram|mem~191_combout  $ (VCC))) # (!\fin_ram|mem~201_combout  & (\fin_ram|mem~191_combout  & VCC))
// \adder0|Add0~17  = CARRY((\fin_ram|mem~201_combout  & \fin_ram|mem~191_combout ))

	.dataa(\fin_ram|mem~201_combout ),
	.datab(\fin_ram|mem~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add0~16_combout ),
	.cout(\adder0|Add0~17 ));
// synopsys translate_off
defparam \adder0|Add0~16 .lut_mask = 16'h6688;
defparam \adder0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[89]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[89]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[89]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N17
dffeas \fin_ram|mem_rtl_0_bypass[89] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N28
cycloneive_lcell_comb \fin_ram|mem~179 (
// Equation(s):
// \fin_ram|mem~179_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [89])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [89]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~179 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N4
cycloneive_lcell_comb \adder0|Add1~28 (
// Equation(s):
// \adder0|Add1~28_combout  = ((\adder0|Add0~16_combout  $ (\fin_ram|mem~179_combout  $ (!\adder0|Add1~27 )))) # (GND)
// \adder0|Add1~29  = CARRY((\adder0|Add0~16_combout  & ((\fin_ram|mem~179_combout ) # (!\adder0|Add1~27 ))) # (!\adder0|Add0~16_combout  & (\fin_ram|mem~179_combout  & !\adder0|Add1~27 )))

	.dataa(\adder0|Add0~16_combout ),
	.datab(\fin_ram|mem~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~27 ),
	.combout(\adder0|Add1~28_combout ),
	.cout(\adder0|Add1~29 ));
// synopsys translate_off
defparam \adder0|Add1~28 .lut_mask = 16'h698E;
defparam \adder0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[65]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[65]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[65]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N5
dffeas \fin_ram|mem_rtl_0_bypass[65] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \fin_ram|mem~155 (
// Equation(s):
// \fin_ram|mem~155_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [65])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a48 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0_bypass [65]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a48 ),
	.cin(gnd),
	.combout(\fin_ram|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~155 .lut_mask = 16'hF5B1;
defparam \fin_ram|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \adder0|Add3~20 (
// Equation(s):
// \adder0|Add3~20_combout  = (\fin_ram|mem~155_combout  & (\adder0|Add3~19  $ (GND))) # (!\fin_ram|mem~155_combout  & (!\adder0|Add3~19  & VCC))
// \adder0|Add3~21  = CARRY((\fin_ram|mem~155_combout  & !\adder0|Add3~19 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~19 ),
	.combout(\adder0|Add3~20_combout ),
	.cout(\adder0|Add3~21 ));
// synopsys translate_off
defparam \adder0|Add3~20 .lut_mask = 16'hC30C;
defparam \adder0|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[77]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[77]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[77]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y39_N5
dffeas \fin_ram|mem_rtl_0_bypass[77] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N6
cycloneive_lcell_comb \fin_ram|mem~167 (
// Equation(s):
// \fin_ram|mem~167_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [77])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a60 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [77]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a60 ),
	.cin(gnd),
	.combout(\fin_ram|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~167 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \adder0|Add2~28 (
// Equation(s):
// \adder0|Add2~28_combout  = ((\adder0|Add3~20_combout  $ (\fin_ram|mem~167_combout  $ (!\adder0|Add2~27 )))) # (GND)
// \adder0|Add2~29  = CARRY((\adder0|Add3~20_combout  & ((\fin_ram|mem~167_combout ) # (!\adder0|Add2~27 ))) # (!\adder0|Add3~20_combout  & (\fin_ram|mem~167_combout  & !\adder0|Add2~27 )))

	.dataa(\adder0|Add3~20_combout ),
	.datab(\fin_ram|mem~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~27 ),
	.combout(\adder0|Add2~28_combout ),
	.cout(\adder0|Add2~29 ));
// synopsys translate_off
defparam \adder0|Add2~28 .lut_mask = 16'h698E;
defparam \adder0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N20
cycloneive_lcell_comb \adder0|Add6~24 (
// Equation(s):
// \adder0|Add6~24_combout  = !\adder0|Add6~23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add6~23 ),
	.combout(\adder0|Add6~24_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add6~24 .lut_mask = 16'h0F0F;
defparam \adder0|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneive_lcell_comb \adder0|Add4~28 (
// Equation(s):
// \adder0|Add4~28_combout  = ((\adder0|Add2~28_combout  $ (\adder0|Add6~24_combout  $ (!\adder0|Add4~27 )))) # (GND)
// \adder0|Add4~29  = CARRY((\adder0|Add2~28_combout  & ((\adder0|Add6~24_combout ) # (!\adder0|Add4~27 ))) # (!\adder0|Add2~28_combout  & (\adder0|Add6~24_combout  & !\adder0|Add4~27 )))

	.dataa(\adder0|Add2~28_combout ),
	.datab(\adder0|Add6~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~27 ),
	.combout(\adder0|Add4~28_combout ),
	.cout(\adder0|Add4~29 ));
// synopsys translate_off
defparam \adder0|Add4~28 .lut_mask = 16'h698E;
defparam \adder0|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \p_reg|d_out[14]~52 (
// Equation(s):
// \p_reg|d_out[14]~52_combout  = ((\adder0|Add1~28_combout  $ (\adder0|Add4~28_combout  $ (!\p_reg|d_out[13]~51 )))) # (GND)
// \p_reg|d_out[14]~53  = CARRY((\adder0|Add1~28_combout  & ((\adder0|Add4~28_combout ) # (!\p_reg|d_out[13]~51 ))) # (!\adder0|Add1~28_combout  & (\adder0|Add4~28_combout  & !\p_reg|d_out[13]~51 )))

	.dataa(\adder0|Add1~28_combout ),
	.datab(\adder0|Add4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[13]~51 ),
	.combout(\p_reg|d_out[14]~52_combout ),
	.cout(\p_reg|d_out[14]~53 ));
// synopsys translate_off
defparam \p_reg|d_out[14]~52 .lut_mask = 16'h698E;
defparam \p_reg|d_out[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N5
dffeas \p_reg|d_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[14]~52_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[14] .is_wysiwyg = "true";
defparam \p_reg|d_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N16
cycloneive_lcell_comb \p_mem_mux|Dout[14]~14 (
// Equation(s):
// \p_mem_mux|Dout[14]~14_combout  = (\p_reg|d_out [14] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [14]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[14]~14 .lut_mask = 16'hAA0A;
defparam \p_mem_mux|Dout[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N2
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[112]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[112]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N3
dffeas \fin_ram|mem_rtl_0_bypass[112] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N12
cycloneive_lcell_comb \fin_ram|mem~202 (
// Equation(s):
// \fin_ram|mem~202_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [112])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [112]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~202 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N22
cycloneive_lcell_comb \adder0|Add0~18 (
// Equation(s):
// \adder0|Add0~18_combout  = (\fin_ram|mem~202_combout  & (!\adder0|Add0~17 )) # (!\fin_ram|mem~202_combout  & ((\adder0|Add0~17 ) # (GND)))
// \adder0|Add0~19  = CARRY((!\adder0|Add0~17 ) # (!\fin_ram|mem~202_combout ))

	.dataa(\fin_ram|mem~202_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~17 ),
	.combout(\adder0|Add0~18_combout ),
	.cout(\adder0|Add0~19 ));
// synopsys translate_off
defparam \adder0|Add0~18 .lut_mask = 16'h5A5F;
defparam \adder0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N6
cycloneive_lcell_comb \adder0|Add1~30 (
// Equation(s):
// \adder0|Add1~30_combout  = (\adder0|Add0~18_combout  & (!\adder0|Add1~29 )) # (!\adder0|Add0~18_combout  & ((\adder0|Add1~29 ) # (GND)))
// \adder0|Add1~31  = CARRY((!\adder0|Add1~29 ) # (!\adder0|Add0~18_combout ))

	.dataa(gnd),
	.datab(\adder0|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~29 ),
	.combout(\adder0|Add1~30_combout ),
	.cout(\adder0|Add1~31 ));
// synopsys translate_off
defparam \adder0|Add1~30 .lut_mask = 16'h3C3F;
defparam \adder0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \adder0|Add3~22 (
// Equation(s):
// \adder0|Add3~22_combout  = \adder0|Add3~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add3~21 ),
	.combout(\adder0|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add3~22 .lut_mask = 16'hF0F0;
defparam \adder0|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \adder0|Add2~30 (
// Equation(s):
// \adder0|Add2~30_combout  = (\adder0|Add3~22_combout  & (!\adder0|Add2~29 )) # (!\adder0|Add3~22_combout  & ((\adder0|Add2~29 ) # (GND)))
// \adder0|Add2~31  = CARRY((!\adder0|Add2~29 ) # (!\adder0|Add3~22_combout ))

	.dataa(gnd),
	.datab(\adder0|Add3~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~29 ),
	.combout(\adder0|Add2~30_combout ),
	.cout(\adder0|Add2~31 ));
// synopsys translate_off
defparam \adder0|Add2~30 .lut_mask = 16'h3C3F;
defparam \adder0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneive_lcell_comb \adder0|Add4~30 (
// Equation(s):
// \adder0|Add4~30_combout  = (\adder0|Add2~30_combout  & (!\adder0|Add4~29 )) # (!\adder0|Add2~30_combout  & ((\adder0|Add4~29 ) # (GND)))
// \adder0|Add4~31  = CARRY((!\adder0|Add4~29 ) # (!\adder0|Add2~30_combout ))

	.dataa(gnd),
	.datab(\adder0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~29 ),
	.combout(\adder0|Add4~30_combout ),
	.cout(\adder0|Add4~31 ));
// synopsys translate_off
defparam \adder0|Add4~30 .lut_mask = 16'h3C3F;
defparam \adder0|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \p_reg|d_out[15]~54 (
// Equation(s):
// \p_reg|d_out[15]~54_combout  = (\adder0|Add1~30_combout  & ((\adder0|Add4~30_combout  & (\p_reg|d_out[14]~53  & VCC)) # (!\adder0|Add4~30_combout  & (!\p_reg|d_out[14]~53 )))) # (!\adder0|Add1~30_combout  & ((\adder0|Add4~30_combout  & 
// (!\p_reg|d_out[14]~53 )) # (!\adder0|Add4~30_combout  & ((\p_reg|d_out[14]~53 ) # (GND)))))
// \p_reg|d_out[15]~55  = CARRY((\adder0|Add1~30_combout  & (!\adder0|Add4~30_combout  & !\p_reg|d_out[14]~53 )) # (!\adder0|Add1~30_combout  & ((!\p_reg|d_out[14]~53 ) # (!\adder0|Add4~30_combout ))))

	.dataa(\adder0|Add1~30_combout ),
	.datab(\adder0|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[14]~53 ),
	.combout(\p_reg|d_out[15]~54_combout ),
	.cout(\p_reg|d_out[15]~55 ));
// synopsys translate_off
defparam \p_reg|d_out[15]~54 .lut_mask = 16'h9617;
defparam \p_reg|d_out[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N7
dffeas \p_reg|d_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[15]~54_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[15] .is_wysiwyg = "true";
defparam \p_reg|d_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N18
cycloneive_lcell_comb \p_mem_mux|Dout[15]~15 (
// Equation(s):
// \p_mem_mux|Dout[15]~15_combout  = (\p_reg|d_out [15] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\p_reg|d_out [15]),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[15]~15 .lut_mask = 16'hC0CC;
defparam \p_mem_mux|Dout[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N25
dffeas \fin_ram|mem_rtl_0_bypass[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
cycloneive_lcell_comb \fin_ram|mem~134 (
// Equation(s):
// \fin_ram|mem~134_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [44])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [44]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~134 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N27
dffeas \fin_ram|mem_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
cycloneive_lcell_comb \fin_ram|mem~124 (
// Equation(s):
// \fin_ram|mem~124_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [34])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a17 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [34]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\fin_ram|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~124 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
cycloneive_lcell_comb \adder0|Add5~20 (
// Equation(s):
// \adder0|Add5~20_combout  = (\fin_ram|mem~134_combout  & (\fin_ram|mem~124_combout  $ (VCC))) # (!\fin_ram|mem~134_combout  & (\fin_ram|mem~124_combout  & VCC))
// \adder0|Add5~21  = CARRY((\fin_ram|mem~134_combout  & \fin_ram|mem~124_combout ))

	.dataa(\fin_ram|mem~134_combout ),
	.datab(\fin_ram|mem~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add5~20_combout ),
	.cout(\adder0|Add5~21 ));
// synopsys translate_off
defparam \adder0|Add5~20 .lut_mask = 16'h6688;
defparam \adder0|Add5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y38_N21
dffeas \fin_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N10
cycloneive_lcell_comb \fin_ram|mem~114 (
// Equation(s):
// \fin_ram|mem~114_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [24])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a7 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [24]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~114 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
cycloneive_lcell_comb \adder0|Add6~26 (
// Equation(s):
// \adder0|Add6~26_combout  = (\adder0|Add5~20_combout  & (\fin_ram|mem~114_combout  $ (VCC))) # (!\adder0|Add5~20_combout  & (\fin_ram|mem~114_combout  & VCC))
// \adder0|Add6~27  = CARRY((\adder0|Add5~20_combout  & \fin_ram|mem~114_combout ))

	.dataa(\adder0|Add5~20_combout ),
	.datab(\fin_ram|mem~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add6~26_combout ),
	.cout(\adder0|Add6~27 ));
// synopsys translate_off
defparam \adder0|Add6~26 .lut_mask = 16'h6688;
defparam \adder0|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N5
dffeas \fin_ram|mem_rtl_0_bypass[54] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \fin_ram|mem~144 (
// Equation(s):
// \fin_ram|mem~144_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [54])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a37 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [54]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\fin_ram|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~144 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \adder0|Add2~32 (
// Equation(s):
// \adder0|Add2~32_combout  = (\fin_ram|mem~144_combout  & (\adder0|Add2~31  $ (GND))) # (!\fin_ram|mem~144_combout  & (!\adder0|Add2~31  & VCC))
// \adder0|Add2~33  = CARRY((\fin_ram|mem~144_combout  & !\adder0|Add2~31 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~31 ),
	.combout(\adder0|Add2~32_combout ),
	.cout(\adder0|Add2~33 ));
// synopsys translate_off
defparam \adder0|Add2~32 .lut_mask = 16'hC30C;
defparam \adder0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
cycloneive_lcell_comb \adder0|Add4~32 (
// Equation(s):
// \adder0|Add4~32_combout  = ((\adder0|Add6~26_combout  $ (\adder0|Add2~32_combout  $ (!\adder0|Add4~31 )))) # (GND)
// \adder0|Add4~33  = CARRY((\adder0|Add6~26_combout  & ((\adder0|Add2~32_combout ) # (!\adder0|Add4~31 ))) # (!\adder0|Add6~26_combout  & (\adder0|Add2~32_combout  & !\adder0|Add4~31 )))

	.dataa(\adder0|Add6~26_combout ),
	.datab(\adder0|Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~31 ),
	.combout(\adder0|Add4~32_combout ),
	.cout(\adder0|Add4~33 ));
// synopsys translate_off
defparam \adder0|Add4~32 .lut_mask = 16'h698E;
defparam \adder0|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N10
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[113]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[113]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[113]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N11
dffeas \fin_ram|mem_rtl_0_bypass[113] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N4
cycloneive_lcell_comb \fin_ram|mem~203 (
// Equation(s):
// \fin_ram|mem~203_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [113])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a96 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [113]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a96 ),
	.cin(gnd),
	.combout(\fin_ram|mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~203 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N24
cycloneive_lcell_comb \adder0|Add0~20 (
// Equation(s):
// \adder0|Add0~20_combout  = (\fin_ram|mem~203_combout  & (\adder0|Add0~19  $ (GND))) # (!\fin_ram|mem~203_combout  & (!\adder0|Add0~19  & VCC))
// \adder0|Add0~21  = CARRY((\fin_ram|mem~203_combout  & !\adder0|Add0~19 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~19 ),
	.combout(\adder0|Add0~20_combout ),
	.cout(\adder0|Add0~21 ));
// synopsys translate_off
defparam \adder0|Add0~20 .lut_mask = 16'hC30C;
defparam \adder0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N8
cycloneive_lcell_comb \adder0|Add1~32 (
// Equation(s):
// \adder0|Add1~32_combout  = (\adder0|Add0~20_combout  & (\adder0|Add1~31  $ (GND))) # (!\adder0|Add0~20_combout  & (!\adder0|Add1~31  & VCC))
// \adder0|Add1~33  = CARRY((\adder0|Add0~20_combout  & !\adder0|Add1~31 ))

	.dataa(gnd),
	.datab(\adder0|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~31 ),
	.combout(\adder0|Add1~32_combout ),
	.cout(\adder0|Add1~33 ));
// synopsys translate_off
defparam \adder0|Add1~32 .lut_mask = 16'hC30C;
defparam \adder0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \p_reg|d_out[16]~56 (
// Equation(s):
// \p_reg|d_out[16]~56_combout  = ((\adder0|Add4~32_combout  $ (\adder0|Add1~32_combout  $ (!\p_reg|d_out[15]~55 )))) # (GND)
// \p_reg|d_out[16]~57  = CARRY((\adder0|Add4~32_combout  & ((\adder0|Add1~32_combout ) # (!\p_reg|d_out[15]~55 ))) # (!\adder0|Add4~32_combout  & (\adder0|Add1~32_combout  & !\p_reg|d_out[15]~55 )))

	.dataa(\adder0|Add4~32_combout ),
	.datab(\adder0|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[15]~55 ),
	.combout(\p_reg|d_out[16]~56_combout ),
	.cout(\p_reg|d_out[16]~57 ));
// synopsys translate_off
defparam \p_reg|d_out[16]~56 .lut_mask = 16'h698E;
defparam \p_reg|d_out[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N9
dffeas \p_reg|d_out[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[16]~56_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[16] .is_wysiwyg = "true";
defparam \p_reg|d_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N22
cycloneive_lcell_comb \p_mem_mux|Dout[16]~16 (
// Equation(s):
// \p_mem_mux|Dout[16]~16_combout  = (\p_reg|d_out [16] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.CALC_MOMENT_2~q ),
	.datac(\fsm|State.START~q ),
	.datad(\p_reg|d_out [16]),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[16]~16 .lut_mask = 16'hCF00;
defparam \p_mem_mux|Dout[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N26
cycloneive_lcell_comb \adder0|Add0~22 (
// Equation(s):
// \adder0|Add0~22_combout  = \adder0|Add0~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add0~21 ),
	.combout(\adder0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add0~22 .lut_mask = 16'hF0F0;
defparam \adder0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N10
cycloneive_lcell_comb \adder0|Add1~34 (
// Equation(s):
// \adder0|Add1~34_combout  = (\adder0|Add0~22_combout  & (!\adder0|Add1~33 )) # (!\adder0|Add0~22_combout  & ((\adder0|Add1~33 ) # (GND)))
// \adder0|Add1~35  = CARRY((!\adder0|Add1~33 ) # (!\adder0|Add0~22_combout ))

	.dataa(\adder0|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~33 ),
	.combout(\adder0|Add1~34_combout ),
	.cout(\adder0|Add1~35 ));
// synopsys translate_off
defparam \adder0|Add1~34 .lut_mask = 16'h5A5F;
defparam \adder0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[25]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[25]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N29
dffeas \fin_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \fin_ram|mem~115 (
// Equation(s):
// \fin_ram|mem~115_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [25])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [25]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~115 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[45]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[45]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[45]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N29
dffeas \fin_ram|mem_rtl_0_bypass[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \fin_ram|mem~135 (
// Equation(s):
// \fin_ram|mem~135_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [45])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [45]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\fin_ram|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~135 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[35]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[35]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[35]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N21
dffeas \fin_ram|mem_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \fin_ram|mem~125 (
// Equation(s):
// \fin_ram|mem~125_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [35])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [35]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\fin_ram|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~125 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
cycloneive_lcell_comb \adder0|Add5~22 (
// Equation(s):
// \adder0|Add5~22_combout  = (\fin_ram|mem~135_combout  & ((\fin_ram|mem~125_combout  & (\adder0|Add5~21  & VCC)) # (!\fin_ram|mem~125_combout  & (!\adder0|Add5~21 )))) # (!\fin_ram|mem~135_combout  & ((\fin_ram|mem~125_combout  & (!\adder0|Add5~21 )) # 
// (!\fin_ram|mem~125_combout  & ((\adder0|Add5~21 ) # (GND)))))
// \adder0|Add5~23  = CARRY((\fin_ram|mem~135_combout  & (!\fin_ram|mem~125_combout  & !\adder0|Add5~21 )) # (!\fin_ram|mem~135_combout  & ((!\adder0|Add5~21 ) # (!\fin_ram|mem~125_combout ))))

	.dataa(\fin_ram|mem~135_combout ),
	.datab(\fin_ram|mem~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~21 ),
	.combout(\adder0|Add5~22_combout ),
	.cout(\adder0|Add5~23 ));
// synopsys translate_off
defparam \adder0|Add5~22 .lut_mask = 16'h9617;
defparam \adder0|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N2
cycloneive_lcell_comb \adder0|Add6~28 (
// Equation(s):
// \adder0|Add6~28_combout  = (\fin_ram|mem~115_combout  & ((\adder0|Add5~22_combout  & (\adder0|Add6~27  & VCC)) # (!\adder0|Add5~22_combout  & (!\adder0|Add6~27 )))) # (!\fin_ram|mem~115_combout  & ((\adder0|Add5~22_combout  & (!\adder0|Add6~27 )) # 
// (!\adder0|Add5~22_combout  & ((\adder0|Add6~27 ) # (GND)))))
// \adder0|Add6~29  = CARRY((\fin_ram|mem~115_combout  & (!\adder0|Add5~22_combout  & !\adder0|Add6~27 )) # (!\fin_ram|mem~115_combout  & ((!\adder0|Add6~27 ) # (!\adder0|Add5~22_combout ))))

	.dataa(\fin_ram|mem~115_combout ),
	.datab(\adder0|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~27 ),
	.combout(\adder0|Add6~28_combout ),
	.cout(\adder0|Add6~29 ));
// synopsys translate_off
defparam \adder0|Add6~28 .lut_mask = 16'h9617;
defparam \adder0|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[55]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[55]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[55]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y39_N17
dffeas \fin_ram|mem_rtl_0_bypass[55] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \fin_ram|mem~145 (
// Equation(s):
// \fin_ram|mem~145_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [55])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [55]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\fin_ram|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~145 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \adder0|Add2~34 (
// Equation(s):
// \adder0|Add2~34_combout  = (\fin_ram|mem~145_combout  & (!\adder0|Add2~33 )) # (!\fin_ram|mem~145_combout  & ((\adder0|Add2~33 ) # (GND)))
// \adder0|Add2~35  = CARRY((!\adder0|Add2~33 ) # (!\fin_ram|mem~145_combout ))

	.dataa(\fin_ram|mem~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~33 ),
	.combout(\adder0|Add2~34_combout ),
	.cout(\adder0|Add2~35 ));
// synopsys translate_off
defparam \adder0|Add2~34 .lut_mask = 16'h5A5F;
defparam \adder0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneive_lcell_comb \adder0|Add4~34 (
// Equation(s):
// \adder0|Add4~34_combout  = (\adder0|Add6~28_combout  & ((\adder0|Add2~34_combout  & (\adder0|Add4~33  & VCC)) # (!\adder0|Add2~34_combout  & (!\adder0|Add4~33 )))) # (!\adder0|Add6~28_combout  & ((\adder0|Add2~34_combout  & (!\adder0|Add4~33 )) # 
// (!\adder0|Add2~34_combout  & ((\adder0|Add4~33 ) # (GND)))))
// \adder0|Add4~35  = CARRY((\adder0|Add6~28_combout  & (!\adder0|Add2~34_combout  & !\adder0|Add4~33 )) # (!\adder0|Add6~28_combout  & ((!\adder0|Add4~33 ) # (!\adder0|Add2~34_combout ))))

	.dataa(\adder0|Add6~28_combout ),
	.datab(\adder0|Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~33 ),
	.combout(\adder0|Add4~34_combout ),
	.cout(\adder0|Add4~35 ));
// synopsys translate_off
defparam \adder0|Add4~34 .lut_mask = 16'h9617;
defparam \adder0|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \p_reg|d_out[17]~58 (
// Equation(s):
// \p_reg|d_out[17]~58_combout  = (\adder0|Add1~34_combout  & ((\adder0|Add4~34_combout  & (\p_reg|d_out[16]~57  & VCC)) # (!\adder0|Add4~34_combout  & (!\p_reg|d_out[16]~57 )))) # (!\adder0|Add1~34_combout  & ((\adder0|Add4~34_combout  & 
// (!\p_reg|d_out[16]~57 )) # (!\adder0|Add4~34_combout  & ((\p_reg|d_out[16]~57 ) # (GND)))))
// \p_reg|d_out[17]~59  = CARRY((\adder0|Add1~34_combout  & (!\adder0|Add4~34_combout  & !\p_reg|d_out[16]~57 )) # (!\adder0|Add1~34_combout  & ((!\p_reg|d_out[16]~57 ) # (!\adder0|Add4~34_combout ))))

	.dataa(\adder0|Add1~34_combout ),
	.datab(\adder0|Add4~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[16]~57 ),
	.combout(\p_reg|d_out[17]~58_combout ),
	.cout(\p_reg|d_out[17]~59 ));
// synopsys translate_off
defparam \p_reg|d_out[17]~58 .lut_mask = 16'h9617;
defparam \p_reg|d_out[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N11
dffeas \p_reg|d_out[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[17]~58_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[17] .is_wysiwyg = "true";
defparam \p_reg|d_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N26
cycloneive_lcell_comb \p_mem_mux|Dout[17]~17 (
// Equation(s):
// \p_mem_mux|Dout[17]~17_combout  = (\p_reg|d_out [17] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(\p_reg|d_out [17]),
	.datac(\fsm|State.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[17]~17 .lut_mask = 16'h8C8C;
defparam \p_mem_mux|Dout[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[90]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y40_N17
dffeas \fin_ram|mem_rtl_0_bypass[90] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N26
cycloneive_lcell_comb \fin_ram|mem~180 (
// Equation(s):
// \fin_ram|mem~180_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [90])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [90]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datad(\fin_ram|mem~106_combout ),
	.cin(gnd),
	.combout(\fin_ram|mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~180 .lut_mask = 16'hAAF3;
defparam \fin_ram|mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[102]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[102]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y40_N3
dffeas \fin_ram|mem_rtl_0_bypass[102] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneive_lcell_comb \fin_ram|mem~192 (
// Equation(s):
// \fin_ram|mem~192_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [102])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a85 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0_bypass [102]),
	.cin(gnd),
	.combout(\fin_ram|mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~192 .lut_mask = 16'hFD0D;
defparam \fin_ram|mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \adder0|Add1~36 (
// Equation(s):
// \adder0|Add1~36_combout  = ((\fin_ram|mem~180_combout  $ (\fin_ram|mem~192_combout  $ (!\adder0|Add1~35 )))) # (GND)
// \adder0|Add1~37  = CARRY((\fin_ram|mem~180_combout  & ((\fin_ram|mem~192_combout ) # (!\adder0|Add1~35 ))) # (!\fin_ram|mem~180_combout  & (\fin_ram|mem~192_combout  & !\adder0|Add1~35 )))

	.dataa(\fin_ram|mem~180_combout ),
	.datab(\fin_ram|mem~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~35 ),
	.combout(\adder0|Add1~36_combout ),
	.cout(\adder0|Add1~37 ));
// synopsys translate_off
defparam \adder0|Add1~36 .lut_mask = 16'h698E;
defparam \adder0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N21
dffeas \fin_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \fin_ram|mem~116 (
// Equation(s):
// \fin_ram|mem~116_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [26])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a9 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [26]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\fin_ram|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~116 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N25
dffeas \fin_ram|mem_rtl_0_bypass[46] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \fin_ram|mem~136 (
// Equation(s):
// \fin_ram|mem~136_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [46])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [46]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\fin_ram|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~136 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \fin_ram|mem_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
cycloneive_lcell_comb \fin_ram|mem~126 (
// Equation(s):
// \fin_ram|mem~126_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [36])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [36]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\fin_ram|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~126 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
cycloneive_lcell_comb \adder0|Add5~24 (
// Equation(s):
// \adder0|Add5~24_combout  = ((\fin_ram|mem~136_combout  $ (\fin_ram|mem~126_combout  $ (!\adder0|Add5~23 )))) # (GND)
// \adder0|Add5~25  = CARRY((\fin_ram|mem~136_combout  & ((\fin_ram|mem~126_combout ) # (!\adder0|Add5~23 ))) # (!\fin_ram|mem~136_combout  & (\fin_ram|mem~126_combout  & !\adder0|Add5~23 )))

	.dataa(\fin_ram|mem~136_combout ),
	.datab(\fin_ram|mem~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add5~23 ),
	.combout(\adder0|Add5~24_combout ),
	.cout(\adder0|Add5~25 ));
// synopsys translate_off
defparam \adder0|Add5~24 .lut_mask = 16'h698E;
defparam \adder0|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
cycloneive_lcell_comb \adder0|Add6~30 (
// Equation(s):
// \adder0|Add6~30_combout  = ((\fin_ram|mem~116_combout  $ (\adder0|Add5~24_combout  $ (!\adder0|Add6~29 )))) # (GND)
// \adder0|Add6~31  = CARRY((\fin_ram|mem~116_combout  & ((\adder0|Add5~24_combout ) # (!\adder0|Add6~29 ))) # (!\fin_ram|mem~116_combout  & (\adder0|Add5~24_combout  & !\adder0|Add6~29 )))

	.dataa(\fin_ram|mem~116_combout ),
	.datab(\adder0|Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~29 ),
	.combout(\adder0|Add6~30_combout ),
	.cout(\adder0|Add6~31 ));
// synopsys translate_off
defparam \adder0|Add6~30 .lut_mask = 16'h698E;
defparam \adder0|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \fin_ram|mem_rtl_0_bypass[78] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
cycloneive_lcell_comb \fin_ram|mem~168 (
// Equation(s):
// \fin_ram|mem~168_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [78])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a61 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [78]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a61 ),
	.cin(gnd),
	.combout(\fin_ram|mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~168 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N17
dffeas \fin_ram|mem_rtl_0_bypass[66] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N22
cycloneive_lcell_comb \fin_ram|mem~156 (
// Equation(s):
// \fin_ram|mem~156_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [66])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a49 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [66]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a49 ),
	.cin(gnd),
	.combout(\fin_ram|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~156 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N12
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N13
dffeas \fin_ram|mem_rtl_0_bypass[56] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N18
cycloneive_lcell_comb \fin_ram|mem~146 (
// Equation(s):
// \fin_ram|mem~146_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [56])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [56]),
	.datab(\fin_ram|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~146 .lut_mask = 16'hACAF;
defparam \fin_ram|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \adder0|Add3~24 (
// Equation(s):
// \adder0|Add3~24_combout  = (\fin_ram|mem~156_combout  & (\fin_ram|mem~146_combout  $ (VCC))) # (!\fin_ram|mem~156_combout  & (\fin_ram|mem~146_combout  & VCC))
// \adder0|Add3~25  = CARRY((\fin_ram|mem~156_combout  & \fin_ram|mem~146_combout ))

	.dataa(\fin_ram|mem~156_combout ),
	.datab(\fin_ram|mem~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add3~24_combout ),
	.cout(\adder0|Add3~25 ));
// synopsys translate_off
defparam \adder0|Add3~24 .lut_mask = 16'h6688;
defparam \adder0|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \adder0|Add2~36 (
// Equation(s):
// \adder0|Add2~36_combout  = ((\fin_ram|mem~168_combout  $ (\adder0|Add3~24_combout  $ (!\adder0|Add2~35 )))) # (GND)
// \adder0|Add2~37  = CARRY((\fin_ram|mem~168_combout  & ((\adder0|Add3~24_combout ) # (!\adder0|Add2~35 ))) # (!\fin_ram|mem~168_combout  & (\adder0|Add3~24_combout  & !\adder0|Add2~35 )))

	.dataa(\fin_ram|mem~168_combout ),
	.datab(\adder0|Add3~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~35 ),
	.combout(\adder0|Add2~36_combout ),
	.cout(\adder0|Add2~37 ));
// synopsys translate_off
defparam \adder0|Add2~36 .lut_mask = 16'h698E;
defparam \adder0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N14
cycloneive_lcell_comb \adder0|Add4~36 (
// Equation(s):
// \adder0|Add4~36_combout  = ((\adder0|Add6~30_combout  $ (\adder0|Add2~36_combout  $ (!\adder0|Add4~35 )))) # (GND)
// \adder0|Add4~37  = CARRY((\adder0|Add6~30_combout  & ((\adder0|Add2~36_combout ) # (!\adder0|Add4~35 ))) # (!\adder0|Add6~30_combout  & (\adder0|Add2~36_combout  & !\adder0|Add4~35 )))

	.dataa(\adder0|Add6~30_combout ),
	.datab(\adder0|Add2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~35 ),
	.combout(\adder0|Add4~36_combout ),
	.cout(\adder0|Add4~37 ));
// synopsys translate_off
defparam \adder0|Add4~36 .lut_mask = 16'h698E;
defparam \adder0|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \p_reg|d_out[18]~60 (
// Equation(s):
// \p_reg|d_out[18]~60_combout  = ((\adder0|Add1~36_combout  $ (\adder0|Add4~36_combout  $ (!\p_reg|d_out[17]~59 )))) # (GND)
// \p_reg|d_out[18]~61  = CARRY((\adder0|Add1~36_combout  & ((\adder0|Add4~36_combout ) # (!\p_reg|d_out[17]~59 ))) # (!\adder0|Add1~36_combout  & (\adder0|Add4~36_combout  & !\p_reg|d_out[17]~59 )))

	.dataa(\adder0|Add1~36_combout ),
	.datab(\adder0|Add4~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[17]~59 ),
	.combout(\p_reg|d_out[18]~60_combout ),
	.cout(\p_reg|d_out[18]~61 ));
// synopsys translate_off
defparam \p_reg|d_out[18]~60 .lut_mask = 16'h698E;
defparam \p_reg|d_out[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N13
dffeas \p_reg|d_out[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[18]~60_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[18] .is_wysiwyg = "true";
defparam \p_reg|d_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N12
cycloneive_lcell_comb \p_mem_mux|Dout[18]~18 (
// Equation(s):
// \p_mem_mux|Dout[18]~18_combout  = (\p_reg|d_out [18] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(\p_reg|d_out [18]),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[18]~18 .lut_mask = 16'h88CC;
defparam \p_mem_mux|Dout[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
cycloneive_lcell_comb \adder0|Add5~26 (
// Equation(s):
// \adder0|Add5~26_combout  = \adder0|Add5~25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add5~25 ),
	.combout(\adder0|Add5~26_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add5~26 .lut_mask = 16'hF0F0;
defparam \adder0|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
cycloneive_lcell_comb \adder0|Add6~32 (
// Equation(s):
// \adder0|Add6~32_combout  = (\adder0|Add5~26_combout  & (!\adder0|Add6~31 )) # (!\adder0|Add5~26_combout  & ((\adder0|Add6~31 ) # (GND)))
// \adder0|Add6~33  = CARRY((!\adder0|Add6~31 ) # (!\adder0|Add5~26_combout ))

	.dataa(gnd),
	.datab(\adder0|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add6~31 ),
	.combout(\adder0|Add6~32_combout ),
	.cout(\adder0|Add6~33 ));
// synopsys translate_off
defparam \adder0|Add6~32 .lut_mask = 16'h3C3F;
defparam \adder0|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[79]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[79]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[79]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \fin_ram|mem_rtl_0_bypass[79] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
cycloneive_lcell_comb \fin_ram|mem~169 (
// Equation(s):
// \fin_ram|mem~169_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [79])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem_rtl_0_bypass [79]),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a62 ),
	.cin(gnd),
	.combout(\fin_ram|mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~169 .lut_mask = 16'hAFA3;
defparam \fin_ram|mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[67]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[67]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[67]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N21
dffeas \fin_ram|mem_rtl_0_bypass[67] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N10
cycloneive_lcell_comb \fin_ram|mem~157 (
// Equation(s):
// \fin_ram|mem~157_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [67])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a50 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [67]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a50 ),
	.cin(gnd),
	.combout(\fin_ram|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~157 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N26
cycloneive_lcell_comb \adder0|Add3~26 (
// Equation(s):
// \adder0|Add3~26_combout  = (\fin_ram|mem~157_combout  & (!\adder0|Add3~25 )) # (!\fin_ram|mem~157_combout  & ((\adder0|Add3~25 ) # (GND)))
// \adder0|Add3~27  = CARRY((!\adder0|Add3~25 ) # (!\fin_ram|mem~157_combout ))

	.dataa(\fin_ram|mem~157_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~25 ),
	.combout(\adder0|Add3~26_combout ),
	.cout(\adder0|Add3~27 ));
// synopsys translate_off
defparam \adder0|Add3~26 .lut_mask = 16'h5A5F;
defparam \adder0|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \adder0|Add2~38 (
// Equation(s):
// \adder0|Add2~38_combout  = (\fin_ram|mem~169_combout  & ((\adder0|Add3~26_combout  & (\adder0|Add2~37  & VCC)) # (!\adder0|Add3~26_combout  & (!\adder0|Add2~37 )))) # (!\fin_ram|mem~169_combout  & ((\adder0|Add3~26_combout  & (!\adder0|Add2~37 )) # 
// (!\adder0|Add3~26_combout  & ((\adder0|Add2~37 ) # (GND)))))
// \adder0|Add2~39  = CARRY((\fin_ram|mem~169_combout  & (!\adder0|Add3~26_combout  & !\adder0|Add2~37 )) # (!\fin_ram|mem~169_combout  & ((!\adder0|Add2~37 ) # (!\adder0|Add3~26_combout ))))

	.dataa(\fin_ram|mem~169_combout ),
	.datab(\adder0|Add3~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~37 ),
	.combout(\adder0|Add2~38_combout ),
	.cout(\adder0|Add2~39 ));
// synopsys translate_off
defparam \adder0|Add2~38 .lut_mask = 16'h9617;
defparam \adder0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
cycloneive_lcell_comb \adder0|Add4~38 (
// Equation(s):
// \adder0|Add4~38_combout  = (\adder0|Add6~32_combout  & ((\adder0|Add2~38_combout  & (\adder0|Add4~37  & VCC)) # (!\adder0|Add2~38_combout  & (!\adder0|Add4~37 )))) # (!\adder0|Add6~32_combout  & ((\adder0|Add2~38_combout  & (!\adder0|Add4~37 )) # 
// (!\adder0|Add2~38_combout  & ((\adder0|Add4~37 ) # (GND)))))
// \adder0|Add4~39  = CARRY((\adder0|Add6~32_combout  & (!\adder0|Add2~38_combout  & !\adder0|Add4~37 )) # (!\adder0|Add6~32_combout  & ((!\adder0|Add4~37 ) # (!\adder0|Add2~38_combout ))))

	.dataa(\adder0|Add6~32_combout ),
	.datab(\adder0|Add2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~37 ),
	.combout(\adder0|Add4~38_combout ),
	.cout(\adder0|Add4~39 ));
// synopsys translate_off
defparam \adder0|Add4~38 .lut_mask = 16'h9617;
defparam \adder0|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y40_N18
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[91]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[91]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[91]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y40_N19
dffeas \fin_ram|mem_rtl_0_bypass[91] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N24
cycloneive_lcell_comb \fin_ram|mem~181 (
// Equation(s):
// \fin_ram|mem~181_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [91])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [91]),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datad(\fin_ram|mem~0_q ),
	.cin(gnd),
	.combout(\fin_ram|mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~181 .lut_mask = 16'hD8DD;
defparam \fin_ram|mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[103]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[103]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[103]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N1
dffeas \fin_ram|mem_rtl_0_bypass[103] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N0
cycloneive_lcell_comb \fin_ram|mem~193 (
// Equation(s):
// \fin_ram|mem~193_combout  = (\fin_ram|mem~106_combout  & (\fin_ram|mem_rtl_0_bypass [103])) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ) # (!\fin_ram|mem~0_q ))))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem_rtl_0_bypass [103]),
	.datac(\fin_ram|mem~0_q ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a86 ),
	.cin(gnd),
	.combout(\fin_ram|mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~193 .lut_mask = 16'hDD8D;
defparam \fin_ram|mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N14
cycloneive_lcell_comb \adder0|Add1~38 (
// Equation(s):
// \adder0|Add1~38_combout  = (\fin_ram|mem~181_combout  & ((\fin_ram|mem~193_combout  & (\adder0|Add1~37  & VCC)) # (!\fin_ram|mem~193_combout  & (!\adder0|Add1~37 )))) # (!\fin_ram|mem~181_combout  & ((\fin_ram|mem~193_combout  & (!\adder0|Add1~37 )) # 
// (!\fin_ram|mem~193_combout  & ((\adder0|Add1~37 ) # (GND)))))
// \adder0|Add1~39  = CARRY((\fin_ram|mem~181_combout  & (!\fin_ram|mem~193_combout  & !\adder0|Add1~37 )) # (!\fin_ram|mem~181_combout  & ((!\adder0|Add1~37 ) # (!\fin_ram|mem~193_combout ))))

	.dataa(\fin_ram|mem~181_combout ),
	.datab(\fin_ram|mem~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~37 ),
	.combout(\adder0|Add1~38_combout ),
	.cout(\adder0|Add1~39 ));
// synopsys translate_off
defparam \adder0|Add1~38 .lut_mask = 16'h9617;
defparam \adder0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \p_reg|d_out[19]~62 (
// Equation(s):
// \p_reg|d_out[19]~62_combout  = (\adder0|Add4~38_combout  & ((\adder0|Add1~38_combout  & (\p_reg|d_out[18]~61  & VCC)) # (!\adder0|Add1~38_combout  & (!\p_reg|d_out[18]~61 )))) # (!\adder0|Add4~38_combout  & ((\adder0|Add1~38_combout  & 
// (!\p_reg|d_out[18]~61 )) # (!\adder0|Add1~38_combout  & ((\p_reg|d_out[18]~61 ) # (GND)))))
// \p_reg|d_out[19]~63  = CARRY((\adder0|Add4~38_combout  & (!\adder0|Add1~38_combout  & !\p_reg|d_out[18]~61 )) # (!\adder0|Add4~38_combout  & ((!\p_reg|d_out[18]~61 ) # (!\adder0|Add1~38_combout ))))

	.dataa(\adder0|Add4~38_combout ),
	.datab(\adder0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[18]~61 ),
	.combout(\p_reg|d_out[19]~62_combout ),
	.cout(\p_reg|d_out[19]~63 ));
// synopsys translate_off
defparam \p_reg|d_out[19]~62 .lut_mask = 16'h9617;
defparam \p_reg|d_out[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N15
dffeas \p_reg|d_out[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[19]~62_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[19] .is_wysiwyg = "true";
defparam \p_reg|d_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N8
cycloneive_lcell_comb \p_mem_mux|Dout[19]~19 (
// Equation(s):
// \p_mem_mux|Dout[19]~19_combout  = (\p_reg|d_out [19] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(gnd),
	.datac(\p_reg|d_out [19]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[19]~19 .lut_mask = 16'hA0F0;
defparam \p_mem_mux|Dout[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
cycloneive_lcell_comb \adder0|Add6~34 (
// Equation(s):
// \adder0|Add6~34_combout  = !\adder0|Add6~33 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add6~33 ),
	.combout(\adder0|Add6~34_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add6~34 .lut_mask = 16'h0F0F;
defparam \adder0|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \fin_ram|mem_rtl_0_bypass[80] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
cycloneive_lcell_comb \fin_ram|mem~170 (
// Equation(s):
// \fin_ram|mem~170_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [80])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a63 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~106_combout ),
	.datab(\fin_ram|mem~0_q ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datad(\fin_ram|mem_rtl_0_bypass [80]),
	.cin(gnd),
	.combout(\fin_ram|mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~170 .lut_mask = 16'hFB51;
defparam \fin_ram|mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N8
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N9
dffeas \fin_ram|mem_rtl_0_bypass[68] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N14
cycloneive_lcell_comb \fin_ram|mem~158 (
// Equation(s):
// \fin_ram|mem~158_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [68])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a51 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [68]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a51 ),
	.cin(gnd),
	.combout(\fin_ram|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~158 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N28
cycloneive_lcell_comb \adder0|Add3~28 (
// Equation(s):
// \adder0|Add3~28_combout  = (\fin_ram|mem~158_combout  & (\adder0|Add3~27  $ (GND))) # (!\fin_ram|mem~158_combout  & (!\adder0|Add3~27  & VCC))
// \adder0|Add3~29  = CARRY((\fin_ram|mem~158_combout  & !\adder0|Add3~27 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add3~27 ),
	.combout(\adder0|Add3~28_combout ),
	.cout(\adder0|Add3~29 ));
// synopsys translate_off
defparam \adder0|Add3~28 .lut_mask = 16'hC30C;
defparam \adder0|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \adder0|Add2~40 (
// Equation(s):
// \adder0|Add2~40_combout  = ((\fin_ram|mem~170_combout  $ (\adder0|Add3~28_combout  $ (!\adder0|Add2~39 )))) # (GND)
// \adder0|Add2~41  = CARRY((\fin_ram|mem~170_combout  & ((\adder0|Add3~28_combout ) # (!\adder0|Add2~39 ))) # (!\fin_ram|mem~170_combout  & (\adder0|Add3~28_combout  & !\adder0|Add2~39 )))

	.dataa(\fin_ram|mem~170_combout ),
	.datab(\adder0|Add3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add2~39 ),
	.combout(\adder0|Add2~40_combout ),
	.cout(\adder0|Add2~41 ));
// synopsys translate_off
defparam \adder0|Add2~40 .lut_mask = 16'h698E;
defparam \adder0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneive_lcell_comb \adder0|Add4~40 (
// Equation(s):
// \adder0|Add4~40_combout  = ((\adder0|Add6~34_combout  $ (\adder0|Add2~40_combout  $ (!\adder0|Add4~39 )))) # (GND)
// \adder0|Add4~41  = CARRY((\adder0|Add6~34_combout  & ((\adder0|Add2~40_combout ) # (!\adder0|Add4~39 ))) # (!\adder0|Add6~34_combout  & (\adder0|Add2~40_combout  & !\adder0|Add4~39 )))

	.dataa(\adder0|Add6~34_combout ),
	.datab(\adder0|Add2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~39 ),
	.combout(\adder0|Add4~40_combout ),
	.cout(\adder0|Add4~41 ));
// synopsys translate_off
defparam \adder0|Add4~40 .lut_mask = 16'h698E;
defparam \adder0|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[114]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[114]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N21
dffeas \fin_ram|mem_rtl_0_bypass[114] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \fin_ram|mem~204 (
// Equation(s):
// \fin_ram|mem~204_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [114])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a97 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datad(\fin_ram|mem_rtl_0_bypass [114]),
	.cin(gnd),
	.combout(\fin_ram|mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~204 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[104]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[104]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N17
dffeas \fin_ram|mem_rtl_0_bypass[104] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \fin_ram|mem~194 (
// Equation(s):
// \fin_ram|mem~194_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [104])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a87 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datad(\fin_ram|mem_rtl_0_bypass [104]),
	.cin(gnd),
	.combout(\fin_ram|mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~194 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \adder0|Add0~24 (
// Equation(s):
// \adder0|Add0~24_combout  = (\fin_ram|mem~204_combout  & (\fin_ram|mem~194_combout  $ (VCC))) # (!\fin_ram|mem~204_combout  & (\fin_ram|mem~194_combout  & VCC))
// \adder0|Add0~25  = CARRY((\fin_ram|mem~204_combout  & \fin_ram|mem~194_combout ))

	.dataa(\fin_ram|mem~204_combout ),
	.datab(\fin_ram|mem~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|Add0~24_combout ),
	.cout(\adder0|Add0~25 ));
// synopsys translate_off
defparam \adder0|Add0~24 .lut_mask = 16'h6688;
defparam \adder0|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[92]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N1
dffeas \fin_ram|mem_rtl_0_bypass[92] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \fin_ram|mem~182 (
// Equation(s):
// \fin_ram|mem~182_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [92])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a75 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datad(\fin_ram|mem_rtl_0_bypass [92]),
	.cin(gnd),
	.combout(\fin_ram|mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~182 .lut_mask = 16'hFD31;
defparam \fin_ram|mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N16
cycloneive_lcell_comb \adder0|Add1~40 (
// Equation(s):
// \adder0|Add1~40_combout  = ((\adder0|Add0~24_combout  $ (\fin_ram|mem~182_combout  $ (!\adder0|Add1~39 )))) # (GND)
// \adder0|Add1~41  = CARRY((\adder0|Add0~24_combout  & ((\fin_ram|mem~182_combout ) # (!\adder0|Add1~39 ))) # (!\adder0|Add0~24_combout  & (\fin_ram|mem~182_combout  & !\adder0|Add1~39 )))

	.dataa(\adder0|Add0~24_combout ),
	.datab(\fin_ram|mem~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~39 ),
	.combout(\adder0|Add1~40_combout ),
	.cout(\adder0|Add1~41 ));
// synopsys translate_off
defparam \adder0|Add1~40 .lut_mask = 16'h698E;
defparam \adder0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \p_reg|d_out[20]~64 (
// Equation(s):
// \p_reg|d_out[20]~64_combout  = ((\adder0|Add4~40_combout  $ (\adder0|Add1~40_combout  $ (!\p_reg|d_out[19]~63 )))) # (GND)
// \p_reg|d_out[20]~65  = CARRY((\adder0|Add4~40_combout  & ((\adder0|Add1~40_combout ) # (!\p_reg|d_out[19]~63 ))) # (!\adder0|Add4~40_combout  & (\adder0|Add1~40_combout  & !\p_reg|d_out[19]~63 )))

	.dataa(\adder0|Add4~40_combout ),
	.datab(\adder0|Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[19]~63 ),
	.combout(\p_reg|d_out[20]~64_combout ),
	.cout(\p_reg|d_out[20]~65 ));
// synopsys translate_off
defparam \p_reg|d_out[20]~64 .lut_mask = 16'h698E;
defparam \p_reg|d_out[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N17
dffeas \p_reg|d_out[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[20]~64_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[20] .is_wysiwyg = "true";
defparam \p_reg|d_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N8
cycloneive_lcell_comb \p_mem_mux|Dout[20]~20 (
// Equation(s):
// \p_mem_mux|Dout[20]~20_combout  = (\p_reg|d_out [20] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [20]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_2~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[20]~20 .lut_mask = 16'hAA0A;
defparam \p_mem_mux|Dout[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N30
cycloneive_lcell_comb \adder0|Add3~30 (
// Equation(s):
// \adder0|Add3~30_combout  = \adder0|Add3~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add3~29 ),
	.combout(\adder0|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add3~30 .lut_mask = 16'hF0F0;
defparam \adder0|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \adder0|Add2~42 (
// Equation(s):
// \adder0|Add2~42_combout  = \adder0|Add2~41  $ (\adder0|Add3~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder0|Add3~30_combout ),
	.cin(\adder0|Add2~41 ),
	.combout(\adder0|Add2~42_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add2~42 .lut_mask = 16'h0FF0;
defparam \adder0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneive_lcell_comb \adder0|Add4~42 (
// Equation(s):
// \adder0|Add4~42_combout  = (\adder0|Add2~42_combout  & (!\adder0|Add4~41 )) # (!\adder0|Add2~42_combout  & ((\adder0|Add4~41 ) # (GND)))
// \adder0|Add4~43  = CARRY((!\adder0|Add4~41 ) # (!\adder0|Add2~42_combout ))

	.dataa(\adder0|Add2~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add4~41 ),
	.combout(\adder0|Add4~42_combout ),
	.cout(\adder0|Add4~43 ));
// synopsys translate_off
defparam \adder0|Add4~42 .lut_mask = 16'h5A5F;
defparam \adder0|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[115]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[115]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[115]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \fin_ram|mem_rtl_0_bypass[115] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \fin_ram|mem~205 (
// Equation(s):
// \fin_ram|mem~205_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [115])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a98 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem_rtl_0_bypass [115]),
	.datac(\fin_ram|mem~106_combout ),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a98 ),
	.cin(gnd),
	.combout(\fin_ram|mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~205 .lut_mask = 16'hCFC5;
defparam \fin_ram|mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \adder0|Add0~26 (
// Equation(s):
// \adder0|Add0~26_combout  = (\fin_ram|mem~205_combout  & (!\adder0|Add0~25 )) # (!\fin_ram|mem~205_combout  & ((\adder0|Add0~25 ) # (GND)))
// \adder0|Add0~27  = CARRY((!\adder0|Add0~25 ) # (!\fin_ram|mem~205_combout ))

	.dataa(\fin_ram|mem~205_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~25 ),
	.combout(\adder0|Add0~26_combout ),
	.cout(\adder0|Add0~27 ));
// synopsys translate_off
defparam \adder0|Add0~26 .lut_mask = 16'h5A5F;
defparam \adder0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N18
cycloneive_lcell_comb \adder0|Add1~42 (
// Equation(s):
// \adder0|Add1~42_combout  = (\adder0|Add0~26_combout  & (!\adder0|Add1~41 )) # (!\adder0|Add0~26_combout  & ((\adder0|Add1~41 ) # (GND)))
// \adder0|Add1~43  = CARRY((!\adder0|Add1~41 ) # (!\adder0|Add0~26_combout ))

	.dataa(\adder0|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~41 ),
	.combout(\adder0|Add1~42_combout ),
	.cout(\adder0|Add1~43 ));
// synopsys translate_off
defparam \adder0|Add1~42 .lut_mask = 16'h5A5F;
defparam \adder0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \p_reg|d_out[21]~66 (
// Equation(s):
// \p_reg|d_out[21]~66_combout  = (\adder0|Add4~42_combout  & ((\adder0|Add1~42_combout  & (\p_reg|d_out[20]~65  & VCC)) # (!\adder0|Add1~42_combout  & (!\p_reg|d_out[20]~65 )))) # (!\adder0|Add4~42_combout  & ((\adder0|Add1~42_combout  & 
// (!\p_reg|d_out[20]~65 )) # (!\adder0|Add1~42_combout  & ((\p_reg|d_out[20]~65 ) # (GND)))))
// \p_reg|d_out[21]~67  = CARRY((\adder0|Add4~42_combout  & (!\adder0|Add1~42_combout  & !\p_reg|d_out[20]~65 )) # (!\adder0|Add4~42_combout  & ((!\p_reg|d_out[20]~65 ) # (!\adder0|Add1~42_combout ))))

	.dataa(\adder0|Add4~42_combout ),
	.datab(\adder0|Add1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[20]~65 ),
	.combout(\p_reg|d_out[21]~66_combout ),
	.cout(\p_reg|d_out[21]~67 ));
// synopsys translate_off
defparam \p_reg|d_out[21]~66 .lut_mask = 16'h9617;
defparam \p_reg|d_out[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N19
dffeas \p_reg|d_out[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[21]~66_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[21] .is_wysiwyg = "true";
defparam \p_reg|d_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N14
cycloneive_lcell_comb \p_mem_mux|Dout[21]~21 (
// Equation(s):
// \p_mem_mux|Dout[21]~21_combout  = (\p_reg|d_out [21] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_2~q ),
	.datab(gnd),
	.datac(\p_reg|d_out [21]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[21]~21 .lut_mask = 16'hA0F0;
defparam \p_mem_mux|Dout[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \fin_ram|mem_rtl_0_bypass[116]~feeder (
// Equation(s):
// \fin_ram|mem_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fin_ram|mem_rtl_0_bypass[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[116]~feeder .lut_mask = 16'hFFFF;
defparam \fin_ram|mem_rtl_0_bypass[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y40_N5
dffeas \fin_ram|mem_rtl_0_bypass[116] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fin_ram|mem_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fin_ram|mem_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \fin_ram|mem_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \fin_ram|mem_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \fin_ram|mem~206 (
// Equation(s):
// \fin_ram|mem~206_combout  = (\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0_bypass [116])))) # (!\fin_ram|mem~106_combout  & (((\fin_ram|mem_rtl_0|auto_generated|ram_block1a99 )) # (!\fin_ram|mem~0_q )))

	.dataa(\fin_ram|mem~0_q ),
	.datab(\fin_ram|mem~106_combout ),
	.datac(\fin_ram|mem_rtl_0_bypass [116]),
	.datad(\fin_ram|mem_rtl_0|auto_generated|ram_block1a99 ),
	.cin(gnd),
	.combout(\fin_ram|mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \fin_ram|mem~206 .lut_mask = 16'hF3D1;
defparam \fin_ram|mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \adder0|Add0~28 (
// Equation(s):
// \adder0|Add0~28_combout  = (\fin_ram|mem~206_combout  & (\adder0|Add0~27  $ (GND))) # (!\fin_ram|mem~206_combout  & (!\adder0|Add0~27  & VCC))
// \adder0|Add0~29  = CARRY((\fin_ram|mem~206_combout  & !\adder0|Add0~27 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add0~27 ),
	.combout(\adder0|Add0~28_combout ),
	.cout(\adder0|Add0~29 ));
// synopsys translate_off
defparam \adder0|Add0~28 .lut_mask = 16'hC30C;
defparam \adder0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N20
cycloneive_lcell_comb \adder0|Add1~44 (
// Equation(s):
// \adder0|Add1~44_combout  = (\adder0|Add0~28_combout  & (\adder0|Add1~43  $ (GND))) # (!\adder0|Add0~28_combout  & (!\adder0|Add1~43  & VCC))
// \adder0|Add1~45  = CARRY((\adder0|Add0~28_combout  & !\adder0|Add1~43 ))

	.dataa(\adder0|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|Add1~43 ),
	.combout(\adder0|Add1~44_combout ),
	.cout(\adder0|Add1~45 ));
// synopsys translate_off
defparam \adder0|Add1~44 .lut_mask = 16'hA50A;
defparam \adder0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneive_lcell_comb \adder0|Add4~44 (
// Equation(s):
// \adder0|Add4~44_combout  = !\adder0|Add4~43 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add4~43 ),
	.combout(\adder0|Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add4~44 .lut_mask = 16'h0F0F;
defparam \adder0|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \p_reg|d_out[22]~68 (
// Equation(s):
// \p_reg|d_out[22]~68_combout  = ((\adder0|Add1~44_combout  $ (\adder0|Add4~44_combout  $ (!\p_reg|d_out[21]~67 )))) # (GND)
// \p_reg|d_out[22]~69  = CARRY((\adder0|Add1~44_combout  & ((\adder0|Add4~44_combout ) # (!\p_reg|d_out[21]~67 ))) # (!\adder0|Add1~44_combout  & (\adder0|Add4~44_combout  & !\p_reg|d_out[21]~67 )))

	.dataa(\adder0|Add1~44_combout ),
	.datab(\adder0|Add4~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_reg|d_out[21]~67 ),
	.combout(\p_reg|d_out[22]~68_combout ),
	.cout(\p_reg|d_out[22]~69 ));
// synopsys translate_off
defparam \p_reg|d_out[22]~68 .lut_mask = 16'h698E;
defparam \p_reg|d_out[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N21
dffeas \p_reg|d_out[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[22]~68_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[22] .is_wysiwyg = "true";
defparam \p_reg|d_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N16
cycloneive_lcell_comb \p_mem_mux|Dout[22]~22 (
// Equation(s):
// \p_mem_mux|Dout[22]~22_combout  = (\p_reg|d_out [22] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [22]),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[22]~22 .lut_mask = 16'hA0AA;
defparam \p_mem_mux|Dout[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \adder0|Add0~30 (
// Equation(s):
// \adder0|Add0~30_combout  = \adder0|Add0~29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder0|Add0~29 ),
	.combout(\adder0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add0~30 .lut_mask = 16'hF0F0;
defparam \adder0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N22
cycloneive_lcell_comb \adder0|Add1~46 (
// Equation(s):
// \adder0|Add1~46_combout  = \adder0|Add1~45  $ (\adder0|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder0|Add0~30_combout ),
	.cin(\adder0|Add1~45 ),
	.combout(\adder0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|Add1~46 .lut_mask = 16'h0FF0;
defparam \adder0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \p_reg|d_out[23]~70 (
// Equation(s):
// \p_reg|d_out[23]~70_combout  = \p_reg|d_out[22]~69  $ (\adder0|Add1~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder0|Add1~46_combout ),
	.cin(\p_reg|d_out[22]~69 ),
	.combout(\p_reg|d_out[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \p_reg|d_out[23]~70 .lut_mask = 16'h0FF0;
defparam \p_reg|d_out[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y40_N23
dffeas \p_reg|d_out[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\p_reg|d_out[23]~70_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_reg|d_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p_reg|d_out[23] .is_wysiwyg = "true";
defparam \p_reg|d_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N8
cycloneive_lcell_comb \p_mem_mux|Dout[23]~23 (
// Equation(s):
// \p_mem_mux|Dout[23]~23_combout  = (\p_reg|d_out [23] & ((\fsm|State.CALC_MOMENT_2~q ) # (!\fsm|State.START~q )))

	.dataa(\p_reg|d_out [23]),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT_2~q ),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\p_mem_mux|Dout[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \p_mem_mux|Dout[23]~23 .lut_mask = 16'hA0AA;
defparam \p_mem_mux|Dout[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \p_ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fsm|WE_p_mem~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\fsm|WE_p_mem~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\p_mem_mux|Dout[23]~23_combout ,\p_mem_mux|Dout[22]~22_combout ,\p_mem_mux|Dout[21]~21_combout ,\p_mem_mux|Dout[20]~20_combout ,\p_mem_mux|Dout[19]~19_combout ,\p_mem_mux|Dout[18]~18_combout ,\p_mem_mux|Dout[17]~17_combout ,
\p_mem_mux|Dout[16]~16_combout ,\p_mem_mux|Dout[15]~15_combout ,\p_mem_mux|Dout[14]~14_combout ,\p_mem_mux|Dout[13]~13_combout ,\p_mem_mux|Dout[12]~12_combout ,\p_mem_mux|Dout[11]~11_combout ,\p_mem_mux|Dout[10]~10_combout ,\p_mem_mux|Dout[9]~9_combout ,
\p_mem_mux|Dout[8]~8_combout ,\p_mem_mux|Dout[7]~7_combout ,\p_mem_mux|Dout[6]~6_combout ,\p_mem_mux|Dout[5]~5_combout ,\p_mem_mux|Dout[4]~4_combout ,\p_mem_mux|Dout[3]~3_combout ,\p_mem_mux|Dout[2]~2_combout ,\p_mem_mux|Dout[1]~1_combout ,
\p_mem_mux|Dout[0]~0_combout }),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\p_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "moment_ram:p_ram|altsyncram:mem_rtl_0|altsyncram_lvd1:auto_generated|ALTSYNCRAM";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \p_ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N18
cycloneive_lcell_comb \p_ram|mem~25 (
// Equation(s):
// \p_ram|mem~25_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~1_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~1_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\p_ram|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~25 .lut_mask = 16'hFC30;
defparam \p_ram|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N16
cycloneive_lcell_comb \p_ram|mem~32 (
// Equation(s):
// \p_ram|mem~32_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [17])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~25_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [17]),
	.datad(\p_ram|mem~25_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~32 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N21
dffeas \p_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N11
dffeas \p_ram|mem~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~2 .is_wysiwyg = "true";
defparam \p_ram|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \p_ram|mem~33 (
// Equation(s):
// \p_ram|mem~33_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~2_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~2_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\p_ram|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~33 .lut_mask = 16'hFC30;
defparam \p_ram|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \p_ram|mem~34 (
// Equation(s):
// \p_ram|mem~34_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [18])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~33_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [18]),
	.datad(\p_ram|mem~33_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~34 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N25
dffeas \p_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas \p_ram|mem~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~3 .is_wysiwyg = "true";
defparam \p_ram|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \p_ram|mem~35 (
// Equation(s):
// \p_ram|mem~35_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~3_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~3_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\p_ram|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~35 .lut_mask = 16'hFC30;
defparam \p_ram|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N24
cycloneive_lcell_comb \p_ram|mem~36 (
// Equation(s):
// \p_ram|mem~36_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [19])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~35_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [19]),
	.datad(\p_ram|mem~35_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~36 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N7
dffeas \p_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N29
dffeas \p_ram|mem~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~4 .is_wysiwyg = "true";
defparam \p_ram|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N28
cycloneive_lcell_comb \p_ram|mem~37 (
// Equation(s):
// \p_ram|mem~37_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~4_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~4_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\p_ram|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~37 .lut_mask = 16'hFC30;
defparam \p_ram|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N6
cycloneive_lcell_comb \p_ram|mem~38 (
// Equation(s):
// \p_ram|mem~38_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [20])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~37_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [20]),
	.datad(\p_ram|mem~37_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~38 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N3
dffeas \p_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N7
dffeas \p_ram|mem~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~5 .is_wysiwyg = "true";
defparam \p_ram|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \p_ram|mem~39 (
// Equation(s):
// \p_ram|mem~39_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~5_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~5_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\p_ram|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~39 .lut_mask = 16'hFC30;
defparam \p_ram|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N2
cycloneive_lcell_comb \p_ram|mem~40 (
// Equation(s):
// \p_ram|mem~40_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [21])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~39_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [21]),
	.datad(\p_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~40 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas \p_ram|mem~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~6 .is_wysiwyg = "true";
defparam \p_ram|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \p_ram|mem~41 (
// Equation(s):
// \p_ram|mem~41_combout  = (\p_ram|mem~0_q  & (\p_ram|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\p_ram|mem~0_q  & ((\p_ram|mem~6_q )))

	.dataa(gnd),
	.datab(\p_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\p_ram|mem~6_q ),
	.datad(\p_ram|mem~0_q ),
	.cin(gnd),
	.combout(\p_ram|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~41 .lut_mask = 16'hCCF0;
defparam \p_ram|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas \p_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \p_ram|mem~42 (
// Equation(s):
// \p_ram|mem~42_combout  = (\p_ram|mem~31_combout  & ((\p_ram|mem_rtl_0_bypass [22]))) # (!\p_ram|mem~31_combout  & (\p_ram|mem~41_combout ))

	.dataa(\p_ram|mem~41_combout ),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~42 .lut_mask = 16'hE2E2;
defparam \p_ram|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N13
dffeas \p_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N3
dffeas \p_ram|mem~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~7 .is_wysiwyg = "true";
defparam \p_ram|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \p_ram|mem~43 (
// Equation(s):
// \p_ram|mem~43_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~7_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~7_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\p_ram|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~43 .lut_mask = 16'hFC30;
defparam \p_ram|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \p_ram|mem~44 (
// Equation(s):
// \p_ram|mem~44_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [23])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~43_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [23]),
	.datad(\p_ram|mem~43_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~44 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N15
dffeas \p_ram|mem~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~8 .is_wysiwyg = "true";
defparam \p_ram|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \p_ram|mem~45 (
// Equation(s):
// \p_ram|mem~45_combout  = (\p_ram|mem~0_q  & (\p_ram|mem_rtl_0|auto_generated|ram_block1a7 )) # (!\p_ram|mem~0_q  & ((\p_ram|mem~8_q )))

	.dataa(gnd),
	.datab(\p_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\p_ram|mem~8_q ),
	.datad(\p_ram|mem~0_q ),
	.cin(gnd),
	.combout(\p_ram|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~45 .lut_mask = 16'hCCF0;
defparam \p_ram|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y41_N1
dffeas \p_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \p_ram|mem~46 (
// Equation(s):
// \p_ram|mem~46_combout  = (\p_ram|mem~31_combout  & ((\p_ram|mem_rtl_0_bypass [24]))) # (!\p_ram|mem~31_combout  & (\p_ram|mem~45_combout ))

	.dataa(gnd),
	.datab(\p_ram|mem~45_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [24]),
	.datad(\p_ram|mem~31_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~46 .lut_mask = 16'hF0CC;
defparam \p_ram|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N9
dffeas \p_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N7
dffeas \p_ram|mem~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~9 .is_wysiwyg = "true";
defparam \p_ram|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N6
cycloneive_lcell_comb \p_ram|mem~47 (
// Equation(s):
// \p_ram|mem~47_combout  = (\p_ram|mem~0_q  & (\p_ram|mem_rtl_0|auto_generated|ram_block1a8 )) # (!\p_ram|mem~0_q  & ((\p_ram|mem~9_q )))

	.dataa(\p_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~9_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~47 .lut_mask = 16'hB8B8;
defparam \p_ram|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N8
cycloneive_lcell_comb \p_ram|mem~48 (
// Equation(s):
// \p_ram|mem~48_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [25])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~47_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [25]),
	.datad(\p_ram|mem~47_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~48 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N15
dffeas \p_ram|mem~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~10 .is_wysiwyg = "true";
defparam \p_ram|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N14
cycloneive_lcell_comb \p_ram|mem~49 (
// Equation(s):
// \p_ram|mem~49_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~10_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~10_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\p_ram|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~49 .lut_mask = 16'hFA50;
defparam \p_ram|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N9
dffeas \p_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N8
cycloneive_lcell_comb \p_ram|mem~50 (
// Equation(s):
// \p_ram|mem~50_combout  = (\p_ram|mem~31_combout  & ((\p_ram|mem_rtl_0_bypass [26]))) # (!\p_ram|mem~31_combout  & (\p_ram|mem~49_combout ))

	.dataa(\p_ram|mem~31_combout ),
	.datab(\p_ram|mem~49_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~50 .lut_mask = 16'hE4E4;
defparam \p_ram|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y43_N13
dffeas \p_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N3
dffeas \p_ram|mem~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~11 .is_wysiwyg = "true";
defparam \p_ram|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N2
cycloneive_lcell_comb \p_ram|mem~51 (
// Equation(s):
// \p_ram|mem~51_combout  = (\p_ram|mem~0_q  & (\p_ram|mem_rtl_0|auto_generated|ram_block1a10 )) # (!\p_ram|mem~0_q  & ((\p_ram|mem~11_q )))

	.dataa(\p_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~11_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~51 .lut_mask = 16'hB8B8;
defparam \p_ram|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N12
cycloneive_lcell_comb \p_ram|mem~52 (
// Equation(s):
// \p_ram|mem~52_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [27])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~51_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [27]),
	.datad(\p_ram|mem~51_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~52 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N29
dffeas \p_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N7
dffeas \p_ram|mem~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~12 .is_wysiwyg = "true";
defparam \p_ram|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N6
cycloneive_lcell_comb \p_ram|mem~53 (
// Equation(s):
// \p_ram|mem~53_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~12_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~12_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\p_ram|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~53 .lut_mask = 16'hFA50;
defparam \p_ram|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N28
cycloneive_lcell_comb \p_ram|mem~54 (
// Equation(s):
// \p_ram|mem~54_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [28])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~53_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [28]),
	.datad(\p_ram|mem~53_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~54 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N25
dffeas \p_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y44_N11
dffeas \p_ram|mem~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~13 .is_wysiwyg = "true";
defparam \p_ram|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N10
cycloneive_lcell_comb \p_ram|mem~55 (
// Equation(s):
// \p_ram|mem~55_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~13_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~13_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\p_ram|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~55 .lut_mask = 16'hFC30;
defparam \p_ram|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N24
cycloneive_lcell_comb \p_ram|mem~56 (
// Equation(s):
// \p_ram|mem~56_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [29])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~55_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [29]),
	.datad(\p_ram|mem~55_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~56 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N31
dffeas \p_ram|mem~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~14 .is_wysiwyg = "true";
defparam \p_ram|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N30
cycloneive_lcell_comb \p_ram|mem~57 (
// Equation(s):
// \p_ram|mem~57_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~14_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~14_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\p_ram|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~57 .lut_mask = 16'hFC30;
defparam \p_ram|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N1
dffeas \p_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N0
cycloneive_lcell_comb \p_ram|mem~58 (
// Equation(s):
// \p_ram|mem~58_combout  = (\p_ram|mem~31_combout  & ((\p_ram|mem_rtl_0_bypass [30]))) # (!\p_ram|mem~31_combout  & (\p_ram|mem~57_combout ))

	.dataa(\p_ram|mem~57_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [30]),
	.datad(\p_ram|mem~31_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~58 .lut_mask = 16'hF0AA;
defparam \p_ram|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N13
dffeas \p_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N17
dffeas \p_ram|mem~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~15 .is_wysiwyg = "true";
defparam \p_ram|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \p_ram|mem~59 (
// Equation(s):
// \p_ram|mem~59_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~15_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~15_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\p_ram|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~59 .lut_mask = 16'hFC30;
defparam \p_ram|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N12
cycloneive_lcell_comb \p_ram|mem~60 (
// Equation(s):
// \p_ram|mem~60_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [31])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~59_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [31]),
	.datad(\p_ram|mem~59_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~60 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y43_N5
dffeas \p_ram|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N11
dffeas \p_ram|mem~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~16 .is_wysiwyg = "true";
defparam \p_ram|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N10
cycloneive_lcell_comb \p_ram|mem~61 (
// Equation(s):
// \p_ram|mem~61_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~16_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~16_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\p_ram|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~61 .lut_mask = 16'hFC30;
defparam \p_ram|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N4
cycloneive_lcell_comb \p_ram|mem~62 (
// Equation(s):
// \p_ram|mem~62_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [32])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~61_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [32]),
	.datad(\p_ram|mem~61_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~62 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N27
dffeas \p_ram|mem~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~17 .is_wysiwyg = "true";
defparam \p_ram|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N26
cycloneive_lcell_comb \p_ram|mem~63 (
// Equation(s):
// \p_ram|mem~63_combout  = (\p_ram|mem~0_q  & (\p_ram|mem_rtl_0|auto_generated|ram_block1a16 )) # (!\p_ram|mem~0_q  & ((\p_ram|mem~17_q )))

	.dataa(\p_ram|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~17_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_ram|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~63 .lut_mask = 16'hB8B8;
defparam \p_ram|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y44_N21
dffeas \p_ram|mem_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N20
cycloneive_lcell_comb \p_ram|mem~64 (
// Equation(s):
// \p_ram|mem~64_combout  = (\p_ram|mem~31_combout  & ((\p_ram|mem_rtl_0_bypass [33]))) # (!\p_ram|mem~31_combout  & (\p_ram|mem~63_combout ))

	.dataa(\p_ram|mem~63_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [33]),
	.datad(\p_ram|mem~31_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~64 .lut_mask = 16'hF0AA;
defparam \p_ram|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N23
dffeas \p_ram|mem_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N19
dffeas \p_ram|mem~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~18 .is_wysiwyg = "true";
defparam \p_ram|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \p_ram|mem~65 (
// Equation(s):
// \p_ram|mem~65_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~18_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~18_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\p_ram|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~65 .lut_mask = 16'hFC30;
defparam \p_ram|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N22
cycloneive_lcell_comb \p_ram|mem~66 (
// Equation(s):
// \p_ram|mem~66_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [34])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~65_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [34]),
	.datad(\p_ram|mem~65_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~66 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y43_N25
dffeas \p_ram|mem_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y43_N3
dffeas \p_ram|mem~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~19 .is_wysiwyg = "true";
defparam \p_ram|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N2
cycloneive_lcell_comb \p_ram|mem~67 (
// Equation(s):
// \p_ram|mem~67_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~19_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~19_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\p_ram|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~67 .lut_mask = 16'hFA50;
defparam \p_ram|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N24
cycloneive_lcell_comb \p_ram|mem~68 (
// Equation(s):
// \p_ram|mem~68_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [35])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~67_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [35]),
	.datad(\p_ram|mem~67_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~68 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N27
dffeas \p_ram|mem_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y42_N13
dffeas \p_ram|mem~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~20 .is_wysiwyg = "true";
defparam \p_ram|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N12
cycloneive_lcell_comb \p_ram|mem~69 (
// Equation(s):
// \p_ram|mem~69_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~20_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~20_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\p_ram|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~69 .lut_mask = 16'hFA50;
defparam \p_ram|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N26
cycloneive_lcell_comb \p_ram|mem~70 (
// Equation(s):
// \p_ram|mem~70_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [36])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~69_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [36]),
	.datad(\p_ram|mem~69_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~70 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y41_N21
dffeas \p_ram|mem_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y41_N11
dffeas \p_ram|mem~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~21 .is_wysiwyg = "true";
defparam \p_ram|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N10
cycloneive_lcell_comb \p_ram|mem~71 (
// Equation(s):
// \p_ram|mem~71_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a20 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~21_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~21_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\p_ram|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~71 .lut_mask = 16'hFC30;
defparam \p_ram|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N20
cycloneive_lcell_comb \p_ram|mem~72 (
// Equation(s):
// \p_ram|mem~72_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [37])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~71_combout )))

	.dataa(gnd),
	.datab(\p_ram|mem~31_combout ),
	.datac(\p_ram|mem_rtl_0_bypass [37]),
	.datad(\p_ram|mem~71_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~72 .lut_mask = 16'hF3C0;
defparam \p_ram|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N7
dffeas \p_ram|mem_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y42_N25
dffeas \p_ram|mem~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~22 .is_wysiwyg = "true";
defparam \p_ram|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N24
cycloneive_lcell_comb \p_ram|mem~73 (
// Equation(s):
// \p_ram|mem~73_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~22_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~22_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\p_ram|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~73 .lut_mask = 16'hFA50;
defparam \p_ram|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N6
cycloneive_lcell_comb \p_ram|mem~74 (
// Equation(s):
// \p_ram|mem~74_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [38])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~73_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [38]),
	.datad(\p_ram|mem~73_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~74 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y42_N19
dffeas \p_ram|mem_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y42_N29
dffeas \p_ram|mem~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~23 .is_wysiwyg = "true";
defparam \p_ram|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N28
cycloneive_lcell_comb \p_ram|mem~75 (
// Equation(s):
// \p_ram|mem~75_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~23_q ))

	.dataa(\p_ram|mem~0_q ),
	.datab(gnd),
	.datac(\p_ram|mem~23_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\p_ram|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~75 .lut_mask = 16'hFA50;
defparam \p_ram|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N18
cycloneive_lcell_comb \p_ram|mem~76 (
// Equation(s):
// \p_ram|mem~76_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [39])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~75_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [39]),
	.datad(\p_ram|mem~75_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~76 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y43_N29
dffeas \p_ram|mem_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \p_ram|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y43_N7
dffeas \p_ram|mem~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\p_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_ram|mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_ram|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_ram|mem~24 .is_wysiwyg = "true";
defparam \p_ram|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N6
cycloneive_lcell_comb \p_ram|mem~77 (
// Equation(s):
// \p_ram|mem~77_combout  = (\p_ram|mem~0_q  & ((\p_ram|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\p_ram|mem~0_q  & (\p_ram|mem~24_q ))

	.dataa(gnd),
	.datab(\p_ram|mem~0_q ),
	.datac(\p_ram|mem~24_q ),
	.datad(\p_ram|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\p_ram|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~77 .lut_mask = 16'hFC30;
defparam \p_ram|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N28
cycloneive_lcell_comb \p_ram|mem~78 (
// Equation(s):
// \p_ram|mem~78_combout  = (\p_ram|mem~31_combout  & (\p_ram|mem_rtl_0_bypass [40])) # (!\p_ram|mem~31_combout  & ((\p_ram|mem~77_combout )))

	.dataa(\p_ram|mem~31_combout ),
	.datab(gnd),
	.datac(\p_ram|mem_rtl_0_bypass [40]),
	.datad(\p_ram|mem~77_combout ),
	.cin(gnd),
	.combout(\p_ram|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \p_ram|mem~78 .lut_mask = 16'hF5A0;
defparam \p_ram|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y43_N23
dffeas \fsm|State.CALC_MOMENT_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|State.CALC_MOMENT_2~q ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_3 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \div_ux|Equal0~5 (
// Equation(s):
// \div_ux|Equal0~5_combout  = (!\p_reg|d_out [18] & (!\p_reg|d_out [19] & (!\p_reg|d_out [16] & !\p_reg|d_out [17])))

	.dataa(\p_reg|d_out [18]),
	.datab(\p_reg|d_out [19]),
	.datac(\p_reg|d_out [16]),
	.datad(\p_reg|d_out [17]),
	.cin(gnd),
	.combout(\div_ux|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~5 .lut_mask = 16'h0001;
defparam \div_ux|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N6
cycloneive_lcell_comb \div_ux|Equal0~6 (
// Equation(s):
// \div_ux|Equal0~6_combout  = (!\p_reg|d_out [22] & (!\p_reg|d_out [20] & !\p_reg|d_out [21]))

	.dataa(\p_reg|d_out [22]),
	.datab(gnd),
	.datac(\p_reg|d_out [20]),
	.datad(\p_reg|d_out [21]),
	.cin(gnd),
	.combout(\div_ux|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~6 .lut_mask = 16'h0005;
defparam \div_ux|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \div_ux|Equal0~3 (
// Equation(s):
// \div_ux|Equal0~3_combout  = (!\p_reg|d_out [15] & (!\p_reg|d_out [13] & (!\p_reg|d_out [14] & !\p_reg|d_out [12])))

	.dataa(\p_reg|d_out [15]),
	.datab(\p_reg|d_out [13]),
	.datac(\p_reg|d_out [14]),
	.datad(\p_reg|d_out [12]),
	.cin(gnd),
	.combout(\div_ux|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~3 .lut_mask = 16'h0001;
defparam \div_ux|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \div_ux|Equal0~1 (
// Equation(s):
// \div_ux|Equal0~1_combout  = (!\p_reg|d_out [4] & (!\p_reg|d_out [5] & (!\p_reg|d_out [7] & !\p_reg|d_out [6])))

	.dataa(\p_reg|d_out [4]),
	.datab(\p_reg|d_out [5]),
	.datac(\p_reg|d_out [7]),
	.datad(\p_reg|d_out [6]),
	.cin(gnd),
	.combout(\div_ux|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~1 .lut_mask = 16'h0001;
defparam \div_ux|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N4
cycloneive_lcell_comb \div_ux|Equal0~2 (
// Equation(s):
// \div_ux|Equal0~2_combout  = (!\p_reg|d_out [9] & (!\p_reg|d_out [10] & (!\p_reg|d_out [11] & !\p_reg|d_out [8])))

	.dataa(\p_reg|d_out [9]),
	.datab(\p_reg|d_out [10]),
	.datac(\p_reg|d_out [11]),
	.datad(\p_reg|d_out [8]),
	.cin(gnd),
	.combout(\div_ux|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~2 .lut_mask = 16'h0001;
defparam \div_ux|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N0
cycloneive_lcell_comb \div_ux|Equal0~0 (
// Equation(s):
// \div_ux|Equal0~0_combout  = (!\p_reg|d_out [1] & (!\p_reg|d_out [0] & (!\p_reg|d_out [3] & !\p_reg|d_out [2])))

	.dataa(\p_reg|d_out [1]),
	.datab(\p_reg|d_out [0]),
	.datac(\p_reg|d_out [3]),
	.datad(\p_reg|d_out [2]),
	.cin(gnd),
	.combout(\div_ux|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~0 .lut_mask = 16'h0001;
defparam \div_ux|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N6
cycloneive_lcell_comb \div_ux|Equal0~4 (
// Equation(s):
// \div_ux|Equal0~4_combout  = (\div_ux|Equal0~3_combout  & (\div_ux|Equal0~1_combout  & (\div_ux|Equal0~2_combout  & \div_ux|Equal0~0_combout )))

	.dataa(\div_ux|Equal0~3_combout ),
	.datab(\div_ux|Equal0~1_combout ),
	.datac(\div_ux|Equal0~2_combout ),
	.datad(\div_ux|Equal0~0_combout ),
	.cin(gnd),
	.combout(\div_ux|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~4 .lut_mask = 16'h8000;
defparam \div_ux|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N0
cycloneive_lcell_comb \div_ux|LessThan1~0 (
// Equation(s):
// \div_ux|LessThan1~0_combout  = (\p_reg|d_out [23]) # (((!\div_ux|Equal0~4_combout ) # (!\div_ux|Equal0~6_combout )) # (!\div_ux|Equal0~5_combout ))

	.dataa(\p_reg|d_out [23]),
	.datab(\div_ux|Equal0~5_combout ),
	.datac(\div_ux|Equal0~6_combout ),
	.datad(\div_ux|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan1~0 .lut_mask = 16'hBFFF;
defparam \div_ux|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N16
cycloneive_lcell_comb \div_ux|i[0]~6 (
// Equation(s):
// \div_ux|i[0]~6_combout  = \div_ux|i [0] $ (VCC)
// \div_ux|i[0]~7  = CARRY(\div_ux|i [0])

	.dataa(gnd),
	.datab(\div_ux|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_ux|i[0]~6_combout ),
	.cout(\div_ux|i[0]~7 ));
// synopsys translate_off
defparam \div_ux|i[0]~6 .lut_mask = 16'h33CC;
defparam \div_ux|i[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N28
cycloneive_lcell_comb \div_ux|i[3]~8 (
// Equation(s):
// \div_ux|i[3]~8_combout  = (\fsm|State.CALC_MOMENT_3~q ) # ((\div_ux|busy~q  & \div_ux|q[0]~34_combout ))

	.dataa(\div_ux|busy~q ),
	.datab(\div_ux|q[0]~34_combout ),
	.datac(\fsm|State.CALC_MOMENT_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_ux|i[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|i[3]~8 .lut_mask = 16'hF8F8;
defparam \div_ux|i[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y43_N17
dffeas \div_ux|i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[0] .is_wysiwyg = "true";
defparam \div_ux|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N18
cycloneive_lcell_comb \div_ux|i[1]~9 (
// Equation(s):
// \div_ux|i[1]~9_combout  = (\div_ux|i [1] & (!\div_ux|i[0]~7 )) # (!\div_ux|i [1] & ((\div_ux|i[0]~7 ) # (GND)))
// \div_ux|i[1]~10  = CARRY((!\div_ux|i[0]~7 ) # (!\div_ux|i [1]))

	.dataa(gnd),
	.datab(\div_ux|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|i[0]~7 ),
	.combout(\div_ux|i[1]~9_combout ),
	.cout(\div_ux|i[1]~10 ));
// synopsys translate_off
defparam \div_ux|i[1]~9 .lut_mask = 16'h3C3F;
defparam \div_ux|i[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y43_N19
dffeas \div_ux|i[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[1] .is_wysiwyg = "true";
defparam \div_ux|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N20
cycloneive_lcell_comb \div_ux|i[2]~11 (
// Equation(s):
// \div_ux|i[2]~11_combout  = (\div_ux|i [2] & (\div_ux|i[1]~10  $ (GND))) # (!\div_ux|i [2] & (!\div_ux|i[1]~10  & VCC))
// \div_ux|i[2]~12  = CARRY((\div_ux|i [2] & !\div_ux|i[1]~10 ))

	.dataa(gnd),
	.datab(\div_ux|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|i[1]~10 ),
	.combout(\div_ux|i[2]~11_combout ),
	.cout(\div_ux|i[2]~12 ));
// synopsys translate_off
defparam \div_ux|i[2]~11 .lut_mask = 16'hC30C;
defparam \div_ux|i[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y43_N21
dffeas \div_ux|i[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[2] .is_wysiwyg = "true";
defparam \div_ux|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N22
cycloneive_lcell_comb \div_ux|i[3]~13 (
// Equation(s):
// \div_ux|i[3]~13_combout  = (\div_ux|i [3] & (!\div_ux|i[2]~12 )) # (!\div_ux|i [3] & ((\div_ux|i[2]~12 ) # (GND)))
// \div_ux|i[3]~14  = CARRY((!\div_ux|i[2]~12 ) # (!\div_ux|i [3]))

	.dataa(\div_ux|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|i[2]~12 ),
	.combout(\div_ux|i[3]~13_combout ),
	.cout(\div_ux|i[3]~14 ));
// synopsys translate_off
defparam \div_ux|i[3]~13 .lut_mask = 16'h5A5F;
defparam \div_ux|i[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y43_N23
dffeas \div_ux|i[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[3] .is_wysiwyg = "true";
defparam \div_ux|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N24
cycloneive_lcell_comb \div_ux|i[4]~15 (
// Equation(s):
// \div_ux|i[4]~15_combout  = (\div_ux|i [4] & (\div_ux|i[3]~14  $ (GND))) # (!\div_ux|i [4] & (!\div_ux|i[3]~14  & VCC))
// \div_ux|i[4]~16  = CARRY((\div_ux|i [4] & !\div_ux|i[3]~14 ))

	.dataa(gnd),
	.datab(\div_ux|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|i[3]~14 ),
	.combout(\div_ux|i[4]~15_combout ),
	.cout(\div_ux|i[4]~16 ));
// synopsys translate_off
defparam \div_ux|i[4]~15 .lut_mask = 16'hC30C;
defparam \div_ux|i[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y43_N25
dffeas \div_ux|i[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[4] .is_wysiwyg = "true";
defparam \div_ux|i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N26
cycloneive_lcell_comb \div_ux|i[5]~17 (
// Equation(s):
// \div_ux|i[5]~17_combout  = \div_ux|i [5] $ (\div_ux|i[4]~16 )

	.dataa(\div_ux|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_ux|i[4]~16 ),
	.combout(\div_ux|i[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|i[5]~17 .lut_mask = 16'h5A5A;
defparam \div_ux|i[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y43_N27
dffeas \div_ux|i[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|i[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|i[5] .is_wysiwyg = "true";
defparam \div_ux|i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N14
cycloneive_lcell_comb \div_ux|Equal1~0 (
// Equation(s):
// \div_ux|Equal1~0_combout  = (\div_ux|i [1] & (\div_ux|i [2] & (\div_ux|i [4] & \div_ux|i [0])))

	.dataa(\div_ux|i [1]),
	.datab(\div_ux|i [2]),
	.datac(\div_ux|i [4]),
	.datad(\div_ux|i [0]),
	.cin(gnd),
	.combout(\div_ux|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal1~0 .lut_mask = 16'h8000;
defparam \div_ux|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y32_N0
cycloneive_mac_mult \prod_cx6fin6|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~136_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .dataa_width = 9;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .datab_width = 9;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y32_N2
cycloneive_mac_out \prod_cx6fin6|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT5 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~DATAOUT1 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult7~dataout ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~8 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~5 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult7~4 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~1 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out8 .dataa_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y37_N0
cycloneive_mac_mult \prod_cx6fin6|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~135_combout ,\fin_ram|mem~134_combout ,gnd,gnd,gnd,\fin_ram|mem~133_combout ,\fin_ram|mem~132_combout ,\fin_ram|mem~131_combout ,gnd,gnd,gnd,\fin_ram|mem~130_combout ,\fin_ram|mem~129_combout ,\fin_ram|mem~128_combout ,gnd,gnd,gnd,\fin_ram|mem~127_combout }),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y37_N2
cycloneive_mac_out \prod_cx6fin6|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT21 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT13 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT5 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~dataout ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~10 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~9 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~8 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~7 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~5 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~4 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~2 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult5~1 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y36_N0
cycloneive_mac_mult \prod_cx6fin6|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~136_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y36_N2
cycloneive_mac_out \prod_cx6fin6|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~dataout ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~15 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~14 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~13 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~12 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~11 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~10 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~9 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~8 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~6 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~5 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~4 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult3~1 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout  & 
// (\prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout  & \prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8  & (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2  & ((GND) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39 ))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2  & 
// (\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39  $ (GND)))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h3CCF;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41 ))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'hC303;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4  & ((GND) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43 ))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43  $ (GND)))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43 ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h5AAF;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45 ))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45 ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'hA505;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24  & (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6  & !\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h964D;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))
// \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~51  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h3C3F;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52_combout  = !\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h0F0F;
defparam \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  = \prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT19  $ (GND)
// \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1  = CARRY(!\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT19 )

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0 .lut_mask = 16'hAA55;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20  & (!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20  & 
// ((\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 ) # (GND)))
// \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20 ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~1 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2 .lut_mask = 16'h5A5F;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21  & (\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3  $ (GND))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3  & VCC))
// \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21  & !\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~3 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4 .lut_mask = 16'hC30C;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22  & (!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22  & 
// ((\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 ) # (GND)))
// \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~5 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6 .lut_mask = 16'h3C3F;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23  & (\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7  $ (GND))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7  & VCC))
// \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~9  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23  & !\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7 ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~7 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~9 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8 .lut_mask = 16'hA50A;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout  = \prod_cx6fin6|Mult0|auto_generated|add17_result[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~9 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10 .lut_mask = 16'hF0F0;
defparam \prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y33_N0
cycloneive_mac_mult \prod_cx6fin6|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~135_combout ,\fin_ram|mem~134_combout ,gnd,gnd,gnd,\fin_ram|mem~133_combout ,\fin_ram|mem~132_combout ,\fin_ram|mem~131_combout ,gnd,gnd,gnd,\fin_ram|mem~130_combout ,\fin_ram|mem~129_combout ,\fin_ram|mem~128_combout ,gnd,gnd,gnd,\fin_ram|mem~127_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \prod_cx6fin6|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y33_N2
cycloneive_mac_out \prod_cx6fin6|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\prod_cx6fin6|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx6fin6|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \prod_cx6fin6|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~1_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT18  & \prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~3_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT19  & !\prod_cx6fin6|Mult0|auto_generated|op_1~1_cout )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~1_cout ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~5_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~3_cout ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT20  & !\prod_cx6fin6|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~7_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT21  & !\prod_cx6fin6|Mult0|auto_generated|op_1~5_cout )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~5_cout ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~9_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~7_cout ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT22  & !\prod_cx6fin6|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~11_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT23  & !\prod_cx6fin6|Mult0|auto_generated|op_1~9_cout )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~9_cout ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~13_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT24  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~15 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~15_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~13_cout )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~13_cout ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~15 .lut_mask = 16'h0017;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~17 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~17_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~15_cout ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT26  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~15_cout )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~17 .lut_mask = 16'h008E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~19 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~19_cout  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~17_cout )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~17_cout ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~19 .lut_mask = 16'h0017;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~20_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~19_cout )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~21  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~19_cout ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28  & !\prod_cx6fin6|Mult0|auto_generated|op_1~19_cout )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~19_cout ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~20_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~22_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~21 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~21 )) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~23  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~21 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~21 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~21 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~24_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~23 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~25  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~23 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~23 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~23 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~24_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  = (\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  & (\prod_cx6fin6|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~25 )))) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~25 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~27  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31  & !\prod_cx6fin6|Mult0|auto_generated|op_1~25 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~25 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~25 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~28_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~27 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~29  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~27 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32  & !\prod_cx6fin6|Mult0|auto_generated|op_1~27 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~27 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~28_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~30_combout  = (\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~29 )))) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~29 )) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~31  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~29 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~29 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~29 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~32_combout  = ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~31 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~33  = CARRY((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~31 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~31 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~31 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~32_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  = (\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  & (\prod_cx6fin6|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~33 )))) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~33 )) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~35  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout  & (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35  & !\prod_cx6fin6|Mult0|auto_generated|op_1~33 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~33 ) # (!\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~33 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~36_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~35 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~37  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout  & ((\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~35 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout  & (\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18  & !\prod_cx6fin6|Mult0|auto_generated|op_1~35 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~35 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~36_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~38_combout  = (\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~37 )))) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~37 )) # (!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~39  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout  & (!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~37 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~37 ) # (!\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add17_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~37 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~40_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout  $ (\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~39 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~41  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~39 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout  & (\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~39 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add17_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~39 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~40_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~42_combout  = (\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~41 )))) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~41 )) # (!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~43  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout  & (!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~41 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~41 ) # (!\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add17_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~41 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~44_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout  $ (\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~43 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~45  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~43 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~43 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add17_result[3]~6_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~43 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~44_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~46_combout  = (\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~45 )))) # (!\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~45 )) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \prod_cx6fin6|Mult0|auto_generated|op_1~47  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout  & (!\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~45 )) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout  & ((!\prod_cx6fin6|Mult0|auto_generated|op_1~45 ) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add17_result[4]~8_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~45 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~48_combout  = ((\prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout  $ (\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\prod_cx6fin6|Mult0|auto_generated|op_1~47 )))) # (GND)
// \prod_cx6fin6|Mult0|auto_generated|op_1~49  = CARRY((\prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout  & ((\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~47 ))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout  & (\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~47 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add17_result[5]~10_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~47 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~48_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  = (\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout  & (\prod_cx6fin6|Mult0|auto_generated|op_1~49  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~49 ))
// \prod_cx6fin6|Mult0|auto_generated|op_1~51  = CARRY((!\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout  & !\prod_cx6fin6|Mult0|auto_generated|op_1~49 ))

	.dataa(gnd),
	.datab(\prod_cx6fin6|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~49 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout ),
	.cout(\prod_cx6fin6|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~50 .lut_mask = 16'hC303;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \prod_cx6fin6|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \prod_cx6fin6|Mult0|auto_generated|op_1~52_combout  = \prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~51  $ (\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT8 ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cx6fin6|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.cin(\prod_cx6fin6|Mult0|auto_generated|op_1~51 ),
	.combout(\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~52 .lut_mask = 16'hA55A;
defparam \prod_cx6fin6|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y34_N1
cycloneive_mac_mult \prod_cx7fin7|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~126_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .dataa_width = 9;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .datab_width = 9;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y34_N3
cycloneive_mac_out \prod_cx7fin7|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT5 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~DATAOUT1 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult7~dataout ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~8 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~5 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult7~4 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~1 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out8 .dataa_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y43_N0
cycloneive_mac_mult \prod_cx7fin7|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~125_combout ,\fin_ram|mem~124_combout ,gnd,gnd,gnd,\fin_ram|mem~123_combout ,\fin_ram|mem~122_combout ,\fin_ram|mem~121_combout ,gnd,gnd,gnd,\fin_ram|mem~120_combout ,\fin_ram|mem~119_combout ,\fin_ram|mem~118_combout ,gnd,gnd,gnd,\fin_ram|mem~117_combout }),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y43_N2
cycloneive_mac_out \prod_cx7fin7|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT21 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT13 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT5 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~dataout ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~10 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~9 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~8 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~7 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~5 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~4 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~2 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult5~1 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y42_N0
cycloneive_mac_mult \prod_cx7fin7|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~126_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y42_N2
cycloneive_mac_out \prod_cx7fin7|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~dataout ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~15 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~14 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~13 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~12 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~11 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~10 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~9 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~8 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~6 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~5 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~4 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult3~1 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout  & 
// (\prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout  & \prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2  & (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4  & (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14  & (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout  $ (!\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18  & (\prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1  & ((!\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2  & ((GND) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39 ))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2  & 
// (\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39  $ (GND)))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h5AAF;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41 ))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'hC303;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4  & ((GND) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43 ))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43  $ (GND)))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h3CCF;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45 ))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'hC303;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24  & (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6  & !\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h964D;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))
// \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~51  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h3C3F;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52_combout  = !\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h0F0F;
defparam \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N4
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  = \prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT19  $ (GND)
// \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1  = CARRY(!\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT19 )

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0 .lut_mask = 16'hCC33;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N6
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20  & (!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20  & 
// ((\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 ) # (GND)))
// \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~1 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2 .lut_mask = 16'h5A5F;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N8
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21  & (\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3  $ (GND))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3  & VCC))
// \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21  & !\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~3 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4 .lut_mask = 16'hC30C;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N10
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22  & (!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22  & 
// ((\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 ) # (GND)))
// \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~5 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6 .lut_mask = 16'h5A5F;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N12
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23  & (\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7  $ (GND))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7  & VCC))
// \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~9  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23  & !\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~7 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~9 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8 .lut_mask = 16'hC30C;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N14
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout  = \prod_cx7fin7|Mult0|auto_generated|add17_result[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~9 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10 .lut_mask = 16'hF0F0;
defparam \prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y46_N0
cycloneive_mac_mult \prod_cx7fin7|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~125_combout ,\fin_ram|mem~124_combout ,gnd,gnd,gnd,\fin_ram|mem~123_combout ,\fin_ram|mem~122_combout ,\fin_ram|mem~121_combout ,gnd,gnd,gnd,\fin_ram|mem~120_combout ,\fin_ram|mem~119_combout ,\fin_ram|mem~118_combout ,gnd,gnd,gnd,\fin_ram|mem~117_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \prod_cx7fin7|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y46_N2
cycloneive_mac_out \prod_cx7fin7|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\prod_cx7fin7|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx7fin7|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \prod_cx7fin7|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~1_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT18  & \prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~3_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT19  & !\prod_cx7fin7|Mult0|auto_generated|op_1~1_cout )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~1_cout ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~5_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~3_cout ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT20  & !\prod_cx7fin7|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~7_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT21  & !\prod_cx7fin7|Mult0|auto_generated|op_1~5_cout )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~5_cout ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~9_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~7_cout ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT22  & !\prod_cx7fin7|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~11_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT23  & !\prod_cx7fin7|Mult0|auto_generated|op_1~9_cout )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~9_cout ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~13_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT24  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~15 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~15_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~13_cout )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~13_cout ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~15 .lut_mask = 16'h0017;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~17 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~17_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~15_cout ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT26  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~15_cout )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~17 .lut_mask = 16'h008E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~19 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~19_cout  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~17_cout )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~17_cout ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~19 .lut_mask = 16'h0017;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~19_cout )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~21  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~19_cout ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28  & !\prod_cx7fin7|Mult0|auto_generated|op_1~19_cout )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~19_cout ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~21 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~21 )) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~23  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~21 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~21 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~21 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~23 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~25  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~23 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~23 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~23 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  = (\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  & (\prod_cx7fin7|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~25 )))) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~25 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~27  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31  & !\prod_cx7fin7|Mult0|auto_generated|op_1~25 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~25 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~25 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~27 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~29  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~27 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32  & !\prod_cx7fin7|Mult0|auto_generated|op_1~27 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~27 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  = (\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~29 )))) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~29 )) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~31  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~29 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~29 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~29 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  = ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~31 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~33  = CARRY((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~31 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~31 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~31 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  = (\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  & (\prod_cx7fin7|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~33 )))) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~33 )) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~35  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout  & (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35  & !\prod_cx7fin7|Mult0|auto_generated|op_1~33 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~33 ) # (!\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~33 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~35 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~37  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout  & ((\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~35 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout  & (\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18  & !\prod_cx7fin7|Mult0|auto_generated|op_1~35 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~35 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  = (\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~37 )))) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~37 )) # (!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~39  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout  & (!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~37 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~37 ) # (!\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add17_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~37 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout  $ (\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~39 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~41  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~39 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout  & (\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~39 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add17_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~39 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  = (\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~41 )))) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~41 )) # (!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~43  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout  & (!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~41 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~41 ) # (!\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add17_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~41 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout  $ (\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~43 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~45  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~43 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~43 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add17_result[3]~6_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~43 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  = (\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~45 )))) # (!\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~45 )) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \prod_cx7fin7|Mult0|auto_generated|op_1~47  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout  & (!\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~45 )) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout  & ((!\prod_cx7fin7|Mult0|auto_generated|op_1~45 ) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add17_result[4]~8_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~45 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  = ((\prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout  $ (\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\prod_cx7fin7|Mult0|auto_generated|op_1~47 )))) # (GND)
// \prod_cx7fin7|Mult0|auto_generated|op_1~49  = CARRY((\prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout  & ((\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~47 ))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout  & (\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~47 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add17_result[5]~10_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~47 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  = (\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~49  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~49 ))
// \prod_cx7fin7|Mult0|auto_generated|op_1~51  = CARRY((!\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout  & !\prod_cx7fin7|Mult0|auto_generated|op_1~49 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~49 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout ),
	.cout(\prod_cx7fin7|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~50 .lut_mask = 16'hC303;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \prod_cx7fin7|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  = \prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~51  $ (\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT8 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cx7fin7|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.cin(\prod_cx7fin7|Mult0|auto_generated|op_1~51 ),
	.combout(\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~52 .lut_mask = 16'hA55A;
defparam \prod_cx7fin7|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \adder1|Add5~0 (
// Equation(s):
// \adder1|Add5~0_combout  = (\fin_ram|mem~117_combout  & (\fin_ram|mem~127_combout  $ (VCC))) # (!\fin_ram|mem~117_combout  & (\fin_ram|mem~127_combout  & VCC))
// \adder1|Add5~1  = CARRY((\fin_ram|mem~117_combout  & \fin_ram|mem~127_combout ))

	.dataa(\fin_ram|mem~117_combout ),
	.datab(\fin_ram|mem~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder1|Add5~0_combout ),
	.cout(\adder1|Add5~1 ));
// synopsys translate_off
defparam \adder1|Add5~0 .lut_mask = 16'h6688;
defparam \adder1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \adder1|Add5~2 (
// Equation(s):
// \adder1|Add5~2_combout  = (\fin_ram|mem~117_combout  & ((\fin_ram|mem~127_combout  & (\adder1|Add5~1  & VCC)) # (!\fin_ram|mem~127_combout  & (!\adder1|Add5~1 )))) # (!\fin_ram|mem~117_combout  & ((\fin_ram|mem~127_combout  & (!\adder1|Add5~1 )) # 
// (!\fin_ram|mem~127_combout  & ((\adder1|Add5~1 ) # (GND)))))
// \adder1|Add5~3  = CARRY((\fin_ram|mem~117_combout  & (!\fin_ram|mem~127_combout  & !\adder1|Add5~1 )) # (!\fin_ram|mem~117_combout  & ((!\adder1|Add5~1 ) # (!\fin_ram|mem~127_combout ))))

	.dataa(\fin_ram|mem~117_combout ),
	.datab(\fin_ram|mem~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~1 ),
	.combout(\adder1|Add5~2_combout ),
	.cout(\adder1|Add5~3 ));
// synopsys translate_off
defparam \adder1|Add5~2 .lut_mask = 16'h9617;
defparam \adder1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \adder1|Add5~4 (
// Equation(s):
// \adder1|Add5~4_combout  = ((\fin_ram|mem~117_combout  $ (\fin_ram|mem~127_combout  $ (!\adder1|Add5~3 )))) # (GND)
// \adder1|Add5~5  = CARRY((\fin_ram|mem~117_combout  & ((\fin_ram|mem~127_combout ) # (!\adder1|Add5~3 ))) # (!\fin_ram|mem~117_combout  & (\fin_ram|mem~127_combout  & !\adder1|Add5~3 )))

	.dataa(\fin_ram|mem~117_combout ),
	.datab(\fin_ram|mem~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~3 ),
	.combout(\adder1|Add5~4_combout ),
	.cout(\adder1|Add5~5 ));
// synopsys translate_off
defparam \adder1|Add5~4 .lut_mask = 16'h698E;
defparam \adder1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \adder1|Add5~6 (
// Equation(s):
// \adder1|Add5~6_combout  = (\fin_ram|mem~117_combout  & ((\fin_ram|mem~127_combout  & (\adder1|Add5~5  & VCC)) # (!\fin_ram|mem~127_combout  & (!\adder1|Add5~5 )))) # (!\fin_ram|mem~117_combout  & ((\fin_ram|mem~127_combout  & (!\adder1|Add5~5 )) # 
// (!\fin_ram|mem~127_combout  & ((\adder1|Add5~5 ) # (GND)))))
// \adder1|Add5~7  = CARRY((\fin_ram|mem~117_combout  & (!\fin_ram|mem~127_combout  & !\adder1|Add5~5 )) # (!\fin_ram|mem~117_combout  & ((!\adder1|Add5~5 ) # (!\fin_ram|mem~127_combout ))))

	.dataa(\fin_ram|mem~117_combout ),
	.datab(\fin_ram|mem~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~5 ),
	.combout(\adder1|Add5~6_combout ),
	.cout(\adder1|Add5~7 ));
// synopsys translate_off
defparam \adder1|Add5~6 .lut_mask = 16'h9617;
defparam \adder1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \adder1|Add5~8 (
// Equation(s):
// \adder1|Add5~8_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~20_combout  $ (!\adder1|Add5~7 )))) # (GND)
// \adder1|Add5~9  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~20_combout ) # (!\adder1|Add5~7 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~20_combout  & !\adder1|Add5~7 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~7 ),
	.combout(\adder1|Add5~8_combout ),
	.cout(\adder1|Add5~9 ));
// synopsys translate_off
defparam \adder1|Add5~8 .lut_mask = 16'h698E;
defparam \adder1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \adder1|Add5~10 (
// Equation(s):
// \adder1|Add5~10_combout  = (\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (\adder1|Add5~9  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (!\adder1|Add5~9 )))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (!\adder1|Add5~9 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & ((\adder1|Add5~9 ) # (GND)))))
// \adder1|Add5~11  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & !\adder1|Add5~9 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout  & ((!\adder1|Add5~9 ) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~22_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~9 ),
	.combout(\adder1|Add5~10_combout ),
	.cout(\adder1|Add5~11 ));
// synopsys translate_off
defparam \adder1|Add5~10 .lut_mask = 16'h9617;
defparam \adder1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \adder1|Add5~12 (
// Equation(s):
// \adder1|Add5~12_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~24_combout  $ (!\adder1|Add5~11 )))) # (GND)
// \adder1|Add5~13  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~24_combout ) # (!\adder1|Add5~11 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~24_combout  & !\adder1|Add5~11 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~11 ),
	.combout(\adder1|Add5~12_combout ),
	.cout(\adder1|Add5~13 ));
// synopsys translate_off
defparam \adder1|Add5~12 .lut_mask = 16'h698E;
defparam \adder1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \adder1|Add5~14 (
// Equation(s):
// \adder1|Add5~14_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  & (\adder1|Add5~13  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  & (!\adder1|Add5~13 )))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  & (!\adder1|Add5~13 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  & ((\adder1|Add5~13 ) # (GND)))))
// \adder1|Add5~15  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout  & !\adder1|Add5~13 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & ((!\adder1|Add5~13 ) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~13 ),
	.combout(\adder1|Add5~14_combout ),
	.cout(\adder1|Add5~15 ));
// synopsys translate_off
defparam \adder1|Add5~14 .lut_mask = 16'h9617;
defparam \adder1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \adder1|Add5~16 (
// Equation(s):
// \adder1|Add5~16_combout  = ((\prod_cx6fin6|Mult0|auto_generated|op_1~28_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  $ (!\adder1|Add5~15 )))) # (GND)
// \adder1|Add5~17  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~28_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout ) # (!\adder1|Add5~15 ))) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~28_combout  & 
// (\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  & !\adder1|Add5~15 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~28_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~15 ),
	.combout(\adder1|Add5~16_combout ),
	.cout(\adder1|Add5~17 ));
// synopsys translate_off
defparam \adder1|Add5~16 .lut_mask = 16'h698E;
defparam \adder1|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \adder1|Add5~18 (
// Equation(s):
// \adder1|Add5~18_combout  = (\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & (\adder1|Add5~17  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & (!\adder1|Add5~17 )))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & (!\adder1|Add5~17 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & ((\adder1|Add5~17 ) # (GND)))))
// \adder1|Add5~19  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & !\adder1|Add5~17 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout  & ((!\adder1|Add5~17 ) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~30_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~17 ),
	.combout(\adder1|Add5~18_combout ),
	.cout(\adder1|Add5~19 ));
// synopsys translate_off
defparam \adder1|Add5~18 .lut_mask = 16'h9617;
defparam \adder1|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \adder1|Add5~20 (
// Equation(s):
// \adder1|Add5~20_combout  = ((\prod_cx6fin6|Mult0|auto_generated|op_1~32_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  $ (!\adder1|Add5~19 )))) # (GND)
// \adder1|Add5~21  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~32_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout ) # (!\adder1|Add5~19 ))) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~32_combout  & 
// (\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  & !\adder1|Add5~19 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~32_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~19 ),
	.combout(\adder1|Add5~20_combout ),
	.cout(\adder1|Add5~21 ));
// synopsys translate_off
defparam \adder1|Add5~20 .lut_mask = 16'h698E;
defparam \adder1|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \adder1|Add5~22 (
// Equation(s):
// \adder1|Add5~22_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  & (\adder1|Add5~21  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  & (!\adder1|Add5~21 )))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  & (!\adder1|Add5~21 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  & ((\adder1|Add5~21 ) # (GND)))))
// \adder1|Add5~23  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout  & !\adder1|Add5~21 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & ((!\adder1|Add5~21 ) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~21 ),
	.combout(\adder1|Add5~22_combout ),
	.cout(\adder1|Add5~23 ));
// synopsys translate_off
defparam \adder1|Add5~22 .lut_mask = 16'h9617;
defparam \adder1|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \adder1|Add5~24 (
// Equation(s):
// \adder1|Add5~24_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~36_combout  $ (!\adder1|Add5~23 )))) # (GND)
// \adder1|Add5~25  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~36_combout ) # (!\adder1|Add5~23 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~36_combout  & !\adder1|Add5~23 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~23 ),
	.combout(\adder1|Add5~24_combout ),
	.cout(\adder1|Add5~25 ));
// synopsys translate_off
defparam \adder1|Add5~24 .lut_mask = 16'h698E;
defparam \adder1|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \adder1|Add5~26 (
// Equation(s):
// \adder1|Add5~26_combout  = (\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & (\adder1|Add5~25  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & (!\adder1|Add5~25 )))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & (!\adder1|Add5~25 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & ((\adder1|Add5~25 ) # (GND)))))
// \adder1|Add5~27  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & !\adder1|Add5~25 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout  & ((!\adder1|Add5~25 ) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~38_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~25 ),
	.combout(\adder1|Add5~26_combout ),
	.cout(\adder1|Add5~27 ));
// synopsys translate_off
defparam \adder1|Add5~26 .lut_mask = 16'h9617;
defparam \adder1|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \adder1|Add5~28 (
// Equation(s):
// \adder1|Add5~28_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~40_combout  $ (!\adder1|Add5~27 )))) # (GND)
// \adder1|Add5~29  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~40_combout ) # (!\adder1|Add5~27 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~40_combout  & !\adder1|Add5~27 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~27 ),
	.combout(\adder1|Add5~28_combout ),
	.cout(\adder1|Add5~29 ));
// synopsys translate_off
defparam \adder1|Add5~28 .lut_mask = 16'h698E;
defparam \adder1|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \adder1|Add5~30 (
// Equation(s):
// \adder1|Add5~30_combout  = (\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & (\adder1|Add5~29  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & (!\adder1|Add5~29 )))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & (!\adder1|Add5~29 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & ((\adder1|Add5~29 ) # (GND)))))
// \adder1|Add5~31  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & !\adder1|Add5~29 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout  & ((!\adder1|Add5~29 ) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~42_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~29 ),
	.combout(\adder1|Add5~30_combout ),
	.cout(\adder1|Add5~31 ));
// synopsys translate_off
defparam \adder1|Add5~30 .lut_mask = 16'h9617;
defparam \adder1|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \adder1|Add5~32 (
// Equation(s):
// \adder1|Add5~32_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~44_combout  $ (!\adder1|Add5~31 )))) # (GND)
// \adder1|Add5~33  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~44_combout ) # (!\adder1|Add5~31 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~44_combout  & !\adder1|Add5~31 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~31 ),
	.combout(\adder1|Add5~32_combout ),
	.cout(\adder1|Add5~33 ));
// synopsys translate_off
defparam \adder1|Add5~32 .lut_mask = 16'h698E;
defparam \adder1|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \adder1|Add5~34 (
// Equation(s):
// \adder1|Add5~34_combout  = (\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (\adder1|Add5~33  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (!\adder1|Add5~33 )))) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (!\adder1|Add5~33 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & ((\adder1|Add5~33 ) # (GND)))))
// \adder1|Add5~35  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & !\adder1|Add5~33 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout  & ((!\adder1|Add5~33 ) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ))))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~46_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~33 ),
	.combout(\adder1|Add5~34_combout ),
	.cout(\adder1|Add5~35 ));
// synopsys translate_off
defparam \adder1|Add5~34 .lut_mask = 16'h9617;
defparam \adder1|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \adder1|Add5~36 (
// Equation(s):
// \adder1|Add5~36_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  $ (\prod_cx6fin6|Mult0|auto_generated|op_1~48_combout  $ (!\adder1|Add5~35 )))) # (GND)
// \adder1|Add5~37  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~48_combout ) # (!\adder1|Add5~35 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  & 
// (\prod_cx6fin6|Mult0|auto_generated|op_1~48_combout  & !\adder1|Add5~35 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~35 ),
	.combout(\adder1|Add5~36_combout ),
	.cout(\adder1|Add5~37 ));
// synopsys translate_off
defparam \adder1|Add5~36 .lut_mask = 16'h698E;
defparam \adder1|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \adder1|Add5~38 (
// Equation(s):
// \adder1|Add5~38_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  & (\adder1|Add5~37  & VCC)) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  & (!\adder1|Add5~37 )))) # 
// (!\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & ((\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  & (!\adder1|Add5~37 )) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  & ((\adder1|Add5~37 ) # (GND)))))
// \adder1|Add5~39  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & (!\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout  & !\adder1|Add5~37 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & ((!\adder1|Add5~37 ) # 
// (!\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout ),
	.datab(\prod_cx6fin6|Mult0|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~37 ),
	.combout(\adder1|Add5~38_combout ),
	.cout(\adder1|Add5~39 ));
// synopsys translate_off
defparam \adder1|Add5~38 .lut_mask = 16'h9617;
defparam \adder1|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \adder1|Add5~40 (
// Equation(s):
// \adder1|Add5~40_combout  = ((\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  $ (!\adder1|Add5~39 )))) # (GND)
// \adder1|Add5~41  = CARRY((\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ) # (!\adder1|Add5~39 ))) # (!\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout  & 
// (\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  & !\adder1|Add5~39 )))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add5~39 ),
	.combout(\adder1|Add5~40_combout ),
	.cout(\adder1|Add5~41 ));
// synopsys translate_off
defparam \adder1|Add5~40 .lut_mask = 16'h698E;
defparam \adder1|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \adder1|Add5~42 (
// Equation(s):
// \adder1|Add5~42_combout  = \prod_cx6fin6|Mult0|auto_generated|op_1~52_combout  $ (\adder1|Add5~41  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ))

	.dataa(\prod_cx6fin6|Mult0|auto_generated|op_1~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ),
	.cin(\adder1|Add5~41 ),
	.combout(\adder1|Add5~42_combout ),
	.cout());
// synopsys translate_off
defparam \adder1|Add5~42 .lut_mask = 16'hA55A;
defparam \adder1|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y34_N0
cycloneive_mac_mult \prod_cx3fin3|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~170_combout ,\fin_ram|mem~169_combout ,\fin_ram|mem~168_combout ,gnd,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .dataa_width = 9;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .datab_width = 9;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y34_N2
cycloneive_mac_out \prod_cx3fin3|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT7 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT3 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~dataout ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~6 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~5 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult7~4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~2 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~1 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out8 .dataa_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y39_N0
cycloneive_mac_mult \prod_cx3fin3|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,\fin_ram|mem~167_combout ,\fin_ram|mem~166_combout ,\fin_ram|mem~165_combout ,gnd,gnd,gnd,\fin_ram|mem~164_combout ,\fin_ram|mem~163_combout ,\fin_ram|mem~162_combout ,gnd,gnd,gnd,\fin_ram|mem~161_combout ,\fin_ram|mem~160_combout ,\fin_ram|mem~159_combout }),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y39_N2
cycloneive_mac_out \prod_cx3fin3|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT21 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT13 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT5 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~dataout ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~10 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~9 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~8 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~7 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~6 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~5 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~2 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult5~1 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y38_N0
cycloneive_mac_mult \prod_cx3fin3|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~170_combout ,\fin_ram|mem~169_combout ,\fin_ram|mem~168_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y38_N2
cycloneive_mac_out \prod_cx3fin3|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT18 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~dataout ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~13 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~12 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~11 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~10 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~9 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~8 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~7 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~6 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~5 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~4 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~2 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult3~1 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout  & 
// (\prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout  & \prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20  & (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3  & ((!\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4  & ((GND) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43 ))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43  $ (GND)))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h5AAF;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45 ))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'hC303;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24  & (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h964D;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h5A5F;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51  & VCC))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8  & !\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'hC30C;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9  & 
// ((\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 ) # (GND)))
// \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~55  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h3C3F;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56_combout  = !\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~55 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h0F0F;
defparam \prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  = \prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT21  $ (GND)
// \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1  = CARRY(!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT21 )

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0 .lut_mask = 16'hCC33;
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22  & (!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22  & 
// ((\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 ) # (GND)))
// \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~1 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2 .lut_mask = 16'h5A5F;
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23  & (\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3  & VCC))
// \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~5  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23  & !\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~3 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~5 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4 .lut_mask = 16'hC30C;
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout  = \prod_cx3fin3|Mult0|auto_generated|add17_result[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~5 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6 .lut_mask = 16'hF0F0;
defparam \prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y35_N0
cycloneive_mac_mult \prod_cx3fin3|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,\fin_ram|mem~167_combout ,\fin_ram|mem~166_combout ,\fin_ram|mem~165_combout ,gnd,gnd,gnd,\fin_ram|mem~164_combout ,\fin_ram|mem~163_combout ,\fin_ram|mem~162_combout ,gnd,gnd,gnd,\fin_ram|mem~161_combout ,\fin_ram|mem~160_combout ,\fin_ram|mem~159_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \prod_cx3fin3|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y35_N2
cycloneive_mac_out \prod_cx3fin3|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\prod_cx3fin3|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cx3fin3|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \prod_cx3fin3|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~1_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT18  & \prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~3_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~1_cout )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~1_cout ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~5_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~3_cout ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT20  & !\prod_cx3fin3|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~7_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT21  & !\prod_cx3fin3|Mult0|auto_generated|op_1~5_cout )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~5_cout ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~9_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~7_cout ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT22  & !\prod_cx3fin3|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~11_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT23  & !\prod_cx3fin3|Mult0|auto_generated|op_1~9_cout )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~9_cout ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~13_cout  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT24  & !\prod_cx3fin3|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout )) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~15  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~13_cout ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~16_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~15 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~17  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~15 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~15 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~15 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~16_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~18_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~17 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~17 )) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~19  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~17 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~17 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~17 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~18_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~20_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~19 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~21  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~19 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~19 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~19 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~20_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~22_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  & (\prod_cx3fin3|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~21 )))) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~21 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~23  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29  & !\prod_cx3fin3|Mult0|auto_generated|op_1~21 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~21 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~21 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~22_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~24_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~23 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~25  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~23 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~23 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~23 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~24_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~25 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~25 )) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~27  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~25 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~25 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~25 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~28_combout  = ((\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~27 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~29  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~27 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32  & !\prod_cx3fin3|Mult0|auto_generated|op_1~27 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~27 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~28_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~30_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  & (\prod_cx3fin3|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~29 )))) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~29 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~31  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33  & !\prod_cx3fin3|Mult0|auto_generated|op_1~29 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~29 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~29 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~30_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~32_combout  = ((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~31 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~33  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~31 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~31 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~31 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~32_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~34_combout  = (\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~33 )))) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~33 )) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~35  = CARRY((\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~33 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~33 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~33 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~34_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~36_combout  = ((\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~35 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~37  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~35 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18  & !\prod_cx3fin3|Mult0|auto_generated|op_1~35 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~35 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~36_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~38_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  & (\prod_cx3fin3|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~37 )))) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~37 )) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~39  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout  & (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19  & !\prod_cx3fin3|Mult0|auto_generated|op_1~37 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~37 ) # (!\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~37 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~40_combout  = ((\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout  $ (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~39 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~41  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout  & ((\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~39 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout  & (\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20  & !\prod_cx3fin3|Mult0|auto_generated|op_1~39 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~39 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~40_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~42_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~41 )))) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~41 )) # (!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~43  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout  & (!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~41 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~41 ) # (!\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add17_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~41 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~42_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~44_combout  = ((\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout  $ (\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~43 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~45  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~43 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout  & (\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~43 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add17_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~43 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~44_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~46_combout  = (\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~45 )))) # (!\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~45 )) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \prod_cx3fin3|Mult0|auto_generated|op_1~47  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout  & (!\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~45 )) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout  & ((!\prod_cx3fin3|Mult0|auto_generated|op_1~45 ) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add17_result[2]~4_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~45 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~46_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~48_combout  = ((\prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~47 )))) # (GND)
// \prod_cx3fin3|Mult0|auto_generated|op_1~49  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout  & ((\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~47 ))) # 
// (!\prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout  & (\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~47 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add17_result[3]~6_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~47 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~48_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~49  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~49 ))
// \prod_cx3fin3|Mult0|auto_generated|op_1~51  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~49 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~49 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~50 .lut_mask = 16'hC303;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~52_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout  & ((GND) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~51 ))) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout  & 
// (\prod_cx3fin3|Mult0|auto_generated|op_1~51  $ (GND)))
// \prod_cx3fin3|Mult0|auto_generated|op_1~53  = CARRY((\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~51 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~51 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~52_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~52 .lut_mask = 16'h3CCF;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~54_combout  = (\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~53  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout  & 
// (!\prod_cx3fin3|Mult0|auto_generated|op_1~53 ))
// \prod_cx3fin3|Mult0|auto_generated|op_1~55  = CARRY((!\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout  & !\prod_cx3fin3|Mult0|auto_generated|op_1~53 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|add9_result[27]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~53 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~54_combout ),
	.cout(\prod_cx3fin3|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~54 .lut_mask = 16'hA505;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \prod_cx3fin3|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  = \prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT10  $ (\prod_cx3fin3|Mult0|auto_generated|op_1~55  $ (\prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56_combout ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(\prod_cx3fin3|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cin(\prod_cx3fin3|Mult0|auto_generated|op_1~55 ),
	.combout(\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~56 .lut_mask = 16'hC33C;
defparam \prod_cx3fin3|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \adder1|Add2~0 (
// Equation(s):
// \adder1|Add2~0_combout  = (\fin_ram|mem~183_combout  & (\fin_ram|mem~159_combout  $ (VCC))) # (!\fin_ram|mem~183_combout  & (\fin_ram|mem~159_combout  & VCC))
// \adder1|Add2~1  = CARRY((\fin_ram|mem~183_combout  & \fin_ram|mem~159_combout ))

	.dataa(\fin_ram|mem~183_combout ),
	.datab(\fin_ram|mem~159_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder1|Add2~0_combout ),
	.cout(\adder1|Add2~1 ));
// synopsys translate_off
defparam \adder1|Add2~0 .lut_mask = 16'h6688;
defparam \adder1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \adder1|Add2~2 (
// Equation(s):
// \adder1|Add2~2_combout  = (\fin_ram|mem~184_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  & (\adder1|Add2~1  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  & (!\adder1|Add2~1 )))) # (!\fin_ram|mem~184_combout  & 
// ((\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  & (!\adder1|Add2~1 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  & ((\adder1|Add2~1 ) # (GND)))))
// \adder1|Add2~3  = CARRY((\fin_ram|mem~184_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout  & !\adder1|Add2~1 )) # (!\fin_ram|mem~184_combout  & ((!\adder1|Add2~1 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout ))))

	.dataa(\fin_ram|mem~184_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~1 ),
	.combout(\adder1|Add2~2_combout ),
	.cout(\adder1|Add2~3 ));
// synopsys translate_off
defparam \adder1|Add2~2 .lut_mask = 16'h9617;
defparam \adder1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \adder1|Add2~4 (
// Equation(s):
// \adder1|Add2~4_combout  = ((\prod_cx3fin3|Mult0|auto_generated|op_1~16_combout  $ (\fin_ram|mem~185_combout  $ (!\adder1|Add2~3 )))) # (GND)
// \adder1|Add2~5  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~16_combout  & ((\fin_ram|mem~185_combout ) # (!\adder1|Add2~3 ))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~16_combout  & (\fin_ram|mem~185_combout  & !\adder1|Add2~3 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~16_combout ),
	.datab(\fin_ram|mem~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~3 ),
	.combout(\adder1|Add2~4_combout ),
	.cout(\adder1|Add2~5 ));
// synopsys translate_off
defparam \adder1|Add2~4 .lut_mask = 16'h698E;
defparam \adder1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \adder1|Add2~6 (
// Equation(s):
// \adder1|Add2~6_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~18_combout  & (!\adder1|Add2~5 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~18_combout  & ((\adder1|Add2~5 ) # (GND)))
// \adder1|Add2~7  = CARRY((!\adder1|Add2~5 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~18_combout ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~5 ),
	.combout(\adder1|Add2~6_combout ),
	.cout(\adder1|Add2~7 ));
// synopsys translate_off
defparam \adder1|Add2~6 .lut_mask = 16'h3C3F;
defparam \adder1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \adder1|Add2~8 (
// Equation(s):
// \adder1|Add2~8_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~20_combout  & (\adder1|Add2~7  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~20_combout  & (!\adder1|Add2~7  & VCC))
// \adder1|Add2~9  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~20_combout  & !\adder1|Add2~7 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~7 ),
	.combout(\adder1|Add2~8_combout ),
	.cout(\adder1|Add2~9 ));
// synopsys translate_off
defparam \adder1|Add2~8 .lut_mask = 16'hC30C;
defparam \adder1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \adder1|Add2~10 (
// Equation(s):
// \adder1|Add2~10_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~22_combout  & (!\adder1|Add2~9 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~22_combout  & ((\adder1|Add2~9 ) # (GND)))
// \adder1|Add2~11  = CARRY((!\adder1|Add2~9 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~22_combout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~9 ),
	.combout(\adder1|Add2~10_combout ),
	.cout(\adder1|Add2~11 ));
// synopsys translate_off
defparam \adder1|Add2~10 .lut_mask = 16'h5A5F;
defparam \adder1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \adder1|Add2~12 (
// Equation(s):
// \adder1|Add2~12_combout  = ((\fin_ram|mem~186_combout  $ (\prod_cx3fin3|Mult0|auto_generated|op_1~24_combout  $ (!\adder1|Add2~11 )))) # (GND)
// \adder1|Add2~13  = CARRY((\fin_ram|mem~186_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~24_combout ) # (!\adder1|Add2~11 ))) # (!\fin_ram|mem~186_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~24_combout  & !\adder1|Add2~11 )))

	.dataa(\fin_ram|mem~186_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~11 ),
	.combout(\adder1|Add2~12_combout ),
	.cout(\adder1|Add2~13 ));
// synopsys translate_off
defparam \adder1|Add2~12 .lut_mask = 16'h698E;
defparam \adder1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \adder1|Add2~14 (
// Equation(s):
// \adder1|Add2~14_combout  = (\fin_ram|mem~187_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  & (\adder1|Add2~13  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  & (!\adder1|Add2~13 )))) # (!\fin_ram|mem~187_combout  & 
// ((\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  & (!\adder1|Add2~13 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  & ((\adder1|Add2~13 ) # (GND)))))
// \adder1|Add2~15  = CARRY((\fin_ram|mem~187_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout  & !\adder1|Add2~13 )) # (!\fin_ram|mem~187_combout  & ((!\adder1|Add2~13 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\fin_ram|mem~187_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~13 ),
	.combout(\adder1|Add2~14_combout ),
	.cout(\adder1|Add2~15 ));
// synopsys translate_off
defparam \adder1|Add2~14 .lut_mask = 16'h9617;
defparam \adder1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \adder1|Add2~16 (
// Equation(s):
// \adder1|Add2~16_combout  = ((\prod_cx3fin3|Mult0|auto_generated|op_1~28_combout  $ (\fin_ram|mem~188_combout  $ (!\adder1|Add2~15 )))) # (GND)
// \adder1|Add2~17  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~28_combout  & ((\fin_ram|mem~188_combout ) # (!\adder1|Add2~15 ))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~28_combout  & (\fin_ram|mem~188_combout  & !\adder1|Add2~15 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~28_combout ),
	.datab(\fin_ram|mem~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~15 ),
	.combout(\adder1|Add2~16_combout ),
	.cout(\adder1|Add2~17 ));
// synopsys translate_off
defparam \adder1|Add2~16 .lut_mask = 16'h698E;
defparam \adder1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \adder1|Add2~18 (
// Equation(s):
// \adder1|Add2~18_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~30_combout  & (!\adder1|Add2~17 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~30_combout  & ((\adder1|Add2~17 ) # (GND)))
// \adder1|Add2~19  = CARRY((!\adder1|Add2~17 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~30_combout ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~17 ),
	.combout(\adder1|Add2~18_combout ),
	.cout(\adder1|Add2~19 ));
// synopsys translate_off
defparam \adder1|Add2~18 .lut_mask = 16'h3C3F;
defparam \adder1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \adder1|Add2~20 (
// Equation(s):
// \adder1|Add2~20_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~32_combout  & (\adder1|Add2~19  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~32_combout  & (!\adder1|Add2~19  & VCC))
// \adder1|Add2~21  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~32_combout  & !\adder1|Add2~19 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~19 ),
	.combout(\adder1|Add2~20_combout ),
	.cout(\adder1|Add2~21 ));
// synopsys translate_off
defparam \adder1|Add2~20 .lut_mask = 16'hA50A;
defparam \adder1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \adder1|Add2~22 (
// Equation(s):
// \adder1|Add2~22_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~34_combout  & (!\adder1|Add2~21 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~34_combout  & ((\adder1|Add2~21 ) # (GND)))
// \adder1|Add2~23  = CARRY((!\adder1|Add2~21 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~34_combout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~21 ),
	.combout(\adder1|Add2~22_combout ),
	.cout(\adder1|Add2~23 ));
// synopsys translate_off
defparam \adder1|Add2~22 .lut_mask = 16'h5A5F;
defparam \adder1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \adder1|Add2~24 (
// Equation(s):
// \adder1|Add2~24_combout  = ((\prod_cx3fin3|Mult0|auto_generated|op_1~36_combout  $ (\fin_ram|mem~189_combout  $ (!\adder1|Add2~23 )))) # (GND)
// \adder1|Add2~25  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~36_combout  & ((\fin_ram|mem~189_combout ) # (!\adder1|Add2~23 ))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~36_combout  & (\fin_ram|mem~189_combout  & !\adder1|Add2~23 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~36_combout ),
	.datab(\fin_ram|mem~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~23 ),
	.combout(\adder1|Add2~24_combout ),
	.cout(\adder1|Add2~25 ));
// synopsys translate_off
defparam \adder1|Add2~24 .lut_mask = 16'h698E;
defparam \adder1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \adder1|Add2~26 (
// Equation(s):
// \adder1|Add2~26_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout  & ((\fin_ram|mem~190_combout  & (\adder1|Add2~25  & VCC)) # (!\fin_ram|mem~190_combout  & (!\adder1|Add2~25 )))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout  & 
// ((\fin_ram|mem~190_combout  & (!\adder1|Add2~25 )) # (!\fin_ram|mem~190_combout  & ((\adder1|Add2~25 ) # (GND)))))
// \adder1|Add2~27  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout  & (!\fin_ram|mem~190_combout  & !\adder1|Add2~25 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout  & ((!\adder1|Add2~25 ) # (!\fin_ram|mem~190_combout ))))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~38_combout ),
	.datab(\fin_ram|mem~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~25 ),
	.combout(\adder1|Add2~26_combout ),
	.cout(\adder1|Add2~27 ));
// synopsys translate_off
defparam \adder1|Add2~26 .lut_mask = 16'h9617;
defparam \adder1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \adder1|Add2~28 (
// Equation(s):
// \adder1|Add2~28_combout  = ((\prod_cx3fin3|Mult0|auto_generated|op_1~40_combout  $ (\fin_ram|mem~191_combout  $ (!\adder1|Add2~27 )))) # (GND)
// \adder1|Add2~29  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~40_combout  & ((\fin_ram|mem~191_combout ) # (!\adder1|Add2~27 ))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~40_combout  & (\fin_ram|mem~191_combout  & !\adder1|Add2~27 )))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~40_combout ),
	.datab(\fin_ram|mem~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~27 ),
	.combout(\adder1|Add2~28_combout ),
	.cout(\adder1|Add2~29 ));
// synopsys translate_off
defparam \adder1|Add2~28 .lut_mask = 16'h698E;
defparam \adder1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \adder1|Add2~30 (
// Equation(s):
// \adder1|Add2~30_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~42_combout  & (!\adder1|Add2~29 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~42_combout  & ((\adder1|Add2~29 ) # (GND)))
// \adder1|Add2~31  = CARRY((!\adder1|Add2~29 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~42_combout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~29 ),
	.combout(\adder1|Add2~30_combout ),
	.cout(\adder1|Add2~31 ));
// synopsys translate_off
defparam \adder1|Add2~30 .lut_mask = 16'h5A5F;
defparam \adder1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \adder1|Add2~32 (
// Equation(s):
// \adder1|Add2~32_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~44_combout  & (\adder1|Add2~31  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~44_combout  & (!\adder1|Add2~31  & VCC))
// \adder1|Add2~33  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~44_combout  & !\adder1|Add2~31 ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~31 ),
	.combout(\adder1|Add2~32_combout ),
	.cout(\adder1|Add2~33 ));
// synopsys translate_off
defparam \adder1|Add2~32 .lut_mask = 16'hA50A;
defparam \adder1|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \adder1|Add2~34 (
// Equation(s):
// \adder1|Add2~34_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~46_combout  & (!\adder1|Add2~33 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~46_combout  & ((\adder1|Add2~33 ) # (GND)))
// \adder1|Add2~35  = CARRY((!\adder1|Add2~33 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~46_combout ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~33 ),
	.combout(\adder1|Add2~34_combout ),
	.cout(\adder1|Add2~35 ));
// synopsys translate_off
defparam \adder1|Add2~34 .lut_mask = 16'h3C3F;
defparam \adder1|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \adder1|Add2~36 (
// Equation(s):
// \adder1|Add2~36_combout  = ((\fin_ram|mem~192_combout  $ (\prod_cx3fin3|Mult0|auto_generated|op_1~48_combout  $ (!\adder1|Add2~35 )))) # (GND)
// \adder1|Add2~37  = CARRY((\fin_ram|mem~192_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~48_combout ) # (!\adder1|Add2~35 ))) # (!\fin_ram|mem~192_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~48_combout  & !\adder1|Add2~35 )))

	.dataa(\fin_ram|mem~192_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~35 ),
	.combout(\adder1|Add2~36_combout ),
	.cout(\adder1|Add2~37 ));
// synopsys translate_off
defparam \adder1|Add2~36 .lut_mask = 16'h698E;
defparam \adder1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \adder1|Add2~38 (
// Equation(s):
// \adder1|Add2~38_combout  = (\fin_ram|mem~193_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  & (\adder1|Add2~37  & VCC)) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  & (!\adder1|Add2~37 )))) # (!\fin_ram|mem~193_combout  & 
// ((\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  & (!\adder1|Add2~37 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  & ((\adder1|Add2~37 ) # (GND)))))
// \adder1|Add2~39  = CARRY((\fin_ram|mem~193_combout  & (!\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout  & !\adder1|Add2~37 )) # (!\fin_ram|mem~193_combout  & ((!\adder1|Add2~37 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout ))))

	.dataa(\fin_ram|mem~193_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~37 ),
	.combout(\adder1|Add2~38_combout ),
	.cout(\adder1|Add2~39 ));
// synopsys translate_off
defparam \adder1|Add2~38 .lut_mask = 16'h9617;
defparam \adder1|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \adder1|Add2~40 (
// Equation(s):
// \adder1|Add2~40_combout  = ((\fin_ram|mem~194_combout  $ (\prod_cx3fin3|Mult0|auto_generated|op_1~52_combout  $ (!\adder1|Add2~39 )))) # (GND)
// \adder1|Add2~41  = CARRY((\fin_ram|mem~194_combout  & ((\prod_cx3fin3|Mult0|auto_generated|op_1~52_combout ) # (!\adder1|Add2~39 ))) # (!\fin_ram|mem~194_combout  & (\prod_cx3fin3|Mult0|auto_generated|op_1~52_combout  & !\adder1|Add2~39 )))

	.dataa(\fin_ram|mem~194_combout ),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~39 ),
	.combout(\adder1|Add2~40_combout ),
	.cout(\adder1|Add2~41 ));
// synopsys translate_off
defparam \adder1|Add2~40 .lut_mask = 16'h698E;
defparam \adder1|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \adder1|Add2~42 (
// Equation(s):
// \adder1|Add2~42_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~54_combout  & (!\adder1|Add2~41 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~54_combout  & ((\adder1|Add2~41 ) # (GND)))
// \adder1|Add2~43  = CARRY((!\adder1|Add2~41 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~54_combout ))

	.dataa(\prod_cx3fin3|Mult0|auto_generated|op_1~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~41 ),
	.combout(\adder1|Add2~42_combout ),
	.cout(\adder1|Add2~43 ));
// synopsys translate_off
defparam \adder1|Add2~42 .lut_mask = 16'h5A5F;
defparam \adder1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \adder1|Add2~44 (
// Equation(s):
// \adder1|Add2~44_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  & (\adder1|Add2~43  $ (GND))) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  & (!\adder1|Add2~43  & VCC))
// \adder1|Add2~45  = CARRY((\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  & !\adder1|Add2~43 ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~43 ),
	.combout(\adder1|Add2~44_combout ),
	.cout(\adder1|Add2~45 ));
// synopsys translate_off
defparam \adder1|Add2~44 .lut_mask = 16'hC30C;
defparam \adder1|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \adder1|Add2~46 (
// Equation(s):
// \adder1|Add2~46_combout  = (\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  & (!\adder1|Add2~45 )) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout  & ((\adder1|Add2~45 ) # (GND)))
// \adder1|Add2~47  = CARRY((!\adder1|Add2~45 ) # (!\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ))

	.dataa(gnd),
	.datab(\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add2~45 ),
	.combout(\adder1|Add2~46_combout ),
	.cout(\adder1|Add2~47 ));
// synopsys translate_off
defparam \adder1|Add2~46 .lut_mask = 16'h3C3F;
defparam \adder1|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \adder1|Add2~48 (
// Equation(s):
// \adder1|Add2~48_combout  = \adder1|Add2~47  $ (!\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cx3fin3|Mult0|auto_generated|op_1~56_combout ),
	.cin(\adder1|Add2~47 ),
	.combout(\adder1|Add2~48_combout ),
	.cout());
// synopsys translate_off
defparam \adder1|Add2~48 .lut_mask = 16'hF00F;
defparam \adder1|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \adder1|Add4~0 (
// Equation(s):
// \adder1|Add4~0_combout  = (\adder1|Add2~0_combout  & (\fin_ram|mem~137_combout  $ (VCC))) # (!\adder1|Add2~0_combout  & (\fin_ram|mem~137_combout  & VCC))
// \adder1|Add4~1  = CARRY((\adder1|Add2~0_combout  & \fin_ram|mem~137_combout ))

	.dataa(\adder1|Add2~0_combout ),
	.datab(\fin_ram|mem~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder1|Add4~0_combout ),
	.cout(\adder1|Add4~1 ));
// synopsys translate_off
defparam \adder1|Add4~0 .lut_mask = 16'h6688;
defparam \adder1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \adder1|Add4~2 (
// Equation(s):
// \adder1|Add4~2_combout  = (\adder1|Add2~2_combout  & (!\adder1|Add4~1 )) # (!\adder1|Add2~2_combout  & ((\adder1|Add4~1 ) # (GND)))
// \adder1|Add4~3  = CARRY((!\adder1|Add4~1 ) # (!\adder1|Add2~2_combout ))

	.dataa(\adder1|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~1 ),
	.combout(\adder1|Add4~2_combout ),
	.cout(\adder1|Add4~3 ));
// synopsys translate_off
defparam \adder1|Add4~2 .lut_mask = 16'h5A5F;
defparam \adder1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \adder1|Add4~4 (
// Equation(s):
// \adder1|Add4~4_combout  = (\adder1|Add2~4_combout  & (\adder1|Add4~3  $ (GND))) # (!\adder1|Add2~4_combout  & (!\adder1|Add4~3  & VCC))
// \adder1|Add4~5  = CARRY((\adder1|Add2~4_combout  & !\adder1|Add4~3 ))

	.dataa(\adder1|Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~3 ),
	.combout(\adder1|Add4~4_combout ),
	.cout(\adder1|Add4~5 ));
// synopsys translate_off
defparam \adder1|Add4~4 .lut_mask = 16'hA50A;
defparam \adder1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \adder1|Add4~6 (
// Equation(s):
// \adder1|Add4~6_combout  = (\adder1|Add2~6_combout  & (!\adder1|Add4~5 )) # (!\adder1|Add2~6_combout  & ((\adder1|Add4~5 ) # (GND)))
// \adder1|Add4~7  = CARRY((!\adder1|Add4~5 ) # (!\adder1|Add2~6_combout ))

	.dataa(\adder1|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~5 ),
	.combout(\adder1|Add4~6_combout ),
	.cout(\adder1|Add4~7 ));
// synopsys translate_off
defparam \adder1|Add4~6 .lut_mask = 16'h5A5F;
defparam \adder1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \adder1|Add4~8 (
// Equation(s):
// \adder1|Add4~8_combout  = ((\adder1|Add2~8_combout  $ (\fin_ram|mem~138_combout  $ (!\adder1|Add4~7 )))) # (GND)
// \adder1|Add4~9  = CARRY((\adder1|Add2~8_combout  & ((\fin_ram|mem~138_combout ) # (!\adder1|Add4~7 ))) # (!\adder1|Add2~8_combout  & (\fin_ram|mem~138_combout  & !\adder1|Add4~7 )))

	.dataa(\adder1|Add2~8_combout ),
	.datab(\fin_ram|mem~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~7 ),
	.combout(\adder1|Add4~8_combout ),
	.cout(\adder1|Add4~9 ));
// synopsys translate_off
defparam \adder1|Add4~8 .lut_mask = 16'h698E;
defparam \adder1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \adder1|Add4~10 (
// Equation(s):
// \adder1|Add4~10_combout  = (\fin_ram|mem~139_combout  & ((\adder1|Add2~10_combout  & (\adder1|Add4~9  & VCC)) # (!\adder1|Add2~10_combout  & (!\adder1|Add4~9 )))) # (!\fin_ram|mem~139_combout  & ((\adder1|Add2~10_combout  & (!\adder1|Add4~9 )) # 
// (!\adder1|Add2~10_combout  & ((\adder1|Add4~9 ) # (GND)))))
// \adder1|Add4~11  = CARRY((\fin_ram|mem~139_combout  & (!\adder1|Add2~10_combout  & !\adder1|Add4~9 )) # (!\fin_ram|mem~139_combout  & ((!\adder1|Add4~9 ) # (!\adder1|Add2~10_combout ))))

	.dataa(\fin_ram|mem~139_combout ),
	.datab(\adder1|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~9 ),
	.combout(\adder1|Add4~10_combout ),
	.cout(\adder1|Add4~11 ));
// synopsys translate_off
defparam \adder1|Add4~10 .lut_mask = 16'h9617;
defparam \adder1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \adder1|Add4~12 (
// Equation(s):
// \adder1|Add4~12_combout  = ((\fin_ram|mem~140_combout  $ (\adder1|Add2~12_combout  $ (!\adder1|Add4~11 )))) # (GND)
// \adder1|Add4~13  = CARRY((\fin_ram|mem~140_combout  & ((\adder1|Add2~12_combout ) # (!\adder1|Add4~11 ))) # (!\fin_ram|mem~140_combout  & (\adder1|Add2~12_combout  & !\adder1|Add4~11 )))

	.dataa(\fin_ram|mem~140_combout ),
	.datab(\adder1|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~11 ),
	.combout(\adder1|Add4~12_combout ),
	.cout(\adder1|Add4~13 ));
// synopsys translate_off
defparam \adder1|Add4~12 .lut_mask = 16'h698E;
defparam \adder1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \adder1|Add4~14 (
// Equation(s):
// \adder1|Add4~14_combout  = (\adder1|Add2~14_combout  & (!\adder1|Add4~13 )) # (!\adder1|Add2~14_combout  & ((\adder1|Add4~13 ) # (GND)))
// \adder1|Add4~15  = CARRY((!\adder1|Add4~13 ) # (!\adder1|Add2~14_combout ))

	.dataa(gnd),
	.datab(\adder1|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~13 ),
	.combout(\adder1|Add4~14_combout ),
	.cout(\adder1|Add4~15 ));
// synopsys translate_off
defparam \adder1|Add4~14 .lut_mask = 16'h3C3F;
defparam \adder1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \adder1|Add4~16 (
// Equation(s):
// \adder1|Add4~16_combout  = (\adder1|Add2~16_combout  & (\adder1|Add4~15  $ (GND))) # (!\adder1|Add2~16_combout  & (!\adder1|Add4~15  & VCC))
// \adder1|Add4~17  = CARRY((\adder1|Add2~16_combout  & !\adder1|Add4~15 ))

	.dataa(gnd),
	.datab(\adder1|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~15 ),
	.combout(\adder1|Add4~16_combout ),
	.cout(\adder1|Add4~17 ));
// synopsys translate_off
defparam \adder1|Add4~16 .lut_mask = 16'hC30C;
defparam \adder1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \adder1|Add4~18 (
// Equation(s):
// \adder1|Add4~18_combout  = (\adder1|Add2~18_combout  & (!\adder1|Add4~17 )) # (!\adder1|Add2~18_combout  & ((\adder1|Add4~17 ) # (GND)))
// \adder1|Add4~19  = CARRY((!\adder1|Add4~17 ) # (!\adder1|Add2~18_combout ))

	.dataa(\adder1|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~17 ),
	.combout(\adder1|Add4~18_combout ),
	.cout(\adder1|Add4~19 ));
// synopsys translate_off
defparam \adder1|Add4~18 .lut_mask = 16'h5A5F;
defparam \adder1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \adder1|Add4~20 (
// Equation(s):
// \adder1|Add4~20_combout  = ((\fin_ram|mem~141_combout  $ (\adder1|Add2~20_combout  $ (!\adder1|Add4~19 )))) # (GND)
// \adder1|Add4~21  = CARRY((\fin_ram|mem~141_combout  & ((\adder1|Add2~20_combout ) # (!\adder1|Add4~19 ))) # (!\fin_ram|mem~141_combout  & (\adder1|Add2~20_combout  & !\adder1|Add4~19 )))

	.dataa(\fin_ram|mem~141_combout ),
	.datab(\adder1|Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~19 ),
	.combout(\adder1|Add4~20_combout ),
	.cout(\adder1|Add4~21 ));
// synopsys translate_off
defparam \adder1|Add4~20 .lut_mask = 16'h698E;
defparam \adder1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \adder1|Add4~22 (
// Equation(s):
// \adder1|Add4~22_combout  = (\fin_ram|mem~142_combout  & ((\adder1|Add2~22_combout  & (\adder1|Add4~21  & VCC)) # (!\adder1|Add2~22_combout  & (!\adder1|Add4~21 )))) # (!\fin_ram|mem~142_combout  & ((\adder1|Add2~22_combout  & (!\adder1|Add4~21 )) # 
// (!\adder1|Add2~22_combout  & ((\adder1|Add4~21 ) # (GND)))))
// \adder1|Add4~23  = CARRY((\fin_ram|mem~142_combout  & (!\adder1|Add2~22_combout  & !\adder1|Add4~21 )) # (!\fin_ram|mem~142_combout  & ((!\adder1|Add4~21 ) # (!\adder1|Add2~22_combout ))))

	.dataa(\fin_ram|mem~142_combout ),
	.datab(\adder1|Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~21 ),
	.combout(\adder1|Add4~22_combout ),
	.cout(\adder1|Add4~23 ));
// synopsys translate_off
defparam \adder1|Add4~22 .lut_mask = 16'h9617;
defparam \adder1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \adder1|Add4~24 (
// Equation(s):
// \adder1|Add4~24_combout  = ((\adder1|Add2~24_combout  $ (\fin_ram|mem~143_combout  $ (!\adder1|Add4~23 )))) # (GND)
// \adder1|Add4~25  = CARRY((\adder1|Add2~24_combout  & ((\fin_ram|mem~143_combout ) # (!\adder1|Add4~23 ))) # (!\adder1|Add2~24_combout  & (\fin_ram|mem~143_combout  & !\adder1|Add4~23 )))

	.dataa(\adder1|Add2~24_combout ),
	.datab(\fin_ram|mem~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~23 ),
	.combout(\adder1|Add4~24_combout ),
	.cout(\adder1|Add4~25 ));
// synopsys translate_off
defparam \adder1|Add4~24 .lut_mask = 16'h698E;
defparam \adder1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \adder1|Add4~26 (
// Equation(s):
// \adder1|Add4~26_combout  = (\adder1|Add2~26_combout  & (!\adder1|Add4~25 )) # (!\adder1|Add2~26_combout  & ((\adder1|Add4~25 ) # (GND)))
// \adder1|Add4~27  = CARRY((!\adder1|Add4~25 ) # (!\adder1|Add2~26_combout ))

	.dataa(\adder1|Add2~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~25 ),
	.combout(\adder1|Add4~26_combout ),
	.cout(\adder1|Add4~27 ));
// synopsys translate_off
defparam \adder1|Add4~26 .lut_mask = 16'h5A5F;
defparam \adder1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \adder1|Add4~28 (
// Equation(s):
// \adder1|Add4~28_combout  = (\adder1|Add2~28_combout  & (\adder1|Add4~27  $ (GND))) # (!\adder1|Add2~28_combout  & (!\adder1|Add4~27  & VCC))
// \adder1|Add4~29  = CARRY((\adder1|Add2~28_combout  & !\adder1|Add4~27 ))

	.dataa(gnd),
	.datab(\adder1|Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~27 ),
	.combout(\adder1|Add4~28_combout ),
	.cout(\adder1|Add4~29 ));
// synopsys translate_off
defparam \adder1|Add4~28 .lut_mask = 16'hC30C;
defparam \adder1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \adder1|Add4~30 (
// Equation(s):
// \adder1|Add4~30_combout  = (\adder1|Add2~30_combout  & (!\adder1|Add4~29 )) # (!\adder1|Add2~30_combout  & ((\adder1|Add4~29 ) # (GND)))
// \adder1|Add4~31  = CARRY((!\adder1|Add4~29 ) # (!\adder1|Add2~30_combout ))

	.dataa(gnd),
	.datab(\adder1|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~29 ),
	.combout(\adder1|Add4~30_combout ),
	.cout(\adder1|Add4~31 ));
// synopsys translate_off
defparam \adder1|Add4~30 .lut_mask = 16'h3C3F;
defparam \adder1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \adder1|Add4~32 (
// Equation(s):
// \adder1|Add4~32_combout  = ((\adder1|Add2~32_combout  $ (\fin_ram|mem~144_combout  $ (!\adder1|Add4~31 )))) # (GND)
// \adder1|Add4~33  = CARRY((\adder1|Add2~32_combout  & ((\fin_ram|mem~144_combout ) # (!\adder1|Add4~31 ))) # (!\adder1|Add2~32_combout  & (\fin_ram|mem~144_combout  & !\adder1|Add4~31 )))

	.dataa(\adder1|Add2~32_combout ),
	.datab(\fin_ram|mem~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~31 ),
	.combout(\adder1|Add4~32_combout ),
	.cout(\adder1|Add4~33 ));
// synopsys translate_off
defparam \adder1|Add4~32 .lut_mask = 16'h698E;
defparam \adder1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \adder1|Add4~34 (
// Equation(s):
// \adder1|Add4~34_combout  = (\adder1|Add2~34_combout  & ((\fin_ram|mem~145_combout  & (\adder1|Add4~33  & VCC)) # (!\fin_ram|mem~145_combout  & (!\adder1|Add4~33 )))) # (!\adder1|Add2~34_combout  & ((\fin_ram|mem~145_combout  & (!\adder1|Add4~33 )) # 
// (!\fin_ram|mem~145_combout  & ((\adder1|Add4~33 ) # (GND)))))
// \adder1|Add4~35  = CARRY((\adder1|Add2~34_combout  & (!\fin_ram|mem~145_combout  & !\adder1|Add4~33 )) # (!\adder1|Add2~34_combout  & ((!\adder1|Add4~33 ) # (!\fin_ram|mem~145_combout ))))

	.dataa(\adder1|Add2~34_combout ),
	.datab(\fin_ram|mem~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~33 ),
	.combout(\adder1|Add4~34_combout ),
	.cout(\adder1|Add4~35 ));
// synopsys translate_off
defparam \adder1|Add4~34 .lut_mask = 16'h9617;
defparam \adder1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \adder1|Add4~36 (
// Equation(s):
// \adder1|Add4~36_combout  = ((\adder1|Add2~36_combout  $ (\fin_ram|mem~146_combout  $ (!\adder1|Add4~35 )))) # (GND)
// \adder1|Add4~37  = CARRY((\adder1|Add2~36_combout  & ((\fin_ram|mem~146_combout ) # (!\adder1|Add4~35 ))) # (!\adder1|Add2~36_combout  & (\fin_ram|mem~146_combout  & !\adder1|Add4~35 )))

	.dataa(\adder1|Add2~36_combout ),
	.datab(\fin_ram|mem~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~35 ),
	.combout(\adder1|Add4~36_combout ),
	.cout(\adder1|Add4~37 ));
// synopsys translate_off
defparam \adder1|Add4~36 .lut_mask = 16'h698E;
defparam \adder1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \adder1|Add4~38 (
// Equation(s):
// \adder1|Add4~38_combout  = (\adder1|Add2~38_combout  & (!\adder1|Add4~37 )) # (!\adder1|Add2~38_combout  & ((\adder1|Add4~37 ) # (GND)))
// \adder1|Add4~39  = CARRY((!\adder1|Add4~37 ) # (!\adder1|Add2~38_combout ))

	.dataa(\adder1|Add2~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~37 ),
	.combout(\adder1|Add4~38_combout ),
	.cout(\adder1|Add4~39 ));
// synopsys translate_off
defparam \adder1|Add4~38 .lut_mask = 16'h5A5F;
defparam \adder1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \adder1|Add4~40 (
// Equation(s):
// \adder1|Add4~40_combout  = (\adder1|Add2~40_combout  & (\adder1|Add4~39  $ (GND))) # (!\adder1|Add2~40_combout  & (!\adder1|Add4~39  & VCC))
// \adder1|Add4~41  = CARRY((\adder1|Add2~40_combout  & !\adder1|Add4~39 ))

	.dataa(\adder1|Add2~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~39 ),
	.combout(\adder1|Add4~40_combout ),
	.cout(\adder1|Add4~41 ));
// synopsys translate_off
defparam \adder1|Add4~40 .lut_mask = 16'hA50A;
defparam \adder1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \adder1|Add4~42 (
// Equation(s):
// \adder1|Add4~42_combout  = (\adder1|Add2~42_combout  & (!\adder1|Add4~41 )) # (!\adder1|Add2~42_combout  & ((\adder1|Add4~41 ) # (GND)))
// \adder1|Add4~43  = CARRY((!\adder1|Add4~41 ) # (!\adder1|Add2~42_combout ))

	.dataa(gnd),
	.datab(\adder1|Add2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~41 ),
	.combout(\adder1|Add4~42_combout ),
	.cout(\adder1|Add4~43 ));
// synopsys translate_off
defparam \adder1|Add4~42 .lut_mask = 16'h3C3F;
defparam \adder1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \adder1|Add4~44 (
// Equation(s):
// \adder1|Add4~44_combout  = (\adder1|Add2~44_combout  & (\adder1|Add4~43  $ (GND))) # (!\adder1|Add2~44_combout  & (!\adder1|Add4~43  & VCC))
// \adder1|Add4~45  = CARRY((\adder1|Add2~44_combout  & !\adder1|Add4~43 ))

	.dataa(gnd),
	.datab(\adder1|Add2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~43 ),
	.combout(\adder1|Add4~44_combout ),
	.cout(\adder1|Add4~45 ));
// synopsys translate_off
defparam \adder1|Add4~44 .lut_mask = 16'hC30C;
defparam \adder1|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \adder1|Add4~46 (
// Equation(s):
// \adder1|Add4~46_combout  = (\adder1|Add2~46_combout  & (!\adder1|Add4~45 )) # (!\adder1|Add2~46_combout  & ((\adder1|Add4~45 ) # (GND)))
// \adder1|Add4~47  = CARRY((!\adder1|Add4~45 ) # (!\adder1|Add2~46_combout ))

	.dataa(gnd),
	.datab(\adder1|Add2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add4~45 ),
	.combout(\adder1|Add4~46_combout ),
	.cout(\adder1|Add4~47 ));
// synopsys translate_off
defparam \adder1|Add4~46 .lut_mask = 16'h3C3F;
defparam \adder1|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \adder1|Add4~48 (
// Equation(s):
// \adder1|Add4~48_combout  = \adder1|Add4~47  $ (!\adder1|Add2~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder1|Add2~48_combout ),
	.cin(\adder1|Add4~47 ),
	.combout(\adder1|Add4~48_combout ),
	.cout());
// synopsys translate_off
defparam \adder1|Add4~48 .lut_mask = 16'hF00F;
defparam \adder1|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \adder1|Add6~0 (
// Equation(s):
// \adder1|Add6~0_combout  = (\adder1|Add4~0_combout  & (\adder1|Add5~0_combout  $ (VCC))) # (!\adder1|Add4~0_combout  & (\adder1|Add5~0_combout  & VCC))
// \adder1|Add6~1  = CARRY((\adder1|Add4~0_combout  & \adder1|Add5~0_combout ))

	.dataa(\adder1|Add4~0_combout ),
	.datab(\adder1|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder1|Add6~0_combout ),
	.cout(\adder1|Add6~1 ));
// synopsys translate_off
defparam \adder1|Add6~0 .lut_mask = 16'h6688;
defparam \adder1|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \adder1|Add6~2 (
// Equation(s):
// \adder1|Add6~2_combout  = (\adder1|Add4~2_combout  & ((\adder1|Add5~2_combout  & (\adder1|Add6~1  & VCC)) # (!\adder1|Add5~2_combout  & (!\adder1|Add6~1 )))) # (!\adder1|Add4~2_combout  & ((\adder1|Add5~2_combout  & (!\adder1|Add6~1 )) # 
// (!\adder1|Add5~2_combout  & ((\adder1|Add6~1 ) # (GND)))))
// \adder1|Add6~3  = CARRY((\adder1|Add4~2_combout  & (!\adder1|Add5~2_combout  & !\adder1|Add6~1 )) # (!\adder1|Add4~2_combout  & ((!\adder1|Add6~1 ) # (!\adder1|Add5~2_combout ))))

	.dataa(\adder1|Add4~2_combout ),
	.datab(\adder1|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~1 ),
	.combout(\adder1|Add6~2_combout ),
	.cout(\adder1|Add6~3 ));
// synopsys translate_off
defparam \adder1|Add6~2 .lut_mask = 16'h9617;
defparam \adder1|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \adder1|Add6~4 (
// Equation(s):
// \adder1|Add6~4_combout  = ((\adder1|Add4~4_combout  $ (\adder1|Add5~4_combout  $ (!\adder1|Add6~3 )))) # (GND)
// \adder1|Add6~5  = CARRY((\adder1|Add4~4_combout  & ((\adder1|Add5~4_combout ) # (!\adder1|Add6~3 ))) # (!\adder1|Add4~4_combout  & (\adder1|Add5~4_combout  & !\adder1|Add6~3 )))

	.dataa(\adder1|Add4~4_combout ),
	.datab(\adder1|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~3 ),
	.combout(\adder1|Add6~4_combout ),
	.cout(\adder1|Add6~5 ));
// synopsys translate_off
defparam \adder1|Add6~4 .lut_mask = 16'h698E;
defparam \adder1|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \adder1|Add6~6 (
// Equation(s):
// \adder1|Add6~6_combout  = (\adder1|Add4~6_combout  & ((\adder1|Add5~6_combout  & (\adder1|Add6~5  & VCC)) # (!\adder1|Add5~6_combout  & (!\adder1|Add6~5 )))) # (!\adder1|Add4~6_combout  & ((\adder1|Add5~6_combout  & (!\adder1|Add6~5 )) # 
// (!\adder1|Add5~6_combout  & ((\adder1|Add6~5 ) # (GND)))))
// \adder1|Add6~7  = CARRY((\adder1|Add4~6_combout  & (!\adder1|Add5~6_combout  & !\adder1|Add6~5 )) # (!\adder1|Add4~6_combout  & ((!\adder1|Add6~5 ) # (!\adder1|Add5~6_combout ))))

	.dataa(\adder1|Add4~6_combout ),
	.datab(\adder1|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~5 ),
	.combout(\adder1|Add6~6_combout ),
	.cout(\adder1|Add6~7 ));
// synopsys translate_off
defparam \adder1|Add6~6 .lut_mask = 16'h9617;
defparam \adder1|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \adder1|Add6~8 (
// Equation(s):
// \adder1|Add6~8_combout  = ((\adder1|Add4~8_combout  $ (\adder1|Add5~8_combout  $ (!\adder1|Add6~7 )))) # (GND)
// \adder1|Add6~9  = CARRY((\adder1|Add4~8_combout  & ((\adder1|Add5~8_combout ) # (!\adder1|Add6~7 ))) # (!\adder1|Add4~8_combout  & (\adder1|Add5~8_combout  & !\adder1|Add6~7 )))

	.dataa(\adder1|Add4~8_combout ),
	.datab(\adder1|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~7 ),
	.combout(\adder1|Add6~8_combout ),
	.cout(\adder1|Add6~9 ));
// synopsys translate_off
defparam \adder1|Add6~8 .lut_mask = 16'h698E;
defparam \adder1|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \adder1|Add6~10 (
// Equation(s):
// \adder1|Add6~10_combout  = (\adder1|Add4~10_combout  & ((\adder1|Add5~10_combout  & (\adder1|Add6~9  & VCC)) # (!\adder1|Add5~10_combout  & (!\adder1|Add6~9 )))) # (!\adder1|Add4~10_combout  & ((\adder1|Add5~10_combout  & (!\adder1|Add6~9 )) # 
// (!\adder1|Add5~10_combout  & ((\adder1|Add6~9 ) # (GND)))))
// \adder1|Add6~11  = CARRY((\adder1|Add4~10_combout  & (!\adder1|Add5~10_combout  & !\adder1|Add6~9 )) # (!\adder1|Add4~10_combout  & ((!\adder1|Add6~9 ) # (!\adder1|Add5~10_combout ))))

	.dataa(\adder1|Add4~10_combout ),
	.datab(\adder1|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~9 ),
	.combout(\adder1|Add6~10_combout ),
	.cout(\adder1|Add6~11 ));
// synopsys translate_off
defparam \adder1|Add6~10 .lut_mask = 16'h9617;
defparam \adder1|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \adder1|Add6~12 (
// Equation(s):
// \adder1|Add6~12_combout  = ((\adder1|Add4~12_combout  $ (\adder1|Add5~12_combout  $ (!\adder1|Add6~11 )))) # (GND)
// \adder1|Add6~13  = CARRY((\adder1|Add4~12_combout  & ((\adder1|Add5~12_combout ) # (!\adder1|Add6~11 ))) # (!\adder1|Add4~12_combout  & (\adder1|Add5~12_combout  & !\adder1|Add6~11 )))

	.dataa(\adder1|Add4~12_combout ),
	.datab(\adder1|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~11 ),
	.combout(\adder1|Add6~12_combout ),
	.cout(\adder1|Add6~13 ));
// synopsys translate_off
defparam \adder1|Add6~12 .lut_mask = 16'h698E;
defparam \adder1|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \adder1|Add6~14 (
// Equation(s):
// \adder1|Add6~14_combout  = (\adder1|Add5~14_combout  & ((\adder1|Add4~14_combout  & (\adder1|Add6~13  & VCC)) # (!\adder1|Add4~14_combout  & (!\adder1|Add6~13 )))) # (!\adder1|Add5~14_combout  & ((\adder1|Add4~14_combout  & (!\adder1|Add6~13 )) # 
// (!\adder1|Add4~14_combout  & ((\adder1|Add6~13 ) # (GND)))))
// \adder1|Add6~15  = CARRY((\adder1|Add5~14_combout  & (!\adder1|Add4~14_combout  & !\adder1|Add6~13 )) # (!\adder1|Add5~14_combout  & ((!\adder1|Add6~13 ) # (!\adder1|Add4~14_combout ))))

	.dataa(\adder1|Add5~14_combout ),
	.datab(\adder1|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~13 ),
	.combout(\adder1|Add6~14_combout ),
	.cout(\adder1|Add6~15 ));
// synopsys translate_off
defparam \adder1|Add6~14 .lut_mask = 16'h9617;
defparam \adder1|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \adder1|Add6~16 (
// Equation(s):
// \adder1|Add6~16_combout  = ((\adder1|Add5~16_combout  $ (\adder1|Add4~16_combout  $ (!\adder1|Add6~15 )))) # (GND)
// \adder1|Add6~17  = CARRY((\adder1|Add5~16_combout  & ((\adder1|Add4~16_combout ) # (!\adder1|Add6~15 ))) # (!\adder1|Add5~16_combout  & (\adder1|Add4~16_combout  & !\adder1|Add6~15 )))

	.dataa(\adder1|Add5~16_combout ),
	.datab(\adder1|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~15 ),
	.combout(\adder1|Add6~16_combout ),
	.cout(\adder1|Add6~17 ));
// synopsys translate_off
defparam \adder1|Add6~16 .lut_mask = 16'h698E;
defparam \adder1|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \adder1|Add6~18 (
// Equation(s):
// \adder1|Add6~18_combout  = (\adder1|Add4~18_combout  & ((\adder1|Add5~18_combout  & (\adder1|Add6~17  & VCC)) # (!\adder1|Add5~18_combout  & (!\adder1|Add6~17 )))) # (!\adder1|Add4~18_combout  & ((\adder1|Add5~18_combout  & (!\adder1|Add6~17 )) # 
// (!\adder1|Add5~18_combout  & ((\adder1|Add6~17 ) # (GND)))))
// \adder1|Add6~19  = CARRY((\adder1|Add4~18_combout  & (!\adder1|Add5~18_combout  & !\adder1|Add6~17 )) # (!\adder1|Add4~18_combout  & ((!\adder1|Add6~17 ) # (!\adder1|Add5~18_combout ))))

	.dataa(\adder1|Add4~18_combout ),
	.datab(\adder1|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~17 ),
	.combout(\adder1|Add6~18_combout ),
	.cout(\adder1|Add6~19 ));
// synopsys translate_off
defparam \adder1|Add6~18 .lut_mask = 16'h9617;
defparam \adder1|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \adder1|Add6~20 (
// Equation(s):
// \adder1|Add6~20_combout  = ((\adder1|Add5~20_combout  $ (\adder1|Add4~20_combout  $ (!\adder1|Add6~19 )))) # (GND)
// \adder1|Add6~21  = CARRY((\adder1|Add5~20_combout  & ((\adder1|Add4~20_combout ) # (!\adder1|Add6~19 ))) # (!\adder1|Add5~20_combout  & (\adder1|Add4~20_combout  & !\adder1|Add6~19 )))

	.dataa(\adder1|Add5~20_combout ),
	.datab(\adder1|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~19 ),
	.combout(\adder1|Add6~20_combout ),
	.cout(\adder1|Add6~21 ));
// synopsys translate_off
defparam \adder1|Add6~20 .lut_mask = 16'h698E;
defparam \adder1|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \adder1|Add6~22 (
// Equation(s):
// \adder1|Add6~22_combout  = (\adder1|Add5~22_combout  & ((\adder1|Add4~22_combout  & (\adder1|Add6~21  & VCC)) # (!\adder1|Add4~22_combout  & (!\adder1|Add6~21 )))) # (!\adder1|Add5~22_combout  & ((\adder1|Add4~22_combout  & (!\adder1|Add6~21 )) # 
// (!\adder1|Add4~22_combout  & ((\adder1|Add6~21 ) # (GND)))))
// \adder1|Add6~23  = CARRY((\adder1|Add5~22_combout  & (!\adder1|Add4~22_combout  & !\adder1|Add6~21 )) # (!\adder1|Add5~22_combout  & ((!\adder1|Add6~21 ) # (!\adder1|Add4~22_combout ))))

	.dataa(\adder1|Add5~22_combout ),
	.datab(\adder1|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~21 ),
	.combout(\adder1|Add6~22_combout ),
	.cout(\adder1|Add6~23 ));
// synopsys translate_off
defparam \adder1|Add6~22 .lut_mask = 16'h9617;
defparam \adder1|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \adder1|Add6~24 (
// Equation(s):
// \adder1|Add6~24_combout  = ((\adder1|Add5~24_combout  $ (\adder1|Add4~24_combout  $ (!\adder1|Add6~23 )))) # (GND)
// \adder1|Add6~25  = CARRY((\adder1|Add5~24_combout  & ((\adder1|Add4~24_combout ) # (!\adder1|Add6~23 ))) # (!\adder1|Add5~24_combout  & (\adder1|Add4~24_combout  & !\adder1|Add6~23 )))

	.dataa(\adder1|Add5~24_combout ),
	.datab(\adder1|Add4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~23 ),
	.combout(\adder1|Add6~24_combout ),
	.cout(\adder1|Add6~25 ));
// synopsys translate_off
defparam \adder1|Add6~24 .lut_mask = 16'h698E;
defparam \adder1|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \adder1|Add6~26 (
// Equation(s):
// \adder1|Add6~26_combout  = (\adder1|Add4~26_combout  & ((\adder1|Add5~26_combout  & (\adder1|Add6~25  & VCC)) # (!\adder1|Add5~26_combout  & (!\adder1|Add6~25 )))) # (!\adder1|Add4~26_combout  & ((\adder1|Add5~26_combout  & (!\adder1|Add6~25 )) # 
// (!\adder1|Add5~26_combout  & ((\adder1|Add6~25 ) # (GND)))))
// \adder1|Add6~27  = CARRY((\adder1|Add4~26_combout  & (!\adder1|Add5~26_combout  & !\adder1|Add6~25 )) # (!\adder1|Add4~26_combout  & ((!\adder1|Add6~25 ) # (!\adder1|Add5~26_combout ))))

	.dataa(\adder1|Add4~26_combout ),
	.datab(\adder1|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~25 ),
	.combout(\adder1|Add6~26_combout ),
	.cout(\adder1|Add6~27 ));
// synopsys translate_off
defparam \adder1|Add6~26 .lut_mask = 16'h9617;
defparam \adder1|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \adder1|Add6~28 (
// Equation(s):
// \adder1|Add6~28_combout  = ((\adder1|Add5~28_combout  $ (\adder1|Add4~28_combout  $ (!\adder1|Add6~27 )))) # (GND)
// \adder1|Add6~29  = CARRY((\adder1|Add5~28_combout  & ((\adder1|Add4~28_combout ) # (!\adder1|Add6~27 ))) # (!\adder1|Add5~28_combout  & (\adder1|Add4~28_combout  & !\adder1|Add6~27 )))

	.dataa(\adder1|Add5~28_combout ),
	.datab(\adder1|Add4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~27 ),
	.combout(\adder1|Add6~28_combout ),
	.cout(\adder1|Add6~29 ));
// synopsys translate_off
defparam \adder1|Add6~28 .lut_mask = 16'h698E;
defparam \adder1|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \adder1|Add6~30 (
// Equation(s):
// \adder1|Add6~30_combout  = (\adder1|Add5~30_combout  & ((\adder1|Add4~30_combout  & (\adder1|Add6~29  & VCC)) # (!\adder1|Add4~30_combout  & (!\adder1|Add6~29 )))) # (!\adder1|Add5~30_combout  & ((\adder1|Add4~30_combout  & (!\adder1|Add6~29 )) # 
// (!\adder1|Add4~30_combout  & ((\adder1|Add6~29 ) # (GND)))))
// \adder1|Add6~31  = CARRY((\adder1|Add5~30_combout  & (!\adder1|Add4~30_combout  & !\adder1|Add6~29 )) # (!\adder1|Add5~30_combout  & ((!\adder1|Add6~29 ) # (!\adder1|Add4~30_combout ))))

	.dataa(\adder1|Add5~30_combout ),
	.datab(\adder1|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~29 ),
	.combout(\adder1|Add6~30_combout ),
	.cout(\adder1|Add6~31 ));
// synopsys translate_off
defparam \adder1|Add6~30 .lut_mask = 16'h9617;
defparam \adder1|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \adder1|Add6~32 (
// Equation(s):
// \adder1|Add6~32_combout  = ((\adder1|Add4~32_combout  $ (\adder1|Add5~32_combout  $ (!\adder1|Add6~31 )))) # (GND)
// \adder1|Add6~33  = CARRY((\adder1|Add4~32_combout  & ((\adder1|Add5~32_combout ) # (!\adder1|Add6~31 ))) # (!\adder1|Add4~32_combout  & (\adder1|Add5~32_combout  & !\adder1|Add6~31 )))

	.dataa(\adder1|Add4~32_combout ),
	.datab(\adder1|Add5~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~31 ),
	.combout(\adder1|Add6~32_combout ),
	.cout(\adder1|Add6~33 ));
// synopsys translate_off
defparam \adder1|Add6~32 .lut_mask = 16'h698E;
defparam \adder1|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \adder1|Add6~34 (
// Equation(s):
// \adder1|Add6~34_combout  = (\adder1|Add4~34_combout  & ((\adder1|Add5~34_combout  & (\adder1|Add6~33  & VCC)) # (!\adder1|Add5~34_combout  & (!\adder1|Add6~33 )))) # (!\adder1|Add4~34_combout  & ((\adder1|Add5~34_combout  & (!\adder1|Add6~33 )) # 
// (!\adder1|Add5~34_combout  & ((\adder1|Add6~33 ) # (GND)))))
// \adder1|Add6~35  = CARRY((\adder1|Add4~34_combout  & (!\adder1|Add5~34_combout  & !\adder1|Add6~33 )) # (!\adder1|Add4~34_combout  & ((!\adder1|Add6~33 ) # (!\adder1|Add5~34_combout ))))

	.dataa(\adder1|Add4~34_combout ),
	.datab(\adder1|Add5~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~33 ),
	.combout(\adder1|Add6~34_combout ),
	.cout(\adder1|Add6~35 ));
// synopsys translate_off
defparam \adder1|Add6~34 .lut_mask = 16'h9617;
defparam \adder1|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \adder1|Add6~36 (
// Equation(s):
// \adder1|Add6~36_combout  = ((\adder1|Add4~36_combout  $ (\adder1|Add5~36_combout  $ (!\adder1|Add6~35 )))) # (GND)
// \adder1|Add6~37  = CARRY((\adder1|Add4~36_combout  & ((\adder1|Add5~36_combout ) # (!\adder1|Add6~35 ))) # (!\adder1|Add4~36_combout  & (\adder1|Add5~36_combout  & !\adder1|Add6~35 )))

	.dataa(\adder1|Add4~36_combout ),
	.datab(\adder1|Add5~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~35 ),
	.combout(\adder1|Add6~36_combout ),
	.cout(\adder1|Add6~37 ));
// synopsys translate_off
defparam \adder1|Add6~36 .lut_mask = 16'h698E;
defparam \adder1|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \adder1|Add6~38 (
// Equation(s):
// \adder1|Add6~38_combout  = (\adder1|Add4~38_combout  & ((\adder1|Add5~38_combout  & (\adder1|Add6~37  & VCC)) # (!\adder1|Add5~38_combout  & (!\adder1|Add6~37 )))) # (!\adder1|Add4~38_combout  & ((\adder1|Add5~38_combout  & (!\adder1|Add6~37 )) # 
// (!\adder1|Add5~38_combout  & ((\adder1|Add6~37 ) # (GND)))))
// \adder1|Add6~39  = CARRY((\adder1|Add4~38_combout  & (!\adder1|Add5~38_combout  & !\adder1|Add6~37 )) # (!\adder1|Add4~38_combout  & ((!\adder1|Add6~37 ) # (!\adder1|Add5~38_combout ))))

	.dataa(\adder1|Add4~38_combout ),
	.datab(\adder1|Add5~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~37 ),
	.combout(\adder1|Add6~38_combout ),
	.cout(\adder1|Add6~39 ));
// synopsys translate_off
defparam \adder1|Add6~38 .lut_mask = 16'h9617;
defparam \adder1|Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \adder1|Add6~40 (
// Equation(s):
// \adder1|Add6~40_combout  = ((\adder1|Add4~40_combout  $ (\adder1|Add5~40_combout  $ (!\adder1|Add6~39 )))) # (GND)
// \adder1|Add6~41  = CARRY((\adder1|Add4~40_combout  & ((\adder1|Add5~40_combout ) # (!\adder1|Add6~39 ))) # (!\adder1|Add4~40_combout  & (\adder1|Add5~40_combout  & !\adder1|Add6~39 )))

	.dataa(\adder1|Add4~40_combout ),
	.datab(\adder1|Add5~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~39 ),
	.combout(\adder1|Add6~40_combout ),
	.cout(\adder1|Add6~41 ));
// synopsys translate_off
defparam \adder1|Add6~40 .lut_mask = 16'h698E;
defparam \adder1|Add6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \adder1|Add6~42 (
// Equation(s):
// \adder1|Add6~42_combout  = (\adder1|Add5~42_combout  & ((\adder1|Add4~42_combout  & (\adder1|Add6~41  & VCC)) # (!\adder1|Add4~42_combout  & (!\adder1|Add6~41 )))) # (!\adder1|Add5~42_combout  & ((\adder1|Add4~42_combout  & (!\adder1|Add6~41 )) # 
// (!\adder1|Add4~42_combout  & ((\adder1|Add6~41 ) # (GND)))))
// \adder1|Add6~43  = CARRY((\adder1|Add5~42_combout  & (!\adder1|Add4~42_combout  & !\adder1|Add6~41 )) # (!\adder1|Add5~42_combout  & ((!\adder1|Add6~41 ) # (!\adder1|Add4~42_combout ))))

	.dataa(\adder1|Add5~42_combout ),
	.datab(\adder1|Add4~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~41 ),
	.combout(\adder1|Add6~42_combout ),
	.cout(\adder1|Add6~43 ));
// synopsys translate_off
defparam \adder1|Add6~42 .lut_mask = 16'h9617;
defparam \adder1|Add6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \adder1|Add6~44 (
// Equation(s):
// \adder1|Add6~44_combout  = ((\adder1|Add5~42_combout  $ (\adder1|Add4~44_combout  $ (!\adder1|Add6~43 )))) # (GND)
// \adder1|Add6~45  = CARRY((\adder1|Add5~42_combout  & ((\adder1|Add4~44_combout ) # (!\adder1|Add6~43 ))) # (!\adder1|Add5~42_combout  & (\adder1|Add4~44_combout  & !\adder1|Add6~43 )))

	.dataa(\adder1|Add5~42_combout ),
	.datab(\adder1|Add4~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~43 ),
	.combout(\adder1|Add6~44_combout ),
	.cout(\adder1|Add6~45 ));
// synopsys translate_off
defparam \adder1|Add6~44 .lut_mask = 16'h698E;
defparam \adder1|Add6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \adder1|Add6~46 (
// Equation(s):
// \adder1|Add6~46_combout  = (\adder1|Add5~42_combout  & ((\adder1|Add4~46_combout  & (\adder1|Add6~45  & VCC)) # (!\adder1|Add4~46_combout  & (!\adder1|Add6~45 )))) # (!\adder1|Add5~42_combout  & ((\adder1|Add4~46_combout  & (!\adder1|Add6~45 )) # 
// (!\adder1|Add4~46_combout  & ((\adder1|Add6~45 ) # (GND)))))
// \adder1|Add6~47  = CARRY((\adder1|Add5~42_combout  & (!\adder1|Add4~46_combout  & !\adder1|Add6~45 )) # (!\adder1|Add5~42_combout  & ((!\adder1|Add6~45 ) # (!\adder1|Add4~46_combout ))))

	.dataa(\adder1|Add5~42_combout ),
	.datab(\adder1|Add4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~45 ),
	.combout(\adder1|Add6~46_combout ),
	.cout(\adder1|Add6~47 ));
// synopsys translate_off
defparam \adder1|Add6~46 .lut_mask = 16'h9617;
defparam \adder1|Add6~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \adder1|Add6~48 (
// Equation(s):
// \adder1|Add6~48_combout  = ((\adder1|Add5~42_combout  $ (\adder1|Add4~48_combout  $ (!\adder1|Add6~47 )))) # (GND)
// \adder1|Add6~49  = CARRY((\adder1|Add5~42_combout  & ((\adder1|Add4~48_combout ) # (!\adder1|Add6~47 ))) # (!\adder1|Add5~42_combout  & (\adder1|Add4~48_combout  & !\adder1|Add6~47 )))

	.dataa(\adder1|Add5~42_combout ),
	.datab(\adder1|Add4~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~47 ),
	.combout(\adder1|Add6~48_combout ),
	.cout(\adder1|Add6~49 ));
// synopsys translate_off
defparam \adder1|Add6~48 .lut_mask = 16'h698E;
defparam \adder1|Add6~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \adder1|Add6~50 (
// Equation(s):
// \adder1|Add6~50_combout  = (\adder1|Add5~42_combout  & ((\adder1|Add4~48_combout  & (\adder1|Add6~49  & VCC)) # (!\adder1|Add4~48_combout  & (!\adder1|Add6~49 )))) # (!\adder1|Add5~42_combout  & ((\adder1|Add4~48_combout  & (!\adder1|Add6~49 )) # 
// (!\adder1|Add4~48_combout  & ((\adder1|Add6~49 ) # (GND)))))
// \adder1|Add6~51  = CARRY((\adder1|Add5~42_combout  & (!\adder1|Add4~48_combout  & !\adder1|Add6~49 )) # (!\adder1|Add5~42_combout  & ((!\adder1|Add6~49 ) # (!\adder1|Add4~48_combout ))))

	.dataa(\adder1|Add5~42_combout ),
	.datab(\adder1|Add4~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder1|Add6~49 ),
	.combout(\adder1|Add6~50_combout ),
	.cout(\adder1|Add6~51 ));
// synopsys translate_off
defparam \adder1|Add6~50 .lut_mask = 16'h9617;
defparam \adder1|Add6~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \pux_reg|d_out[0]~27 (
// Equation(s):
// \pux_reg|d_out[0]~27_combout  = (\fin_ram|mem~107_combout  & (\adder1|Add6~0_combout  $ (VCC))) # (!\fin_ram|mem~107_combout  & (\adder1|Add6~0_combout  & VCC))
// \pux_reg|d_out[0]~28  = CARRY((\fin_ram|mem~107_combout  & \adder1|Add6~0_combout ))

	.dataa(\fin_ram|mem~107_combout ),
	.datab(\adder1|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pux_reg|d_out[0]~27_combout ),
	.cout(\pux_reg|d_out[0]~28 ));
// synopsys translate_off
defparam \pux_reg|d_out[0]~27 .lut_mask = 16'h6688;
defparam \pux_reg|d_out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \pux_reg|d_out[1]~29 (
// Equation(s):
// \pux_reg|d_out[1]~29_combout  = (\adder1|Add6~2_combout  & (!\pux_reg|d_out[0]~28 )) # (!\adder1|Add6~2_combout  & ((\pux_reg|d_out[0]~28 ) # (GND)))
// \pux_reg|d_out[1]~30  = CARRY((!\pux_reg|d_out[0]~28 ) # (!\adder1|Add6~2_combout ))

	.dataa(\adder1|Add6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[0]~28 ),
	.combout(\pux_reg|d_out[1]~29_combout ),
	.cout(\pux_reg|d_out[1]~30 ));
// synopsys translate_off
defparam \pux_reg|d_out[1]~29 .lut_mask = 16'h5A5F;
defparam \pux_reg|d_out[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \pux_reg|d_out[2]~31 (
// Equation(s):
// \pux_reg|d_out[2]~31_combout  = (\adder1|Add6~4_combout  & (\pux_reg|d_out[1]~30  $ (GND))) # (!\adder1|Add6~4_combout  & (!\pux_reg|d_out[1]~30  & VCC))
// \pux_reg|d_out[2]~32  = CARRY((\adder1|Add6~4_combout  & !\pux_reg|d_out[1]~30 ))

	.dataa(\adder1|Add6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[1]~30 ),
	.combout(\pux_reg|d_out[2]~31_combout ),
	.cout(\pux_reg|d_out[2]~32 ));
// synopsys translate_off
defparam \pux_reg|d_out[2]~31 .lut_mask = 16'hA50A;
defparam \pux_reg|d_out[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \pux_reg|d_out[3]~33 (
// Equation(s):
// \pux_reg|d_out[3]~33_combout  = (\adder1|Add6~6_combout  & (!\pux_reg|d_out[2]~32 )) # (!\adder1|Add6~6_combout  & ((\pux_reg|d_out[2]~32 ) # (GND)))
// \pux_reg|d_out[3]~34  = CARRY((!\pux_reg|d_out[2]~32 ) # (!\adder1|Add6~6_combout ))

	.dataa(\adder1|Add6~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[2]~32 ),
	.combout(\pux_reg|d_out[3]~33_combout ),
	.cout(\pux_reg|d_out[3]~34 ));
// synopsys translate_off
defparam \pux_reg|d_out[3]~33 .lut_mask = 16'h5A5F;
defparam \pux_reg|d_out[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \pux_reg|d_out[4]~35 (
// Equation(s):
// \pux_reg|d_out[4]~35_combout  = ((\adder1|Add6~8_combout  $ (\fin_ram|mem~108_combout  $ (!\pux_reg|d_out[3]~34 )))) # (GND)
// \pux_reg|d_out[4]~36  = CARRY((\adder1|Add6~8_combout  & ((\fin_ram|mem~108_combout ) # (!\pux_reg|d_out[3]~34 ))) # (!\adder1|Add6~8_combout  & (\fin_ram|mem~108_combout  & !\pux_reg|d_out[3]~34 )))

	.dataa(\adder1|Add6~8_combout ),
	.datab(\fin_ram|mem~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[3]~34 ),
	.combout(\pux_reg|d_out[4]~35_combout ),
	.cout(\pux_reg|d_out[4]~36 ));
// synopsys translate_off
defparam \pux_reg|d_out[4]~35 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \pux_reg|d_out[5]~37 (
// Equation(s):
// \pux_reg|d_out[5]~37_combout  = (\adder1|Add6~10_combout  & ((\fin_ram|mem~109_combout  & (\pux_reg|d_out[4]~36  & VCC)) # (!\fin_ram|mem~109_combout  & (!\pux_reg|d_out[4]~36 )))) # (!\adder1|Add6~10_combout  & ((\fin_ram|mem~109_combout  & 
// (!\pux_reg|d_out[4]~36 )) # (!\fin_ram|mem~109_combout  & ((\pux_reg|d_out[4]~36 ) # (GND)))))
// \pux_reg|d_out[5]~38  = CARRY((\adder1|Add6~10_combout  & (!\fin_ram|mem~109_combout  & !\pux_reg|d_out[4]~36 )) # (!\adder1|Add6~10_combout  & ((!\pux_reg|d_out[4]~36 ) # (!\fin_ram|mem~109_combout ))))

	.dataa(\adder1|Add6~10_combout ),
	.datab(\fin_ram|mem~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[4]~36 ),
	.combout(\pux_reg|d_out[5]~37_combout ),
	.cout(\pux_reg|d_out[5]~38 ));
// synopsys translate_off
defparam \pux_reg|d_out[5]~37 .lut_mask = 16'h9617;
defparam \pux_reg|d_out[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \pux_reg|d_out[6]~39 (
// Equation(s):
// \pux_reg|d_out[6]~39_combout  = ((\fin_ram|mem~110_combout  $ (\adder1|Add6~12_combout  $ (!\pux_reg|d_out[5]~38 )))) # (GND)
// \pux_reg|d_out[6]~40  = CARRY((\fin_ram|mem~110_combout  & ((\adder1|Add6~12_combout ) # (!\pux_reg|d_out[5]~38 ))) # (!\fin_ram|mem~110_combout  & (\adder1|Add6~12_combout  & !\pux_reg|d_out[5]~38 )))

	.dataa(\fin_ram|mem~110_combout ),
	.datab(\adder1|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[5]~38 ),
	.combout(\pux_reg|d_out[6]~39_combout ),
	.cout(\pux_reg|d_out[6]~40 ));
// synopsys translate_off
defparam \pux_reg|d_out[6]~39 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \pux_reg|d_out[7]~41 (
// Equation(s):
// \pux_reg|d_out[7]~41_combout  = (\adder1|Add6~14_combout  & (!\pux_reg|d_out[6]~40 )) # (!\adder1|Add6~14_combout  & ((\pux_reg|d_out[6]~40 ) # (GND)))
// \pux_reg|d_out[7]~42  = CARRY((!\pux_reg|d_out[6]~40 ) # (!\adder1|Add6~14_combout ))

	.dataa(gnd),
	.datab(\adder1|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[6]~40 ),
	.combout(\pux_reg|d_out[7]~41_combout ),
	.cout(\pux_reg|d_out[7]~42 ));
// synopsys translate_off
defparam \pux_reg|d_out[7]~41 .lut_mask = 16'h3C3F;
defparam \pux_reg|d_out[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \pux_reg|d_out[8]~43 (
// Equation(s):
// \pux_reg|d_out[8]~43_combout  = (\adder1|Add6~16_combout  & (\pux_reg|d_out[7]~42  $ (GND))) # (!\adder1|Add6~16_combout  & (!\pux_reg|d_out[7]~42  & VCC))
// \pux_reg|d_out[8]~44  = CARRY((\adder1|Add6~16_combout  & !\pux_reg|d_out[7]~42 ))

	.dataa(gnd),
	.datab(\adder1|Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[7]~42 ),
	.combout(\pux_reg|d_out[8]~43_combout ),
	.cout(\pux_reg|d_out[8]~44 ));
// synopsys translate_off
defparam \pux_reg|d_out[8]~43 .lut_mask = 16'hC30C;
defparam \pux_reg|d_out[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \pux_reg|d_out[9]~45 (
// Equation(s):
// \pux_reg|d_out[9]~45_combout  = (\adder1|Add6~18_combout  & (!\pux_reg|d_out[8]~44 )) # (!\adder1|Add6~18_combout  & ((\pux_reg|d_out[8]~44 ) # (GND)))
// \pux_reg|d_out[9]~46  = CARRY((!\pux_reg|d_out[8]~44 ) # (!\adder1|Add6~18_combout ))

	.dataa(gnd),
	.datab(\adder1|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[8]~44 ),
	.combout(\pux_reg|d_out[9]~45_combout ),
	.cout(\pux_reg|d_out[9]~46 ));
// synopsys translate_off
defparam \pux_reg|d_out[9]~45 .lut_mask = 16'h3C3F;
defparam \pux_reg|d_out[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \pux_reg|d_out[10]~47 (
// Equation(s):
// \pux_reg|d_out[10]~47_combout  = ((\adder1|Add6~20_combout  $ (\fin_ram|mem~111_combout  $ (!\pux_reg|d_out[9]~46 )))) # (GND)
// \pux_reg|d_out[10]~48  = CARRY((\adder1|Add6~20_combout  & ((\fin_ram|mem~111_combout ) # (!\pux_reg|d_out[9]~46 ))) # (!\adder1|Add6~20_combout  & (\fin_ram|mem~111_combout  & !\pux_reg|d_out[9]~46 )))

	.dataa(\adder1|Add6~20_combout ),
	.datab(\fin_ram|mem~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[9]~46 ),
	.combout(\pux_reg|d_out[10]~47_combout ),
	.cout(\pux_reg|d_out[10]~48 ));
// synopsys translate_off
defparam \pux_reg|d_out[10]~47 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \pux_reg|d_out[11]~49 (
// Equation(s):
// \pux_reg|d_out[11]~49_combout  = (\fin_ram|mem~112_combout  & ((\adder1|Add6~22_combout  & (\pux_reg|d_out[10]~48  & VCC)) # (!\adder1|Add6~22_combout  & (!\pux_reg|d_out[10]~48 )))) # (!\fin_ram|mem~112_combout  & ((\adder1|Add6~22_combout  & 
// (!\pux_reg|d_out[10]~48 )) # (!\adder1|Add6~22_combout  & ((\pux_reg|d_out[10]~48 ) # (GND)))))
// \pux_reg|d_out[11]~50  = CARRY((\fin_ram|mem~112_combout  & (!\adder1|Add6~22_combout  & !\pux_reg|d_out[10]~48 )) # (!\fin_ram|mem~112_combout  & ((!\pux_reg|d_out[10]~48 ) # (!\adder1|Add6~22_combout ))))

	.dataa(\fin_ram|mem~112_combout ),
	.datab(\adder1|Add6~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[10]~48 ),
	.combout(\pux_reg|d_out[11]~49_combout ),
	.cout(\pux_reg|d_out[11]~50 ));
// synopsys translate_off
defparam \pux_reg|d_out[11]~49 .lut_mask = 16'h9617;
defparam \pux_reg|d_out[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \pux_reg|d_out[12]~51 (
// Equation(s):
// \pux_reg|d_out[12]~51_combout  = ((\fin_ram|mem~113_combout  $ (\adder1|Add6~24_combout  $ (!\pux_reg|d_out[11]~50 )))) # (GND)
// \pux_reg|d_out[12]~52  = CARRY((\fin_ram|mem~113_combout  & ((\adder1|Add6~24_combout ) # (!\pux_reg|d_out[11]~50 ))) # (!\fin_ram|mem~113_combout  & (\adder1|Add6~24_combout  & !\pux_reg|d_out[11]~50 )))

	.dataa(\fin_ram|mem~113_combout ),
	.datab(\adder1|Add6~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[11]~50 ),
	.combout(\pux_reg|d_out[12]~51_combout ),
	.cout(\pux_reg|d_out[12]~52 ));
// synopsys translate_off
defparam \pux_reg|d_out[12]~51 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \pux_reg|d_out[13]~53 (
// Equation(s):
// \pux_reg|d_out[13]~53_combout  = (\adder1|Add6~26_combout  & (!\pux_reg|d_out[12]~52 )) # (!\adder1|Add6~26_combout  & ((\pux_reg|d_out[12]~52 ) # (GND)))
// \pux_reg|d_out[13]~54  = CARRY((!\pux_reg|d_out[12]~52 ) # (!\adder1|Add6~26_combout ))

	.dataa(\adder1|Add6~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[12]~52 ),
	.combout(\pux_reg|d_out[13]~53_combout ),
	.cout(\pux_reg|d_out[13]~54 ));
// synopsys translate_off
defparam \pux_reg|d_out[13]~53 .lut_mask = 16'h5A5F;
defparam \pux_reg|d_out[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \pux_reg|d_out[14]~55 (
// Equation(s):
// \pux_reg|d_out[14]~55_combout  = (\adder1|Add6~28_combout  & (\pux_reg|d_out[13]~54  $ (GND))) # (!\adder1|Add6~28_combout  & (!\pux_reg|d_out[13]~54  & VCC))
// \pux_reg|d_out[14]~56  = CARRY((\adder1|Add6~28_combout  & !\pux_reg|d_out[13]~54 ))

	.dataa(\adder1|Add6~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[13]~54 ),
	.combout(\pux_reg|d_out[14]~55_combout ),
	.cout(\pux_reg|d_out[14]~56 ));
// synopsys translate_off
defparam \pux_reg|d_out[14]~55 .lut_mask = 16'hA50A;
defparam \pux_reg|d_out[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \pux_reg|d_out[15]~57 (
// Equation(s):
// \pux_reg|d_out[15]~57_combout  = (\adder1|Add6~30_combout  & (!\pux_reg|d_out[14]~56 )) # (!\adder1|Add6~30_combout  & ((\pux_reg|d_out[14]~56 ) # (GND)))
// \pux_reg|d_out[15]~58  = CARRY((!\pux_reg|d_out[14]~56 ) # (!\adder1|Add6~30_combout ))

	.dataa(gnd),
	.datab(\adder1|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[14]~56 ),
	.combout(\pux_reg|d_out[15]~57_combout ),
	.cout(\pux_reg|d_out[15]~58 ));
// synopsys translate_off
defparam \pux_reg|d_out[15]~57 .lut_mask = 16'h3C3F;
defparam \pux_reg|d_out[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \pux_reg|d_out[16]~59 (
// Equation(s):
// \pux_reg|d_out[16]~59_combout  = ((\fin_ram|mem~114_combout  $ (\adder1|Add6~32_combout  $ (!\pux_reg|d_out[15]~58 )))) # (GND)
// \pux_reg|d_out[16]~60  = CARRY((\fin_ram|mem~114_combout  & ((\adder1|Add6~32_combout ) # (!\pux_reg|d_out[15]~58 ))) # (!\fin_ram|mem~114_combout  & (\adder1|Add6~32_combout  & !\pux_reg|d_out[15]~58 )))

	.dataa(\fin_ram|mem~114_combout ),
	.datab(\adder1|Add6~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[15]~58 ),
	.combout(\pux_reg|d_out[16]~59_combout ),
	.cout(\pux_reg|d_out[16]~60 ));
// synopsys translate_off
defparam \pux_reg|d_out[16]~59 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \pux_reg|d_out[17]~61 (
// Equation(s):
// \pux_reg|d_out[17]~61_combout  = (\adder1|Add6~34_combout  & ((\fin_ram|mem~115_combout  & (\pux_reg|d_out[16]~60  & VCC)) # (!\fin_ram|mem~115_combout  & (!\pux_reg|d_out[16]~60 )))) # (!\adder1|Add6~34_combout  & ((\fin_ram|mem~115_combout  & 
// (!\pux_reg|d_out[16]~60 )) # (!\fin_ram|mem~115_combout  & ((\pux_reg|d_out[16]~60 ) # (GND)))))
// \pux_reg|d_out[17]~62  = CARRY((\adder1|Add6~34_combout  & (!\fin_ram|mem~115_combout  & !\pux_reg|d_out[16]~60 )) # (!\adder1|Add6~34_combout  & ((!\pux_reg|d_out[16]~60 ) # (!\fin_ram|mem~115_combout ))))

	.dataa(\adder1|Add6~34_combout ),
	.datab(\fin_ram|mem~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[16]~60 ),
	.combout(\pux_reg|d_out[17]~61_combout ),
	.cout(\pux_reg|d_out[17]~62 ));
// synopsys translate_off
defparam \pux_reg|d_out[17]~61 .lut_mask = 16'h9617;
defparam \pux_reg|d_out[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \pux_reg|d_out[18]~63 (
// Equation(s):
// \pux_reg|d_out[18]~63_combout  = ((\adder1|Add6~36_combout  $ (\fin_ram|mem~116_combout  $ (!\pux_reg|d_out[17]~62 )))) # (GND)
// \pux_reg|d_out[18]~64  = CARRY((\adder1|Add6~36_combout  & ((\fin_ram|mem~116_combout ) # (!\pux_reg|d_out[17]~62 ))) # (!\adder1|Add6~36_combout  & (\fin_ram|mem~116_combout  & !\pux_reg|d_out[17]~62 )))

	.dataa(\adder1|Add6~36_combout ),
	.datab(\fin_ram|mem~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[17]~62 ),
	.combout(\pux_reg|d_out[18]~63_combout ),
	.cout(\pux_reg|d_out[18]~64 ));
// synopsys translate_off
defparam \pux_reg|d_out[18]~63 .lut_mask = 16'h698E;
defparam \pux_reg|d_out[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \pux_reg|d_out[19]~65 (
// Equation(s):
// \pux_reg|d_out[19]~65_combout  = (\adder1|Add6~38_combout  & (!\pux_reg|d_out[18]~64 )) # (!\adder1|Add6~38_combout  & ((\pux_reg|d_out[18]~64 ) # (GND)))
// \pux_reg|d_out[19]~66  = CARRY((!\pux_reg|d_out[18]~64 ) # (!\adder1|Add6~38_combout ))

	.dataa(\adder1|Add6~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[18]~64 ),
	.combout(\pux_reg|d_out[19]~65_combout ),
	.cout(\pux_reg|d_out[19]~66 ));
// synopsys translate_off
defparam \pux_reg|d_out[19]~65 .lut_mask = 16'h5A5F;
defparam \pux_reg|d_out[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \pux_reg|d_out[20]~67 (
// Equation(s):
// \pux_reg|d_out[20]~67_combout  = (\adder1|Add6~40_combout  & (\pux_reg|d_out[19]~66  $ (GND))) # (!\adder1|Add6~40_combout  & (!\pux_reg|d_out[19]~66  & VCC))
// \pux_reg|d_out[20]~68  = CARRY((\adder1|Add6~40_combout  & !\pux_reg|d_out[19]~66 ))

	.dataa(\adder1|Add6~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[19]~66 ),
	.combout(\pux_reg|d_out[20]~67_combout ),
	.cout(\pux_reg|d_out[20]~68 ));
// synopsys translate_off
defparam \pux_reg|d_out[20]~67 .lut_mask = 16'hA50A;
defparam \pux_reg|d_out[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \pux_reg|d_out[21]~69 (
// Equation(s):
// \pux_reg|d_out[21]~69_combout  = (\adder1|Add6~42_combout  & (!\pux_reg|d_out[20]~68 )) # (!\adder1|Add6~42_combout  & ((\pux_reg|d_out[20]~68 ) # (GND)))
// \pux_reg|d_out[21]~70  = CARRY((!\pux_reg|d_out[20]~68 ) # (!\adder1|Add6~42_combout ))

	.dataa(\adder1|Add6~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[20]~68 ),
	.combout(\pux_reg|d_out[21]~69_combout ),
	.cout(\pux_reg|d_out[21]~70 ));
// synopsys translate_off
defparam \pux_reg|d_out[21]~69 .lut_mask = 16'h5A5F;
defparam \pux_reg|d_out[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \pux_reg|d_out[22]~71 (
// Equation(s):
// \pux_reg|d_out[22]~71_combout  = (\adder1|Add6~44_combout  & (\pux_reg|d_out[21]~70  $ (GND))) # (!\adder1|Add6~44_combout  & (!\pux_reg|d_out[21]~70  & VCC))
// \pux_reg|d_out[22]~72  = CARRY((\adder1|Add6~44_combout  & !\pux_reg|d_out[21]~70 ))

	.dataa(gnd),
	.datab(\adder1|Add6~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[21]~70 ),
	.combout(\pux_reg|d_out[22]~71_combout ),
	.cout(\pux_reg|d_out[22]~72 ));
// synopsys translate_off
defparam \pux_reg|d_out[22]~71 .lut_mask = 16'hC30C;
defparam \pux_reg|d_out[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \pux_reg|d_out[23]~73 (
// Equation(s):
// \pux_reg|d_out[23]~73_combout  = (\adder1|Add6~46_combout  & (!\pux_reg|d_out[22]~72 )) # (!\adder1|Add6~46_combout  & ((\pux_reg|d_out[22]~72 ) # (GND)))
// \pux_reg|d_out[23]~74  = CARRY((!\pux_reg|d_out[22]~72 ) # (!\adder1|Add6~46_combout ))

	.dataa(gnd),
	.datab(\adder1|Add6~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[22]~72 ),
	.combout(\pux_reg|d_out[23]~73_combout ),
	.cout(\pux_reg|d_out[23]~74 ));
// synopsys translate_off
defparam \pux_reg|d_out[23]~73 .lut_mask = 16'h3C3F;
defparam \pux_reg|d_out[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \pux_reg|d_out[24]~75 (
// Equation(s):
// \pux_reg|d_out[24]~75_combout  = (\adder1|Add6~48_combout  & (\pux_reg|d_out[23]~74  $ (GND))) # (!\adder1|Add6~48_combout  & (!\pux_reg|d_out[23]~74  & VCC))
// \pux_reg|d_out[24]~76  = CARRY((\adder1|Add6~48_combout  & !\pux_reg|d_out[23]~74 ))

	.dataa(gnd),
	.datab(\adder1|Add6~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[23]~74 ),
	.combout(\pux_reg|d_out[24]~75_combout ),
	.cout(\pux_reg|d_out[24]~76 ));
// synopsys translate_off
defparam \pux_reg|d_out[24]~75 .lut_mask = 16'hC30C;
defparam \pux_reg|d_out[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \pux_reg|d_out[25]~77 (
// Equation(s):
// \pux_reg|d_out[25]~77_combout  = (\adder1|Add6~50_combout  & (!\pux_reg|d_out[24]~76 )) # (!\adder1|Add6~50_combout  & ((\pux_reg|d_out[24]~76 ) # (GND)))
// \pux_reg|d_out[25]~78  = CARRY((!\pux_reg|d_out[24]~76 ) # (!\adder1|Add6~50_combout ))

	.dataa(gnd),
	.datab(\adder1|Add6~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pux_reg|d_out[24]~76 ),
	.combout(\pux_reg|d_out[25]~77_combout ),
	.cout(\pux_reg|d_out[25]~78 ));
// synopsys translate_off
defparam \pux_reg|d_out[25]~77 .lut_mask = 16'h3C3F;
defparam \pux_reg|d_out[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \pux_reg|d_out[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[25]~77_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[25] .is_wysiwyg = "true";
defparam \pux_reg|d_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \pux_reg|d_out[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[24]~75_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[24] .is_wysiwyg = "true";
defparam \pux_reg|d_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N7
dffeas \pux_reg|d_out[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[16]~59_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[16] .is_wysiwyg = "true";
defparam \pux_reg|d_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \pux_reg|d_out[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[19]~65_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[19] .is_wysiwyg = "true";
defparam \pux_reg|d_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \pux_reg|d_out[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[17]~61_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[17] .is_wysiwyg = "true";
defparam \pux_reg|d_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \pux_reg|d_out[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[18]~63_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[18] .is_wysiwyg = "true";
defparam \pux_reg|d_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \div_ux|LessThan0~5 (
// Equation(s):
// \div_ux|LessThan0~5_combout  = (\pux_reg|d_out [16]) # ((\pux_reg|d_out [19]) # ((\pux_reg|d_out [17]) # (\pux_reg|d_out [18])))

	.dataa(\pux_reg|d_out [16]),
	.datab(\pux_reg|d_out [19]),
	.datac(\pux_reg|d_out [17]),
	.datad(\pux_reg|d_out [18]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \pux_reg|d_out[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[21]~69_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[21] .is_wysiwyg = "true";
defparam \pux_reg|d_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \pux_reg|d_out[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[23]~73_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[23] .is_wysiwyg = "true";
defparam \pux_reg|d_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \pux_reg|d_out[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[20]~67_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[20] .is_wysiwyg = "true";
defparam \pux_reg|d_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N19
dffeas \pux_reg|d_out[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[22]~71_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[22] .is_wysiwyg = "true";
defparam \pux_reg|d_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \div_ux|LessThan0~6 (
// Equation(s):
// \div_ux|LessThan0~6_combout  = (\pux_reg|d_out [21]) # ((\pux_reg|d_out [23]) # ((\pux_reg|d_out [20]) # (\pux_reg|d_out [22])))

	.dataa(\pux_reg|d_out [21]),
	.datab(\pux_reg|d_out [23]),
	.datac(\pux_reg|d_out [20]),
	.datad(\pux_reg|d_out [22]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \div_ux|LessThan0~7 (
// Equation(s):
// \div_ux|LessThan0~7_combout  = (\pux_reg|d_out [25]) # ((\pux_reg|d_out [24]) # ((\div_ux|LessThan0~5_combout ) # (\div_ux|LessThan0~6_combout )))

	.dataa(\pux_reg|d_out [25]),
	.datab(\pux_reg|d_out [24]),
	.datac(\div_ux|LessThan0~5_combout ),
	.datad(\div_ux|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \adder1|Add6~52 (
// Equation(s):
// \adder1|Add6~52_combout  = \adder1|Add5~42_combout  $ (\adder1|Add6~51  $ (!\adder1|Add4~48_combout ))

	.dataa(\adder1|Add5~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder1|Add4~48_combout ),
	.cin(\adder1|Add6~51 ),
	.combout(\adder1|Add6~52_combout ),
	.cout());
// synopsys translate_off
defparam \adder1|Add6~52 .lut_mask = 16'h5AA5;
defparam \adder1|Add6~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \pux_reg|d_out[31]~79 (
// Equation(s):
// \pux_reg|d_out[31]~79_combout  = \adder1|Add6~52_combout  $ (!\pux_reg|d_out[25]~78 )

	.dataa(\adder1|Add6~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pux_reg|d_out[25]~78 ),
	.combout(\pux_reg|d_out[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \pux_reg|d_out[31]~79 .lut_mask = 16'hA5A5;
defparam \pux_reg|d_out[31]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y38_N27
dffeas \pux_reg|d_out[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[31]~79_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[31] .is_wysiwyg = "true";
defparam \pux_reg|d_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \pux_reg|d_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[7]~41_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[7] .is_wysiwyg = "true";
defparam \pux_reg|d_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \pux_reg|d_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[6]~39_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[6] .is_wysiwyg = "true";
defparam \pux_reg|d_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \pux_reg|d_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[4]~35_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[4] .is_wysiwyg = "true";
defparam \pux_reg|d_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \pux_reg|d_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[5]~37_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[5] .is_wysiwyg = "true";
defparam \pux_reg|d_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \div_ux|LessThan0~1 (
// Equation(s):
// \div_ux|LessThan0~1_combout  = (\pux_reg|d_out [7]) # ((\pux_reg|d_out [6]) # ((\pux_reg|d_out [4]) # (\pux_reg|d_out [5])))

	.dataa(\pux_reg|d_out [7]),
	.datab(\pux_reg|d_out [6]),
	.datac(\pux_reg|d_out [4]),
	.datad(\pux_reg|d_out [5]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \pux_reg|d_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[10]~47_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[10] .is_wysiwyg = "true";
defparam \pux_reg|d_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \pux_reg|d_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[11]~49_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[11] .is_wysiwyg = "true";
defparam \pux_reg|d_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N23
dffeas \pux_reg|d_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[8]~43_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[8] .is_wysiwyg = "true";
defparam \pux_reg|d_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \pux_reg|d_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[9]~45_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[9] .is_wysiwyg = "true";
defparam \pux_reg|d_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \div_ux|LessThan0~2 (
// Equation(s):
// \div_ux|LessThan0~2_combout  = (\pux_reg|d_out [10]) # ((\pux_reg|d_out [11]) # ((\pux_reg|d_out [8]) # (\pux_reg|d_out [9])))

	.dataa(\pux_reg|d_out [10]),
	.datab(\pux_reg|d_out [11]),
	.datac(\pux_reg|d_out [8]),
	.datad(\pux_reg|d_out [9]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N31
dffeas \pux_reg|d_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[12]~51_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[12] .is_wysiwyg = "true";
defparam \pux_reg|d_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N1
dffeas \pux_reg|d_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[13]~53_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[13] .is_wysiwyg = "true";
defparam \pux_reg|d_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N5
dffeas \pux_reg|d_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[15]~57_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[15] .is_wysiwyg = "true";
defparam \pux_reg|d_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N3
dffeas \pux_reg|d_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[14]~55_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[14] .is_wysiwyg = "true";
defparam \pux_reg|d_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \div_ux|LessThan0~3 (
// Equation(s):
// \div_ux|LessThan0~3_combout  = (\pux_reg|d_out [12]) # ((\pux_reg|d_out [13]) # ((\pux_reg|d_out [15]) # (\pux_reg|d_out [14])))

	.dataa(\pux_reg|d_out [12]),
	.datab(\pux_reg|d_out [13]),
	.datac(\pux_reg|d_out [15]),
	.datad(\pux_reg|d_out [14]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \pux_reg|d_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[3]~33_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[3] .is_wysiwyg = "true";
defparam \pux_reg|d_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \pux_reg|d_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[2]~31_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[2] .is_wysiwyg = "true";
defparam \pux_reg|d_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \pux_reg|d_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[1]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[1] .is_wysiwyg = "true";
defparam \pux_reg|d_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \pux_reg|d_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pux_reg|d_out[0]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pux_reg|d_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pux_reg|d_out[0] .is_wysiwyg = "true";
defparam \pux_reg|d_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \div_ux|LessThan0~0 (
// Equation(s):
// \div_ux|LessThan0~0_combout  = (\pux_reg|d_out [3]) # ((\pux_reg|d_out [2]) # ((\pux_reg|d_out [1]) # (\pux_reg|d_out [0])))

	.dataa(\pux_reg|d_out [3]),
	.datab(\pux_reg|d_out [2]),
	.datac(\pux_reg|d_out [1]),
	.datad(\pux_reg|d_out [0]),
	.cin(gnd),
	.combout(\div_ux|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \div_ux|LessThan0~4 (
// Equation(s):
// \div_ux|LessThan0~4_combout  = (\div_ux|LessThan0~1_combout ) # ((\div_ux|LessThan0~2_combout ) # ((\div_ux|LessThan0~3_combout ) # (\div_ux|LessThan0~0_combout )))

	.dataa(\div_ux|LessThan0~1_combout ),
	.datab(\div_ux|LessThan0~2_combout ),
	.datac(\div_ux|LessThan0~3_combout ),
	.datad(\div_ux|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N30
cycloneive_lcell_comb \div_ux|LessThan0~8 (
// Equation(s):
// \div_ux|LessThan0~8_combout  = (!\pux_reg|d_out [31] & ((\div_ux|LessThan0~7_combout ) # (\div_ux|LessThan0~4_combout )))

	.dataa(gnd),
	.datab(\div_ux|LessThan0~7_combout ),
	.datac(\pux_reg|d_out [31]),
	.datad(\div_ux|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan0~8 .lut_mask = 16'h0F0C;
defparam \div_ux|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \div_ux|Add0~56 (
// Equation(s):
// \div_ux|Add0~56_combout  = \pux_reg|d_out [0] $ (((!\pux_reg|d_out [31] & ((\div_ux|LessThan0~4_combout ) # (\div_ux|LessThan0~7_combout )))))

	.dataa(\div_ux|LessThan0~4_combout ),
	.datab(\pux_reg|d_out [31]),
	.datac(\div_ux|LessThan0~7_combout ),
	.datad(\pux_reg|d_out [0]),
	.cin(gnd),
	.combout(\div_ux|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add0~56 .lut_mask = 16'hCD32;
defparam \div_ux|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N4
cycloneive_lcell_comb \div_ux|Add0~57 (
// Equation(s):
// \div_ux|Add0~57_combout  = (\div_ux|LessThan0~8_combout  & (!\div_ux|Add0~56_combout  & VCC)) # (!\div_ux|LessThan0~8_combout  & (\div_ux|Add0~56_combout  $ (GND)))
// \div_ux|Add0~58  = CARRY((!\div_ux|LessThan0~8_combout  & !\div_ux|Add0~56_combout ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\div_ux|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_ux|Add0~57_combout ),
	.cout(\div_ux|Add0~58 ));
// synopsys translate_off
defparam \div_ux|Add0~57 .lut_mask = 16'h6611;
defparam \div_ux|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N6
cycloneive_lcell_comb \div_ux|Add0~59 (
// Equation(s):
// \div_ux|Add0~59_combout  = (\div_ux|Add0~58  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [1])))) # (!\div_ux|Add0~58  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [1])) # (GND)))
// \div_ux|Add0~60  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [1])) # (!\div_ux|Add0~58 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~58 ),
	.combout(\div_ux|Add0~59_combout ),
	.cout(\div_ux|Add0~60 ));
// synopsys translate_off
defparam \div_ux|Add0~59 .lut_mask = 16'h696F;
defparam \div_ux|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N8
cycloneive_lcell_comb \div_ux|Add0~61 (
// Equation(s):
// \div_ux|Add0~61_combout  = (\div_ux|Add0~60  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [2])))) # (!\div_ux|Add0~60  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [2] $ (GND))))
// \div_ux|Add0~62  = CARRY((!\div_ux|Add0~60  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [2]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~60 ),
	.combout(\div_ux|Add0~61_combout ),
	.cout(\div_ux|Add0~62 ));
// synopsys translate_off
defparam \div_ux|Add0~61 .lut_mask = 16'h9609;
defparam \div_ux|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N10
cycloneive_lcell_comb \div_ux|Add0~63 (
// Equation(s):
// \div_ux|Add0~63_combout  = (\div_ux|Add0~62  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [3])))) # (!\div_ux|Add0~62  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [3])) # (GND)))
// \div_ux|Add0~64  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [3])) # (!\div_ux|Add0~62 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~62 ),
	.combout(\div_ux|Add0~63_combout ),
	.cout(\div_ux|Add0~64 ));
// synopsys translate_off
defparam \div_ux|Add0~63 .lut_mask = 16'h696F;
defparam \div_ux|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N12
cycloneive_lcell_comb \div_ux|Add0~65 (
// Equation(s):
// \div_ux|Add0~65_combout  = (\div_ux|Add0~64  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [4])))) # (!\div_ux|Add0~64  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [4] $ (GND))))
// \div_ux|Add0~66  = CARRY((!\div_ux|Add0~64  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [4]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~64 ),
	.combout(\div_ux|Add0~65_combout ),
	.cout(\div_ux|Add0~66 ));
// synopsys translate_off
defparam \div_ux|Add0~65 .lut_mask = 16'h9609;
defparam \div_ux|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N14
cycloneive_lcell_comb \div_ux|Add0~67 (
// Equation(s):
// \div_ux|Add0~67_combout  = (\div_ux|Add0~66  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [5])))) # (!\div_ux|Add0~66  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [5])) # (GND)))
// \div_ux|Add0~68  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [5])) # (!\div_ux|Add0~66 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~66 ),
	.combout(\div_ux|Add0~67_combout ),
	.cout(\div_ux|Add0~68 ));
// synopsys translate_off
defparam \div_ux|Add0~67 .lut_mask = 16'h696F;
defparam \div_ux|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N16
cycloneive_lcell_comb \div_ux|Add0~69 (
// Equation(s):
// \div_ux|Add0~69_combout  = (\div_ux|Add0~68  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [6])))) # (!\div_ux|Add0~68  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [6] $ (GND))))
// \div_ux|Add0~70  = CARRY((!\div_ux|Add0~68  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [6]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~68 ),
	.combout(\div_ux|Add0~69_combout ),
	.cout(\div_ux|Add0~70 ));
// synopsys translate_off
defparam \div_ux|Add0~69 .lut_mask = 16'h9609;
defparam \div_ux|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N18
cycloneive_lcell_comb \div_ux|Add0~71 (
// Equation(s):
// \div_ux|Add0~71_combout  = (\div_ux|Add0~70  & (\pux_reg|d_out [7] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~70  & ((\pux_reg|d_out [7] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~72  = CARRY((\pux_reg|d_out [7] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~70 ))

	.dataa(\pux_reg|d_out [7]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~70 ),
	.combout(\div_ux|Add0~71_combout ),
	.cout(\div_ux|Add0~72 ));
// synopsys translate_off
defparam \div_ux|Add0~71 .lut_mask = 16'h696F;
defparam \div_ux|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N20
cycloneive_lcell_comb \div_ux|Add0~73 (
// Equation(s):
// \div_ux|Add0~73_combout  = (\div_ux|Add0~72  & ((\pux_reg|d_out [8] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~72  & (\pux_reg|d_out [8] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~74  = CARRY((!\div_ux|Add0~72  & (\pux_reg|d_out [8] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [8]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~72 ),
	.combout(\div_ux|Add0~73_combout ),
	.cout(\div_ux|Add0~74 ));
// synopsys translate_off
defparam \div_ux|Add0~73 .lut_mask = 16'h9609;
defparam \div_ux|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N22
cycloneive_lcell_comb \div_ux|Add0~75 (
// Equation(s):
// \div_ux|Add0~75_combout  = (\div_ux|Add0~74  & (\pux_reg|d_out [9] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~74  & ((\pux_reg|d_out [9] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~76  = CARRY((\pux_reg|d_out [9] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~74 ))

	.dataa(\pux_reg|d_out [9]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~74 ),
	.combout(\div_ux|Add0~75_combout ),
	.cout(\div_ux|Add0~76 ));
// synopsys translate_off
defparam \div_ux|Add0~75 .lut_mask = 16'h696F;
defparam \div_ux|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N24
cycloneive_lcell_comb \div_ux|Add0~77 (
// Equation(s):
// \div_ux|Add0~77_combout  = (\div_ux|Add0~76  & ((\pux_reg|d_out [10] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~76  & (\pux_reg|d_out [10] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~78  = CARRY((!\div_ux|Add0~76  & (\pux_reg|d_out [10] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [10]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~76 ),
	.combout(\div_ux|Add0~77_combout ),
	.cout(\div_ux|Add0~78 ));
// synopsys translate_off
defparam \div_ux|Add0~77 .lut_mask = 16'h9609;
defparam \div_ux|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N26
cycloneive_lcell_comb \div_ux|Add0~79 (
// Equation(s):
// \div_ux|Add0~79_combout  = (\div_ux|Add0~78  & (\pux_reg|d_out [11] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~78  & ((\pux_reg|d_out [11] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~80  = CARRY((\pux_reg|d_out [11] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~78 ))

	.dataa(\pux_reg|d_out [11]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~78 ),
	.combout(\div_ux|Add0~79_combout ),
	.cout(\div_ux|Add0~80 ));
// synopsys translate_off
defparam \div_ux|Add0~79 .lut_mask = 16'h696F;
defparam \div_ux|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N28
cycloneive_lcell_comb \div_ux|Add0~81 (
// Equation(s):
// \div_ux|Add0~81_combout  = (\div_ux|Add0~80  & ((\pux_reg|d_out [12] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~80  & (\pux_reg|d_out [12] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~82  = CARRY((!\div_ux|Add0~80  & (\pux_reg|d_out [12] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [12]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~80 ),
	.combout(\div_ux|Add0~81_combout ),
	.cout(\div_ux|Add0~82 ));
// synopsys translate_off
defparam \div_ux|Add0~81 .lut_mask = 16'h9609;
defparam \div_ux|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N30
cycloneive_lcell_comb \div_ux|Add0~83 (
// Equation(s):
// \div_ux|Add0~83_combout  = (\div_ux|Add0~82  & (\pux_reg|d_out [13] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~82  & ((\pux_reg|d_out [13] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~84  = CARRY((\pux_reg|d_out [13] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~82 ))

	.dataa(\pux_reg|d_out [13]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~82 ),
	.combout(\div_ux|Add0~83_combout ),
	.cout(\div_ux|Add0~84 ));
// synopsys translate_off
defparam \div_ux|Add0~83 .lut_mask = 16'h696F;
defparam \div_ux|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \div_ux|Add0~85 (
// Equation(s):
// \div_ux|Add0~85_combout  = (\div_ux|Add0~84  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [14])))) # (!\div_ux|Add0~84  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [14] $ (GND))))
// \div_ux|Add0~86  = CARRY((!\div_ux|Add0~84  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [14]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~84 ),
	.combout(\div_ux|Add0~85_combout ),
	.cout(\div_ux|Add0~86 ));
// synopsys translate_off
defparam \div_ux|Add0~85 .lut_mask = 16'h9609;
defparam \div_ux|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N2
cycloneive_lcell_comb \div_ux|Add0~87 (
// Equation(s):
// \div_ux|Add0~87_combout  = (\div_ux|Add0~86  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [15])))) # (!\div_ux|Add0~86  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [15])) # (GND)))
// \div_ux|Add0~88  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [15])) # (!\div_ux|Add0~86 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~86 ),
	.combout(\div_ux|Add0~87_combout ),
	.cout(\div_ux|Add0~88 ));
// synopsys translate_off
defparam \div_ux|Add0~87 .lut_mask = 16'h696F;
defparam \div_ux|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \div_ux|Add0~89 (
// Equation(s):
// \div_ux|Add0~89_combout  = (\div_ux|Add0~88  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [16])))) # (!\div_ux|Add0~88  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [16] $ (GND))))
// \div_ux|Add0~90  = CARRY((!\div_ux|Add0~88  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [16]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~88 ),
	.combout(\div_ux|Add0~89_combout ),
	.cout(\div_ux|Add0~90 ));
// synopsys translate_off
defparam \div_ux|Add0~89 .lut_mask = 16'h9609;
defparam \div_ux|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N6
cycloneive_lcell_comb \div_ux|Add0~91 (
// Equation(s):
// \div_ux|Add0~91_combout  = (\div_ux|Add0~90  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [17])))) # (!\div_ux|Add0~90  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [17])) # (GND)))
// \div_ux|Add0~92  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [17])) # (!\div_ux|Add0~90 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~90 ),
	.combout(\div_ux|Add0~91_combout ),
	.cout(\div_ux|Add0~92 ));
// synopsys translate_off
defparam \div_ux|Add0~91 .lut_mask = 16'h696F;
defparam \div_ux|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N8
cycloneive_lcell_comb \div_ux|Add0~93 (
// Equation(s):
// \div_ux|Add0~93_combout  = (\div_ux|Add0~92  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [18])))) # (!\div_ux|Add0~92  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [18] $ (GND))))
// \div_ux|Add0~94  = CARRY((!\div_ux|Add0~92  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [18]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~92 ),
	.combout(\div_ux|Add0~93_combout ),
	.cout(\div_ux|Add0~94 ));
// synopsys translate_off
defparam \div_ux|Add0~93 .lut_mask = 16'h9609;
defparam \div_ux|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N10
cycloneive_lcell_comb \div_ux|Add0~95 (
// Equation(s):
// \div_ux|Add0~95_combout  = (\div_ux|Add0~94  & (\div_ux|LessThan0~8_combout  $ ((\pux_reg|d_out [19])))) # (!\div_ux|Add0~94  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [19])) # (GND)))
// \div_ux|Add0~96  = CARRY((\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [19])) # (!\div_ux|Add0~94 ))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~94 ),
	.combout(\div_ux|Add0~95_combout ),
	.cout(\div_ux|Add0~96 ));
// synopsys translate_off
defparam \div_ux|Add0~95 .lut_mask = 16'h696F;
defparam \div_ux|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N12
cycloneive_lcell_comb \div_ux|Add0~97 (
// Equation(s):
// \div_ux|Add0~97_combout  = (\div_ux|Add0~96  & ((\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [20])))) # (!\div_ux|Add0~96  & (\div_ux|LessThan0~8_combout  $ (\pux_reg|d_out [20] $ (GND))))
// \div_ux|Add0~98  = CARRY((!\div_ux|Add0~96  & (\div_ux|LessThan0~8_combout  $ (!\pux_reg|d_out [20]))))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(\pux_reg|d_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~96 ),
	.combout(\div_ux|Add0~97_combout ),
	.cout(\div_ux|Add0~98 ));
// synopsys translate_off
defparam \div_ux|Add0~97 .lut_mask = 16'h9609;
defparam \div_ux|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N14
cycloneive_lcell_comb \div_ux|Add0~99 (
// Equation(s):
// \div_ux|Add0~99_combout  = (\div_ux|Add0~98  & (\pux_reg|d_out [21] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~98  & ((\pux_reg|d_out [21] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~100  = CARRY((\pux_reg|d_out [21] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~98 ))

	.dataa(\pux_reg|d_out [21]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~98 ),
	.combout(\div_ux|Add0~99_combout ),
	.cout(\div_ux|Add0~100 ));
// synopsys translate_off
defparam \div_ux|Add0~99 .lut_mask = 16'h696F;
defparam \div_ux|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N16
cycloneive_lcell_comb \div_ux|Add0~101 (
// Equation(s):
// \div_ux|Add0~101_combout  = (\div_ux|Add0~100  & ((\pux_reg|d_out [22] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~100  & (\pux_reg|d_out [22] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~102  = CARRY((!\div_ux|Add0~100  & (\pux_reg|d_out [22] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [22]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~100 ),
	.combout(\div_ux|Add0~101_combout ),
	.cout(\div_ux|Add0~102 ));
// synopsys translate_off
defparam \div_ux|Add0~101 .lut_mask = 16'h9609;
defparam \div_ux|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N18
cycloneive_lcell_comb \div_ux|Add0~103 (
// Equation(s):
// \div_ux|Add0~103_combout  = (\div_ux|Add0~102  & (\pux_reg|d_out [23] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~102  & ((\pux_reg|d_out [23] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~104  = CARRY((\pux_reg|d_out [23] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~102 ))

	.dataa(\pux_reg|d_out [23]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~102 ),
	.combout(\div_ux|Add0~103_combout ),
	.cout(\div_ux|Add0~104 ));
// synopsys translate_off
defparam \div_ux|Add0~103 .lut_mask = 16'h696F;
defparam \div_ux|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N20
cycloneive_lcell_comb \div_ux|Add0~105 (
// Equation(s):
// \div_ux|Add0~105_combout  = (\div_ux|Add0~104  & ((\pux_reg|d_out [24] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~104  & (\pux_reg|d_out [24] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~106  = CARRY((!\div_ux|Add0~104  & (\pux_reg|d_out [24] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [24]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~104 ),
	.combout(\div_ux|Add0~105_combout ),
	.cout(\div_ux|Add0~106 ));
// synopsys translate_off
defparam \div_ux|Add0~105 .lut_mask = 16'h9609;
defparam \div_ux|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N22
cycloneive_lcell_comb \div_ux|Add0~107 (
// Equation(s):
// \div_ux|Add0~107_combout  = (\div_ux|Add0~106  & (\pux_reg|d_out [25] $ ((\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~106  & ((\pux_reg|d_out [25] $ (!\div_ux|LessThan0~8_combout )) # (GND)))
// \div_ux|Add0~108  = CARRY((\pux_reg|d_out [25] $ (\div_ux|LessThan0~8_combout )) # (!\div_ux|Add0~106 ))

	.dataa(\pux_reg|d_out [25]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~106 ),
	.combout(\div_ux|Add0~107_combout ),
	.cout(\div_ux|Add0~108 ));
// synopsys translate_off
defparam \div_ux|Add0~107 .lut_mask = 16'h696F;
defparam \div_ux|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N6
cycloneive_lcell_comb \div_ux|Add1~1 (
// Equation(s):
// \div_ux|Add1~1_cout  = CARRY(!\p_reg|d_out [0])

	.dataa(gnd),
	.datab(\p_reg|d_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\div_ux|Add1~1_cout ));
// synopsys translate_off
defparam \div_ux|Add1~1 .lut_mask = 16'h0033;
defparam \div_ux|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N8
cycloneive_lcell_comb \div_ux|Add1~2 (
// Equation(s):
// \div_ux|Add1~2_combout  = (\p_reg|d_out [1] & ((\div_ux|Add1~1_cout ) # (GND))) # (!\p_reg|d_out [1] & (!\div_ux|Add1~1_cout ))
// \div_ux|Add1~3  = CARRY((\p_reg|d_out [1]) # (!\div_ux|Add1~1_cout ))

	.dataa(\p_reg|d_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~1_cout ),
	.combout(\div_ux|Add1~2_combout ),
	.cout(\div_ux|Add1~3 ));
// synopsys translate_off
defparam \div_ux|Add1~2 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N10
cycloneive_lcell_comb \div_ux|Add1~4 (
// Equation(s):
// \div_ux|Add1~4_combout  = (\p_reg|d_out [2] & (!\div_ux|Add1~3  & VCC)) # (!\p_reg|d_out [2] & (\div_ux|Add1~3  $ (GND)))
// \div_ux|Add1~5  = CARRY((!\p_reg|d_out [2] & !\div_ux|Add1~3 ))

	.dataa(\p_reg|d_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~3 ),
	.combout(\div_ux|Add1~4_combout ),
	.cout(\div_ux|Add1~5 ));
// synopsys translate_off
defparam \div_ux|Add1~4 .lut_mask = 16'h5A05;
defparam \div_ux|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N12
cycloneive_lcell_comb \div_ux|Add1~6 (
// Equation(s):
// \div_ux|Add1~6_combout  = (\p_reg|d_out [3] & ((\div_ux|Add1~5 ) # (GND))) # (!\p_reg|d_out [3] & (!\div_ux|Add1~5 ))
// \div_ux|Add1~7  = CARRY((\p_reg|d_out [3]) # (!\div_ux|Add1~5 ))

	.dataa(\p_reg|d_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~5 ),
	.combout(\div_ux|Add1~6_combout ),
	.cout(\div_ux|Add1~7 ));
// synopsys translate_off
defparam \div_ux|Add1~6 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N14
cycloneive_lcell_comb \div_ux|Add1~8 (
// Equation(s):
// \div_ux|Add1~8_combout  = (\p_reg|d_out [4] & (!\div_ux|Add1~7  & VCC)) # (!\p_reg|d_out [4] & (\div_ux|Add1~7  $ (GND)))
// \div_ux|Add1~9  = CARRY((!\p_reg|d_out [4] & !\div_ux|Add1~7 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~7 ),
	.combout(\div_ux|Add1~8_combout ),
	.cout(\div_ux|Add1~9 ));
// synopsys translate_off
defparam \div_ux|Add1~8 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \div_ux|Add1~10 (
// Equation(s):
// \div_ux|Add1~10_combout  = (\p_reg|d_out [5] & ((\div_ux|Add1~9 ) # (GND))) # (!\p_reg|d_out [5] & (!\div_ux|Add1~9 ))
// \div_ux|Add1~11  = CARRY((\p_reg|d_out [5]) # (!\div_ux|Add1~9 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~9 ),
	.combout(\div_ux|Add1~10_combout ),
	.cout(\div_ux|Add1~11 ));
// synopsys translate_off
defparam \div_ux|Add1~10 .lut_mask = 16'hC3CF;
defparam \div_ux|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N18
cycloneive_lcell_comb \div_ux|Add1~12 (
// Equation(s):
// \div_ux|Add1~12_combout  = (\p_reg|d_out [6] & (!\div_ux|Add1~11  & VCC)) # (!\p_reg|d_out [6] & (\div_ux|Add1~11  $ (GND)))
// \div_ux|Add1~13  = CARRY((!\p_reg|d_out [6] & !\div_ux|Add1~11 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~11 ),
	.combout(\div_ux|Add1~12_combout ),
	.cout(\div_ux|Add1~13 ));
// synopsys translate_off
defparam \div_ux|Add1~12 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \div_ux|Add1~14 (
// Equation(s):
// \div_ux|Add1~14_combout  = (\p_reg|d_out [7] & ((\div_ux|Add1~13 ) # (GND))) # (!\p_reg|d_out [7] & (!\div_ux|Add1~13 ))
// \div_ux|Add1~15  = CARRY((\p_reg|d_out [7]) # (!\div_ux|Add1~13 ))

	.dataa(\p_reg|d_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~13 ),
	.combout(\div_ux|Add1~14_combout ),
	.cout(\div_ux|Add1~15 ));
// synopsys translate_off
defparam \div_ux|Add1~14 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N22
cycloneive_lcell_comb \div_ux|Add1~16 (
// Equation(s):
// \div_ux|Add1~16_combout  = (\p_reg|d_out [8] & (!\div_ux|Add1~15  & VCC)) # (!\p_reg|d_out [8] & (\div_ux|Add1~15  $ (GND)))
// \div_ux|Add1~17  = CARRY((!\p_reg|d_out [8] & !\div_ux|Add1~15 ))

	.dataa(\p_reg|d_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~15 ),
	.combout(\div_ux|Add1~16_combout ),
	.cout(\div_ux|Add1~17 ));
// synopsys translate_off
defparam \div_ux|Add1~16 .lut_mask = 16'h5A05;
defparam \div_ux|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N24
cycloneive_lcell_comb \div_ux|Add1~18 (
// Equation(s):
// \div_ux|Add1~18_combout  = (\p_reg|d_out [9] & ((\div_ux|Add1~17 ) # (GND))) # (!\p_reg|d_out [9] & (!\div_ux|Add1~17 ))
// \div_ux|Add1~19  = CARRY((\p_reg|d_out [9]) # (!\div_ux|Add1~17 ))

	.dataa(\p_reg|d_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~17 ),
	.combout(\div_ux|Add1~18_combout ),
	.cout(\div_ux|Add1~19 ));
// synopsys translate_off
defparam \div_ux|Add1~18 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N26
cycloneive_lcell_comb \div_ux|Add1~20 (
// Equation(s):
// \div_ux|Add1~20_combout  = (\p_reg|d_out [10] & (!\div_ux|Add1~19  & VCC)) # (!\p_reg|d_out [10] & (\div_ux|Add1~19  $ (GND)))
// \div_ux|Add1~21  = CARRY((!\p_reg|d_out [10] & !\div_ux|Add1~19 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~19 ),
	.combout(\div_ux|Add1~20_combout ),
	.cout(\div_ux|Add1~21 ));
// synopsys translate_off
defparam \div_ux|Add1~20 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \div_ux|Add1~22 (
// Equation(s):
// \div_ux|Add1~22_combout  = (\p_reg|d_out [11] & ((\div_ux|Add1~21 ) # (GND))) # (!\p_reg|d_out [11] & (!\div_ux|Add1~21 ))
// \div_ux|Add1~23  = CARRY((\p_reg|d_out [11]) # (!\div_ux|Add1~21 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~21 ),
	.combout(\div_ux|Add1~22_combout ),
	.cout(\div_ux|Add1~23 ));
// synopsys translate_off
defparam \div_ux|Add1~22 .lut_mask = 16'hC3CF;
defparam \div_ux|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \div_ux|Add1~24 (
// Equation(s):
// \div_ux|Add1~24_combout  = (\p_reg|d_out [12] & (!\div_ux|Add1~23  & VCC)) # (!\p_reg|d_out [12] & (\div_ux|Add1~23  $ (GND)))
// \div_ux|Add1~25  = CARRY((!\p_reg|d_out [12] & !\div_ux|Add1~23 ))

	.dataa(\p_reg|d_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~23 ),
	.combout(\div_ux|Add1~24_combout ),
	.cout(\div_ux|Add1~25 ));
// synopsys translate_off
defparam \div_ux|Add1~24 .lut_mask = 16'h5A05;
defparam \div_ux|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N0
cycloneive_lcell_comb \div_ux|Add1~26 (
// Equation(s):
// \div_ux|Add1~26_combout  = (\p_reg|d_out [13] & ((\div_ux|Add1~25 ) # (GND))) # (!\p_reg|d_out [13] & (!\div_ux|Add1~25 ))
// \div_ux|Add1~27  = CARRY((\p_reg|d_out [13]) # (!\div_ux|Add1~25 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~25 ),
	.combout(\div_ux|Add1~26_combout ),
	.cout(\div_ux|Add1~27 ));
// synopsys translate_off
defparam \div_ux|Add1~26 .lut_mask = 16'hC3CF;
defparam \div_ux|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N2
cycloneive_lcell_comb \div_ux|Add1~28 (
// Equation(s):
// \div_ux|Add1~28_combout  = (\p_reg|d_out [14] & (!\div_ux|Add1~27  & VCC)) # (!\p_reg|d_out [14] & (\div_ux|Add1~27  $ (GND)))
// \div_ux|Add1~29  = CARRY((!\p_reg|d_out [14] & !\div_ux|Add1~27 ))

	.dataa(\p_reg|d_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~27 ),
	.combout(\div_ux|Add1~28_combout ),
	.cout(\div_ux|Add1~29 ));
// synopsys translate_off
defparam \div_ux|Add1~28 .lut_mask = 16'h5A05;
defparam \div_ux|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N4
cycloneive_lcell_comb \div_ux|Add1~30 (
// Equation(s):
// \div_ux|Add1~30_combout  = (\p_reg|d_out [15] & ((\div_ux|Add1~29 ) # (GND))) # (!\p_reg|d_out [15] & (!\div_ux|Add1~29 ))
// \div_ux|Add1~31  = CARRY((\p_reg|d_out [15]) # (!\div_ux|Add1~29 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~29 ),
	.combout(\div_ux|Add1~30_combout ),
	.cout(\div_ux|Add1~31 ));
// synopsys translate_off
defparam \div_ux|Add1~30 .lut_mask = 16'hC3CF;
defparam \div_ux|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N6
cycloneive_lcell_comb \div_ux|Add1~32 (
// Equation(s):
// \div_ux|Add1~32_combout  = (\p_reg|d_out [16] & (!\div_ux|Add1~31  & VCC)) # (!\p_reg|d_out [16] & (\div_ux|Add1~31  $ (GND)))
// \div_ux|Add1~33  = CARRY((!\p_reg|d_out [16] & !\div_ux|Add1~31 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~31 ),
	.combout(\div_ux|Add1~32_combout ),
	.cout(\div_ux|Add1~33 ));
// synopsys translate_off
defparam \div_ux|Add1~32 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N8
cycloneive_lcell_comb \div_ux|Add1~34 (
// Equation(s):
// \div_ux|Add1~34_combout  = (\p_reg|d_out [17] & ((\div_ux|Add1~33 ) # (GND))) # (!\p_reg|d_out [17] & (!\div_ux|Add1~33 ))
// \div_ux|Add1~35  = CARRY((\p_reg|d_out [17]) # (!\div_ux|Add1~33 ))

	.dataa(\p_reg|d_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~33 ),
	.combout(\div_ux|Add1~34_combout ),
	.cout(\div_ux|Add1~35 ));
// synopsys translate_off
defparam \div_ux|Add1~34 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N10
cycloneive_lcell_comb \div_ux|Add1~36 (
// Equation(s):
// \div_ux|Add1~36_combout  = (\p_reg|d_out [18] & (!\div_ux|Add1~35  & VCC)) # (!\p_reg|d_out [18] & (\div_ux|Add1~35  $ (GND)))
// \div_ux|Add1~37  = CARRY((!\p_reg|d_out [18] & !\div_ux|Add1~35 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~35 ),
	.combout(\div_ux|Add1~36_combout ),
	.cout(\div_ux|Add1~37 ));
// synopsys translate_off
defparam \div_ux|Add1~36 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N12
cycloneive_lcell_comb \div_ux|Add1~38 (
// Equation(s):
// \div_ux|Add1~38_combout  = (\p_reg|d_out [19] & ((\div_ux|Add1~37 ) # (GND))) # (!\p_reg|d_out [19] & (!\div_ux|Add1~37 ))
// \div_ux|Add1~39  = CARRY((\p_reg|d_out [19]) # (!\div_ux|Add1~37 ))

	.dataa(\p_reg|d_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~37 ),
	.combout(\div_ux|Add1~38_combout ),
	.cout(\div_ux|Add1~39 ));
// synopsys translate_off
defparam \div_ux|Add1~38 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N14
cycloneive_lcell_comb \div_ux|Add1~40 (
// Equation(s):
// \div_ux|Add1~40_combout  = (\p_reg|d_out [20] & (!\div_ux|Add1~39  & VCC)) # (!\p_reg|d_out [20] & (\div_ux|Add1~39  $ (GND)))
// \div_ux|Add1~41  = CARRY((!\p_reg|d_out [20] & !\div_ux|Add1~39 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~39 ),
	.combout(\div_ux|Add1~40_combout ),
	.cout(\div_ux|Add1~41 ));
// synopsys translate_off
defparam \div_ux|Add1~40 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N16
cycloneive_lcell_comb \div_ux|Add1~42 (
// Equation(s):
// \div_ux|Add1~42_combout  = (\p_reg|d_out [21] & ((\div_ux|Add1~41 ) # (GND))) # (!\p_reg|d_out [21] & (!\div_ux|Add1~41 ))
// \div_ux|Add1~43  = CARRY((\p_reg|d_out [21]) # (!\div_ux|Add1~41 ))

	.dataa(\p_reg|d_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~41 ),
	.combout(\div_ux|Add1~42_combout ),
	.cout(\div_ux|Add1~43 ));
// synopsys translate_off
defparam \div_ux|Add1~42 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N22
cycloneive_lcell_comb \div_ux|Equal0~7 (
// Equation(s):
// \div_ux|Equal0~7_combout  = (\div_ux|Equal0~4_combout  & (\div_ux|Equal0~6_combout  & \div_ux|Equal0~5_combout ))

	.dataa(\div_ux|Equal0~4_combout ),
	.datab(\div_ux|Equal0~6_combout ),
	.datac(gnd),
	.datad(\div_ux|Equal0~5_combout ),
	.cin(gnd),
	.combout(\div_ux|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal0~7 .lut_mask = 16'h8800;
defparam \div_ux|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N6
cycloneive_lcell_comb \div_ux|y1[21]~8 (
// Equation(s):
// \div_ux|y1[21]~8_combout  = (\p_reg|d_out [21]) # ((!\p_reg|d_out [23] & (\div_ux|Add1~42_combout  & \div_ux|Equal0~7_combout )))

	.dataa(\p_reg|d_out [23]),
	.datab(\div_ux|Add1~42_combout ),
	.datac(\p_reg|d_out [21]),
	.datad(\div_ux|Equal0~7_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[21]~8 .lut_mask = 16'hF4F0;
defparam \div_ux|y1[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N16
cycloneive_lcell_comb \div_ux|y1[19]~4 (
// Equation(s):
// \div_ux|y1[19]~4_combout  = (\p_reg|d_out [19]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~38_combout ))

	.dataa(\p_reg|d_out [19]),
	.datab(gnd),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~38_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[19]~4 .lut_mask = 16'hAFAA;
defparam \div_ux|y1[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N26
cycloneive_lcell_comb \div_ux|y1[18]~6 (
// Equation(s):
// \div_ux|y1[18]~6_combout  = (\p_reg|d_out [18]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~36_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [18]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~36_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[18]~6 .lut_mask = 16'hCFCC;
defparam \div_ux|y1[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N0
cycloneive_lcell_comb \div_ux|y1[17]~5 (
// Equation(s):
// \div_ux|y1[17]~5_combout  = (\p_reg|d_out [17]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~34_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\p_reg|d_out [17]),
	.datad(\div_ux|Add1~34_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[17]~5 .lut_mask = 16'hF5F0;
defparam \div_ux|y1[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N6
cycloneive_lcell_comb \div_ux|y1[16]~23 (
// Equation(s):
// \div_ux|y1[16]~23_combout  = (\p_reg|d_out [16]) # ((\div_ux|Add1~32_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(\p_reg|d_out [16]),
	.datab(\div_ux|Add1~32_combout ),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_ux|y1[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[16]~23 .lut_mask = 16'hAEAE;
defparam \div_ux|y1[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N30
cycloneive_lcell_comb \div_ux|y1[15]~3 (
// Equation(s):
// \div_ux|y1[15]~3_combout  = (\p_reg|d_out [15]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~30_combout ))

	.dataa(gnd),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\p_reg|d_out [15]),
	.datad(\div_ux|Add1~30_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[15]~3 .lut_mask = 16'hF3F0;
defparam \div_ux|y1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N4
cycloneive_lcell_comb \div_ux|y1[13]~10 (
// Equation(s):
// \div_ux|y1[13]~10_combout  = (\p_reg|d_out [13]) # ((\div_ux|Equal0~7_combout  & (\div_ux|Add1~26_combout  & !\p_reg|d_out [23])))

	.dataa(\div_ux|Equal0~7_combout ),
	.datab(\div_ux|Add1~26_combout ),
	.datac(\p_reg|d_out [13]),
	.datad(\p_reg|d_out [23]),
	.cin(gnd),
	.combout(\div_ux|y1[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[13]~10 .lut_mask = 16'hF0F8;
defparam \div_ux|y1[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N18
cycloneive_lcell_comb \div_ux|y1[11]~11 (
// Equation(s):
// \div_ux|y1[11]~11_combout  = (\p_reg|d_out [11]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~22_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [11]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~22_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[11]~11 .lut_mask = 16'hCFCC;
defparam \div_ux|y1[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N24
cycloneive_lcell_comb \div_ux|y1[10]~12 (
// Equation(s):
// \div_ux|y1[10]~12_combout  = (\p_reg|d_out [10]) # ((\div_ux|Add1~20_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(\p_reg|d_out [10]),
	.datab(gnd),
	.datac(\div_ux|Add1~20_combout ),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[10]~12 .lut_mask = 16'hAAFA;
defparam \div_ux|y1[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N10
cycloneive_lcell_comb \div_ux|y1[9]~24 (
// Equation(s):
// \div_ux|y1[9]~24_combout  = (\p_reg|d_out [9]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~18_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\p_reg|d_out [9]),
	.datad(\div_ux|Add1~18_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[9]~24 .lut_mask = 16'hF5F0;
defparam \div_ux|y1[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N0
cycloneive_lcell_comb \div_ux|y1[8]~13 (
// Equation(s):
// \div_ux|y1[8]~13_combout  = (\p_reg|d_out [8]) # ((\div_ux|Add1~16_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(\p_reg|d_out [8]),
	.datab(gnd),
	.datac(\div_ux|Add1~16_combout ),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[8]~13 .lut_mask = 16'hAAFA;
defparam \div_ux|y1[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N6
cycloneive_lcell_comb \div_ux|y1[6]~15 (
// Equation(s):
// \div_ux|y1[6]~15_combout  = (\p_reg|d_out [6]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~12_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\div_ux|Add1~12_combout ),
	.datad(\p_reg|d_out [6]),
	.cin(gnd),
	.combout(\div_ux|y1[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[6]~15 .lut_mask = 16'hFF50;
defparam \div_ux|y1[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N4
cycloneive_lcell_comb \div_ux|y1[5]~16 (
// Equation(s):
// \div_ux|y1[5]~16_combout  = (\p_reg|d_out [5]) # ((\div_ux|Add1~10_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [5]),
	.datac(\div_ux|Add1~10_combout ),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[5]~16 .lut_mask = 16'hCCFC;
defparam \div_ux|y1[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N0
cycloneive_lcell_comb \div_ux|y1[3]~18 (
// Equation(s):
// \div_ux|y1[3]~18_combout  = (\p_reg|d_out [3]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~6_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\div_ux|Add1~6_combout ),
	.datad(\p_reg|d_out [3]),
	.cin(gnd),
	.combout(\div_ux|y1[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[3]~18 .lut_mask = 16'hFF50;
defparam \div_ux|y1[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N16
cycloneive_lcell_comb \div_ux|y1[2]~19 (
// Equation(s):
// \div_ux|y1[2]~19_combout  = (\p_reg|d_out [2]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~4_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\div_ux|Add1~4_combout ),
	.datad(\p_reg|d_out [2]),
	.cin(gnd),
	.combout(\div_ux|y1[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[2]~19 .lut_mask = 16'hFF50;
defparam \div_ux|y1[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N6
cycloneive_lcell_comb \div_ux|y1[1]~20 (
// Equation(s):
// \div_ux|y1[1]~20_combout  = (\p_reg|d_out [1]) # ((\div_ux|Add1~2_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\div_ux|Add1~2_combout ),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\p_reg|d_out [1]),
	.cin(gnd),
	.combout(\div_ux|y1[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[1]~20 .lut_mask = 16'hFF0C;
defparam \div_ux|y1[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \div_ux|Add0~3 (
// Equation(s):
// \div_ux|Add0~3_cout  = CARRY((!\pux_reg|d_out [0] & !\pux_reg|d_out [1]))

	.dataa(\pux_reg|d_out [0]),
	.datab(\pux_reg|d_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\div_ux|Add0~3_cout ));
// synopsys translate_off
defparam \div_ux|Add0~3 .lut_mask = 16'h0011;
defparam \div_ux|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \div_ux|Add0~5 (
// Equation(s):
// \div_ux|Add0~5_cout  = CARRY((\pux_reg|d_out [2]) # (!\div_ux|Add0~3_cout ))

	.dataa(\pux_reg|d_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~3_cout ),
	.combout(),
	.cout(\div_ux|Add0~5_cout ));
// synopsys translate_off
defparam \div_ux|Add0~5 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \div_ux|Add0~7 (
// Equation(s):
// \div_ux|Add0~7_cout  = CARRY((!\pux_reg|d_out [3] & !\div_ux|Add0~5_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~5_cout ),
	.combout(),
	.cout(\div_ux|Add0~7_cout ));
// synopsys translate_off
defparam \div_ux|Add0~7 .lut_mask = 16'h0003;
defparam \div_ux|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \div_ux|Add0~9 (
// Equation(s):
// \div_ux|Add0~9_cout  = CARRY((\pux_reg|d_out [4]) # (!\div_ux|Add0~7_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~7_cout ),
	.combout(),
	.cout(\div_ux|Add0~9_cout ));
// synopsys translate_off
defparam \div_ux|Add0~9 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \div_ux|Add0~11 (
// Equation(s):
// \div_ux|Add0~11_cout  = CARRY((!\pux_reg|d_out [5] & !\div_ux|Add0~9_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~9_cout ),
	.combout(),
	.cout(\div_ux|Add0~11_cout ));
// synopsys translate_off
defparam \div_ux|Add0~11 .lut_mask = 16'h0003;
defparam \div_ux|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \div_ux|Add0~13 (
// Equation(s):
// \div_ux|Add0~13_cout  = CARRY((\pux_reg|d_out [6]) # (!\div_ux|Add0~11_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~11_cout ),
	.combout(),
	.cout(\div_ux|Add0~13_cout ));
// synopsys translate_off
defparam \div_ux|Add0~13 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \div_ux|Add0~15 (
// Equation(s):
// \div_ux|Add0~15_cout  = CARRY((!\pux_reg|d_out [7] & !\div_ux|Add0~13_cout ))

	.dataa(\pux_reg|d_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~13_cout ),
	.combout(),
	.cout(\div_ux|Add0~15_cout ));
// synopsys translate_off
defparam \div_ux|Add0~15 .lut_mask = 16'h0005;
defparam \div_ux|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \div_ux|Add0~17 (
// Equation(s):
// \div_ux|Add0~17_cout  = CARRY((\pux_reg|d_out [8]) # (!\div_ux|Add0~15_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~15_cout ),
	.combout(),
	.cout(\div_ux|Add0~17_cout ));
// synopsys translate_off
defparam \div_ux|Add0~17 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \div_ux|Add0~19 (
// Equation(s):
// \div_ux|Add0~19_cout  = CARRY((!\pux_reg|d_out [9] & !\div_ux|Add0~17_cout ))

	.dataa(\pux_reg|d_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~17_cout ),
	.combout(),
	.cout(\div_ux|Add0~19_cout ));
// synopsys translate_off
defparam \div_ux|Add0~19 .lut_mask = 16'h0005;
defparam \div_ux|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \div_ux|Add0~21 (
// Equation(s):
// \div_ux|Add0~21_cout  = CARRY((\pux_reg|d_out [10]) # (!\div_ux|Add0~19_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~19_cout ),
	.combout(),
	.cout(\div_ux|Add0~21_cout ));
// synopsys translate_off
defparam \div_ux|Add0~21 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \div_ux|Add0~23 (
// Equation(s):
// \div_ux|Add0~23_cout  = CARRY((!\pux_reg|d_out [11] & !\div_ux|Add0~21_cout ))

	.dataa(\pux_reg|d_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~21_cout ),
	.combout(),
	.cout(\div_ux|Add0~23_cout ));
// synopsys translate_off
defparam \div_ux|Add0~23 .lut_mask = 16'h0005;
defparam \div_ux|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \div_ux|Add0~25 (
// Equation(s):
// \div_ux|Add0~25_cout  = CARRY((\pux_reg|d_out [12]) # (!\div_ux|Add0~23_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~23_cout ),
	.combout(),
	.cout(\div_ux|Add0~25_cout ));
// synopsys translate_off
defparam \div_ux|Add0~25 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \div_ux|Add0~27 (
// Equation(s):
// \div_ux|Add0~27_cout  = CARRY((!\pux_reg|d_out [13] & !\div_ux|Add0~25_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~25_cout ),
	.combout(),
	.cout(\div_ux|Add0~27_cout ));
// synopsys translate_off
defparam \div_ux|Add0~27 .lut_mask = 16'h0003;
defparam \div_ux|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \div_ux|Add0~29 (
// Equation(s):
// \div_ux|Add0~29_cout  = CARRY((\pux_reg|d_out [14]) # (!\div_ux|Add0~27_cout ))

	.dataa(\pux_reg|d_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~27_cout ),
	.combout(),
	.cout(\div_ux|Add0~29_cout ));
// synopsys translate_off
defparam \div_ux|Add0~29 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \div_ux|Add0~31 (
// Equation(s):
// \div_ux|Add0~31_cout  = CARRY((!\pux_reg|d_out [15] & !\div_ux|Add0~29_cout ))

	.dataa(\pux_reg|d_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~29_cout ),
	.combout(),
	.cout(\div_ux|Add0~31_cout ));
// synopsys translate_off
defparam \div_ux|Add0~31 .lut_mask = 16'h0005;
defparam \div_ux|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \div_ux|Add0~33 (
// Equation(s):
// \div_ux|Add0~33_cout  = CARRY((\pux_reg|d_out [16]) # (!\div_ux|Add0~31_cout ))

	.dataa(\pux_reg|d_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~31_cout ),
	.combout(),
	.cout(\div_ux|Add0~33_cout ));
// synopsys translate_off
defparam \div_ux|Add0~33 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \div_ux|Add0~35 (
// Equation(s):
// \div_ux|Add0~35_cout  = CARRY((!\pux_reg|d_out [17] & !\div_ux|Add0~33_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~33_cout ),
	.combout(),
	.cout(\div_ux|Add0~35_cout ));
// synopsys translate_off
defparam \div_ux|Add0~35 .lut_mask = 16'h0003;
defparam \div_ux|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \div_ux|Add0~37 (
// Equation(s):
// \div_ux|Add0~37_cout  = CARRY((\pux_reg|d_out [18]) # (!\div_ux|Add0~35_cout ))

	.dataa(\pux_reg|d_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~35_cout ),
	.combout(),
	.cout(\div_ux|Add0~37_cout ));
// synopsys translate_off
defparam \div_ux|Add0~37 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \div_ux|Add0~39 (
// Equation(s):
// \div_ux|Add0~39_cout  = CARRY((!\pux_reg|d_out [19] & !\div_ux|Add0~37_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~37_cout ),
	.combout(),
	.cout(\div_ux|Add0~39_cout ));
// synopsys translate_off
defparam \div_ux|Add0~39 .lut_mask = 16'h0003;
defparam \div_ux|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \div_ux|Add0~41 (
// Equation(s):
// \div_ux|Add0~41_cout  = CARRY((\pux_reg|d_out [20]) # (!\div_ux|Add0~39_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~39_cout ),
	.combout(),
	.cout(\div_ux|Add0~41_cout ));
// synopsys translate_off
defparam \div_ux|Add0~41 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \div_ux|Add0~43 (
// Equation(s):
// \div_ux|Add0~43_cout  = CARRY((!\pux_reg|d_out [21] & !\div_ux|Add0~41_cout ))

	.dataa(\pux_reg|d_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~41_cout ),
	.combout(),
	.cout(\div_ux|Add0~43_cout ));
// synopsys translate_off
defparam \div_ux|Add0~43 .lut_mask = 16'h0005;
defparam \div_ux|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \div_ux|Add0~45 (
// Equation(s):
// \div_ux|Add0~45_cout  = CARRY((\pux_reg|d_out [22]) # (!\div_ux|Add0~43_cout ))

	.dataa(\pux_reg|d_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~43_cout ),
	.combout(),
	.cout(\div_ux|Add0~45_cout ));
// synopsys translate_off
defparam \div_ux|Add0~45 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \div_ux|Add0~47 (
// Equation(s):
// \div_ux|Add0~47_cout  = CARRY((!\pux_reg|d_out [23] & !\div_ux|Add0~45_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~45_cout ),
	.combout(),
	.cout(\div_ux|Add0~47_cout ));
// synopsys translate_off
defparam \div_ux|Add0~47 .lut_mask = 16'h0003;
defparam \div_ux|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \div_ux|Add0~49 (
// Equation(s):
// \div_ux|Add0~49_cout  = CARRY((\pux_reg|d_out [24]) # (!\div_ux|Add0~47_cout ))

	.dataa(gnd),
	.datab(\pux_reg|d_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~47_cout ),
	.combout(),
	.cout(\div_ux|Add0~49_cout ));
// synopsys translate_off
defparam \div_ux|Add0~49 .lut_mask = 16'h00CF;
defparam \div_ux|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \div_ux|Add0~51 (
// Equation(s):
// \div_ux|Add0~51_cout  = CARRY((!\pux_reg|d_out [25] & !\div_ux|Add0~49_cout ))

	.dataa(\pux_reg|d_out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~49_cout ),
	.combout(),
	.cout(\div_ux|Add0~51_cout ));
// synopsys translate_off
defparam \div_ux|Add0~51 .lut_mask = 16'h0005;
defparam \div_ux|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \div_ux|Add0~53 (
// Equation(s):
// \div_ux|Add0~53_cout  = CARRY((\pux_reg|d_out [31]) # (!\div_ux|Add0~51_cout ))

	.dataa(\pux_reg|d_out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~51_cout ),
	.combout(),
	.cout(\div_ux|Add0~53_cout ));
// synopsys translate_off
defparam \div_ux|Add0~53 .lut_mask = 16'h00AF;
defparam \div_ux|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \div_ux|Add0~54 (
// Equation(s):
// \div_ux|Add0~54_combout  = \pux_reg|d_out [31] $ (\div_ux|Add0~53_cout )

	.dataa(\pux_reg|d_out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_ux|Add0~53_cout ),
	.combout(\div_ux|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add0~54 .lut_mask = 16'h5A5A;
defparam \div_ux|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N12
cycloneive_lcell_comb \div_ux|Add0~113 (
// Equation(s):
// \div_ux|Add0~113_combout  = (\div_ux|Add0~54_combout  & ((\pux_reg|d_out [31]) # ((!\div_ux|LessThan0~4_combout  & !\div_ux|LessThan0~7_combout ))))

	.dataa(\div_ux|LessThan0~4_combout ),
	.datab(\pux_reg|d_out [31]),
	.datac(\div_ux|LessThan0~7_combout ),
	.datad(\div_ux|Add0~54_combout ),
	.cin(gnd),
	.combout(\div_ux|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add0~113 .lut_mask = 16'hCD00;
defparam \div_ux|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N28
cycloneive_lcell_comb \div_ux|ac[0]~feeder (
// Equation(s):
// \div_ux|ac[0]~feeder_combout  = \div_ux|Add0~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|Add0~113_combout ),
	.cin(gnd),
	.combout(\div_ux|ac[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|ac[0]~feeder .lut_mask = 16'hFF00;
defparam \div_ux|ac[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N24
cycloneive_lcell_comb \div_ux|Add0~109 (
// Equation(s):
// \div_ux|Add0~109_combout  = (\div_ux|Add0~108  & ((\pux_reg|d_out [31] $ (!\div_ux|LessThan0~8_combout )))) # (!\div_ux|Add0~108  & (\pux_reg|d_out [31] $ (\div_ux|LessThan0~8_combout  $ (GND))))
// \div_ux|Add0~110  = CARRY((!\div_ux|Add0~108  & (\pux_reg|d_out [31] $ (!\div_ux|LessThan0~8_combout ))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add0~108 ),
	.combout(\div_ux|Add0~109_combout ),
	.cout(\div_ux|Add0~110 ));
// synopsys translate_off
defparam \div_ux|Add0~109 .lut_mask = 16'h9609;
defparam \div_ux|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N26
cycloneive_lcell_comb \div_ux|Add0~111 (
// Equation(s):
// \div_ux|Add0~111_combout  = \div_ux|LessThan0~8_combout  $ (\div_ux|Add0~110  $ (!\pux_reg|d_out [31]))

	.dataa(\div_ux|LessThan0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pux_reg|d_out [31]),
	.cin(\div_ux|Add0~110 ),
	.combout(\div_ux|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add0~111 .lut_mask = 16'h5AA5;
defparam \div_ux|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N6
cycloneive_lcell_comb \div_ux|q1[30]~feeder (
// Equation(s):
// \div_ux|q1[30]~feeder_combout  = \div_ux|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_ux|q1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1[30]~feeder .lut_mask = 16'hFF00;
defparam \div_ux|q1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N20
cycloneive_lcell_comb \div_ux|q1[29]~feeder (
// Equation(s):
// \div_ux|q1[29]~feeder_combout  = \div_ux|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_ux|q1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1[29]~feeder .lut_mask = 16'hFF00;
defparam \div_ux|q1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N22
cycloneive_lcell_comb \div_ux|q1[28]~feeder (
// Equation(s):
// \div_ux|q1[28]~feeder_combout  = \div_ux|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_ux|q1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1[28]~feeder .lut_mask = 16'hFF00;
defparam \div_ux|q1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N30
cycloneive_lcell_comb \div_ux|q1[27]~4 (
// Equation(s):
// \div_ux|q1[27]~4_combout  = (\fsm|State.CALC_MOMENT_3~q  & (((\div_ux|LessThan1~0_combout )))) # (!\fsm|State.CALC_MOMENT_3~q  & (\div_ux|busy~q  & ((\div_ux|q[0]~34_combout ))))

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(\div_ux|busy~q ),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|q[0]~34_combout ),
	.cin(gnd),
	.combout(\div_ux|q1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1[27]~4 .lut_mask = 16'hE4A0;
defparam \div_ux|q1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N25
dffeas \div_ux|q1[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~109_combout ),
	.asdata(\div_ux|q1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[27] .is_wysiwyg = "true";
defparam \div_ux|q1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N23
dffeas \div_ux|q1[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q1[28]~feeder_combout ),
	.asdata(\div_ux|q1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[28] .is_wysiwyg = "true";
defparam \div_ux|q1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N21
dffeas \div_ux|q1[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q1[29]~feeder_combout ),
	.asdata(\div_ux|q1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[29] .is_wysiwyg = "true";
defparam \div_ux|q1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N7
dffeas \div_ux|q1[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q1[30]~feeder_combout ),
	.asdata(\div_ux|q1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[30] .is_wysiwyg = "true";
defparam \div_ux|q1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N27
dffeas \div_ux|q1[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~111_combout ),
	.asdata(\div_ux|q1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[31] .is_wysiwyg = "true";
defparam \div_ux|q1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N29
dffeas \div_ux|ac[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[0]~feeder_combout ),
	.asdata(\div_ux|q1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[0] .is_wysiwyg = "true";
defparam \div_ux|ac[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N0
cycloneive_lcell_comb \div_ux|ac[1]~32 (
// Equation(s):
// \div_ux|ac[1]~32_combout  = (\div_ux|ac [0] & ((GND) # (!\p_reg|d_out [0]))) # (!\div_ux|ac [0] & (\p_reg|d_out [0] $ (GND)))
// \div_ux|ac[1]~33  = CARRY((\div_ux|ac [0]) # (!\p_reg|d_out [0]))

	.dataa(\div_ux|ac [0]),
	.datab(\p_reg|d_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_ux|ac[1]~32_combout ),
	.cout(\div_ux|ac[1]~33 ));
// synopsys translate_off
defparam \div_ux|ac[1]~32 .lut_mask = 16'h66BB;
defparam \div_ux|ac[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y43_N1
dffeas \div_ux|ac[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[1]~32_combout ),
	.asdata(\div_ux|ac [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[1] .is_wysiwyg = "true";
defparam \div_ux|ac[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N2
cycloneive_lcell_comb \div_ux|ac[2]~34 (
// Equation(s):
// \div_ux|ac[2]~34_combout  = (\div_ux|y1[1]~20_combout  & ((\div_ux|ac [1] & (!\div_ux|ac[1]~33 )) # (!\div_ux|ac [1] & ((\div_ux|ac[1]~33 ) # (GND))))) # (!\div_ux|y1[1]~20_combout  & ((\div_ux|ac [1] & (\div_ux|ac[1]~33  & VCC)) # (!\div_ux|ac [1] & 
// (!\div_ux|ac[1]~33 ))))
// \div_ux|ac[2]~35  = CARRY((\div_ux|y1[1]~20_combout  & ((!\div_ux|ac[1]~33 ) # (!\div_ux|ac [1]))) # (!\div_ux|y1[1]~20_combout  & (!\div_ux|ac [1] & !\div_ux|ac[1]~33 )))

	.dataa(\div_ux|y1[1]~20_combout ),
	.datab(\div_ux|ac [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[1]~33 ),
	.combout(\div_ux|ac[2]~34_combout ),
	.cout(\div_ux|ac[2]~35 ));
// synopsys translate_off
defparam \div_ux|ac[2]~34 .lut_mask = 16'h692B;
defparam \div_ux|ac[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N3
dffeas \div_ux|ac[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[2]~34_combout ),
	.asdata(\div_ux|ac [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[2] .is_wysiwyg = "true";
defparam \div_ux|ac[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N4
cycloneive_lcell_comb \div_ux|ac[3]~36 (
// Equation(s):
// \div_ux|ac[3]~36_combout  = ((\div_ux|y1[2]~19_combout  $ (\div_ux|ac [2] $ (\div_ux|ac[2]~35 )))) # (GND)
// \div_ux|ac[3]~37  = CARRY((\div_ux|y1[2]~19_combout  & (\div_ux|ac [2] & !\div_ux|ac[2]~35 )) # (!\div_ux|y1[2]~19_combout  & ((\div_ux|ac [2]) # (!\div_ux|ac[2]~35 ))))

	.dataa(\div_ux|y1[2]~19_combout ),
	.datab(\div_ux|ac [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[2]~35 ),
	.combout(\div_ux|ac[3]~36_combout ),
	.cout(\div_ux|ac[3]~37 ));
// synopsys translate_off
defparam \div_ux|ac[3]~36 .lut_mask = 16'h964D;
defparam \div_ux|ac[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N5
dffeas \div_ux|ac[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[3]~36_combout ),
	.asdata(\div_ux|ac [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[3] .is_wysiwyg = "true";
defparam \div_ux|ac[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N6
cycloneive_lcell_comb \div_ux|ac[4]~38 (
// Equation(s):
// \div_ux|ac[4]~38_combout  = (\div_ux|y1[3]~18_combout  & ((\div_ux|ac [3] & (!\div_ux|ac[3]~37 )) # (!\div_ux|ac [3] & ((\div_ux|ac[3]~37 ) # (GND))))) # (!\div_ux|y1[3]~18_combout  & ((\div_ux|ac [3] & (\div_ux|ac[3]~37  & VCC)) # (!\div_ux|ac [3] & 
// (!\div_ux|ac[3]~37 ))))
// \div_ux|ac[4]~39  = CARRY((\div_ux|y1[3]~18_combout  & ((!\div_ux|ac[3]~37 ) # (!\div_ux|ac [3]))) # (!\div_ux|y1[3]~18_combout  & (!\div_ux|ac [3] & !\div_ux|ac[3]~37 )))

	.dataa(\div_ux|y1[3]~18_combout ),
	.datab(\div_ux|ac [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[3]~37 ),
	.combout(\div_ux|ac[4]~38_combout ),
	.cout(\div_ux|ac[4]~39 ));
// synopsys translate_off
defparam \div_ux|ac[4]~38 .lut_mask = 16'h692B;
defparam \div_ux|ac[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N7
dffeas \div_ux|ac[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[4]~38_combout ),
	.asdata(\div_ux|ac [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[4] .is_wysiwyg = "true";
defparam \div_ux|ac[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N30
cycloneive_lcell_comb \div_ux|y1[4]~17 (
// Equation(s):
// \div_ux|y1[4]~17_combout  = (\p_reg|d_out [4]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~8_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [4]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~8_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[4]~17 .lut_mask = 16'hCFCC;
defparam \div_ux|y1[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N8
cycloneive_lcell_comb \div_ux|ac[5]~40 (
// Equation(s):
// \div_ux|ac[5]~40_combout  = ((\div_ux|ac [4] $ (\div_ux|y1[4]~17_combout  $ (\div_ux|ac[4]~39 )))) # (GND)
// \div_ux|ac[5]~41  = CARRY((\div_ux|ac [4] & ((!\div_ux|ac[4]~39 ) # (!\div_ux|y1[4]~17_combout ))) # (!\div_ux|ac [4] & (!\div_ux|y1[4]~17_combout  & !\div_ux|ac[4]~39 )))

	.dataa(\div_ux|ac [4]),
	.datab(\div_ux|y1[4]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[4]~39 ),
	.combout(\div_ux|ac[5]~40_combout ),
	.cout(\div_ux|ac[5]~41 ));
// synopsys translate_off
defparam \div_ux|ac[5]~40 .lut_mask = 16'h962B;
defparam \div_ux|ac[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N9
dffeas \div_ux|ac[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[5]~40_combout ),
	.asdata(\div_ux|ac [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[5] .is_wysiwyg = "true";
defparam \div_ux|ac[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N10
cycloneive_lcell_comb \div_ux|ac[6]~42 (
// Equation(s):
// \div_ux|ac[6]~42_combout  = (\div_ux|y1[5]~16_combout  & ((\div_ux|ac [5] & (!\div_ux|ac[5]~41 )) # (!\div_ux|ac [5] & ((\div_ux|ac[5]~41 ) # (GND))))) # (!\div_ux|y1[5]~16_combout  & ((\div_ux|ac [5] & (\div_ux|ac[5]~41  & VCC)) # (!\div_ux|ac [5] & 
// (!\div_ux|ac[5]~41 ))))
// \div_ux|ac[6]~43  = CARRY((\div_ux|y1[5]~16_combout  & ((!\div_ux|ac[5]~41 ) # (!\div_ux|ac [5]))) # (!\div_ux|y1[5]~16_combout  & (!\div_ux|ac [5] & !\div_ux|ac[5]~41 )))

	.dataa(\div_ux|y1[5]~16_combout ),
	.datab(\div_ux|ac [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[5]~41 ),
	.combout(\div_ux|ac[6]~42_combout ),
	.cout(\div_ux|ac[6]~43 ));
// synopsys translate_off
defparam \div_ux|ac[6]~42 .lut_mask = 16'h692B;
defparam \div_ux|ac[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N11
dffeas \div_ux|ac[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[6]~42_combout ),
	.asdata(\div_ux|ac [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[6] .is_wysiwyg = "true";
defparam \div_ux|ac[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N12
cycloneive_lcell_comb \div_ux|ac[7]~44 (
// Equation(s):
// \div_ux|ac[7]~44_combout  = ((\div_ux|y1[6]~15_combout  $ (\div_ux|ac [6] $ (\div_ux|ac[6]~43 )))) # (GND)
// \div_ux|ac[7]~45  = CARRY((\div_ux|y1[6]~15_combout  & (\div_ux|ac [6] & !\div_ux|ac[6]~43 )) # (!\div_ux|y1[6]~15_combout  & ((\div_ux|ac [6]) # (!\div_ux|ac[6]~43 ))))

	.dataa(\div_ux|y1[6]~15_combout ),
	.datab(\div_ux|ac [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[6]~43 ),
	.combout(\div_ux|ac[7]~44_combout ),
	.cout(\div_ux|ac[7]~45 ));
// synopsys translate_off
defparam \div_ux|ac[7]~44 .lut_mask = 16'h964D;
defparam \div_ux|ac[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N13
dffeas \div_ux|ac[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[7]~44_combout ),
	.asdata(\div_ux|ac [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[7] .is_wysiwyg = "true";
defparam \div_ux|ac[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N2
cycloneive_lcell_comb \div_ux|y1[7]~14 (
// Equation(s):
// \div_ux|y1[7]~14_combout  = (\p_reg|d_out [7]) # ((\div_ux|Add1~14_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(\p_reg|d_out [7]),
	.datab(\div_ux|Add1~14_combout ),
	.datac(gnd),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[7]~14 .lut_mask = 16'hAAEE;
defparam \div_ux|y1[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N14
cycloneive_lcell_comb \div_ux|ac[8]~46 (
// Equation(s):
// \div_ux|ac[8]~46_combout  = (\div_ux|ac [7] & ((\div_ux|y1[7]~14_combout  & (!\div_ux|ac[7]~45 )) # (!\div_ux|y1[7]~14_combout  & (\div_ux|ac[7]~45  & VCC)))) # (!\div_ux|ac [7] & ((\div_ux|y1[7]~14_combout  & ((\div_ux|ac[7]~45 ) # (GND))) # 
// (!\div_ux|y1[7]~14_combout  & (!\div_ux|ac[7]~45 ))))
// \div_ux|ac[8]~47  = CARRY((\div_ux|ac [7] & (\div_ux|y1[7]~14_combout  & !\div_ux|ac[7]~45 )) # (!\div_ux|ac [7] & ((\div_ux|y1[7]~14_combout ) # (!\div_ux|ac[7]~45 ))))

	.dataa(\div_ux|ac [7]),
	.datab(\div_ux|y1[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[7]~45 ),
	.combout(\div_ux|ac[8]~46_combout ),
	.cout(\div_ux|ac[8]~47 ));
// synopsys translate_off
defparam \div_ux|ac[8]~46 .lut_mask = 16'h694D;
defparam \div_ux|ac[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N15
dffeas \div_ux|ac[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[8]~46_combout ),
	.asdata(\div_ux|ac [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[8] .is_wysiwyg = "true";
defparam \div_ux|ac[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N16
cycloneive_lcell_comb \div_ux|ac[9]~48 (
// Equation(s):
// \div_ux|ac[9]~48_combout  = ((\div_ux|y1[8]~13_combout  $ (\div_ux|ac [8] $ (\div_ux|ac[8]~47 )))) # (GND)
// \div_ux|ac[9]~49  = CARRY((\div_ux|y1[8]~13_combout  & (\div_ux|ac [8] & !\div_ux|ac[8]~47 )) # (!\div_ux|y1[8]~13_combout  & ((\div_ux|ac [8]) # (!\div_ux|ac[8]~47 ))))

	.dataa(\div_ux|y1[8]~13_combout ),
	.datab(\div_ux|ac [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[8]~47 ),
	.combout(\div_ux|ac[9]~48_combout ),
	.cout(\div_ux|ac[9]~49 ));
// synopsys translate_off
defparam \div_ux|ac[9]~48 .lut_mask = 16'h964D;
defparam \div_ux|ac[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N17
dffeas \div_ux|ac[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[9]~48_combout ),
	.asdata(\div_ux|ac [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[9] .is_wysiwyg = "true";
defparam \div_ux|ac[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N18
cycloneive_lcell_comb \div_ux|ac[10]~50 (
// Equation(s):
// \div_ux|ac[10]~50_combout  = (\div_ux|y1[9]~24_combout  & ((\div_ux|ac [9] & (!\div_ux|ac[9]~49 )) # (!\div_ux|ac [9] & ((\div_ux|ac[9]~49 ) # (GND))))) # (!\div_ux|y1[9]~24_combout  & ((\div_ux|ac [9] & (\div_ux|ac[9]~49  & VCC)) # (!\div_ux|ac [9] & 
// (!\div_ux|ac[9]~49 ))))
// \div_ux|ac[10]~51  = CARRY((\div_ux|y1[9]~24_combout  & ((!\div_ux|ac[9]~49 ) # (!\div_ux|ac [9]))) # (!\div_ux|y1[9]~24_combout  & (!\div_ux|ac [9] & !\div_ux|ac[9]~49 )))

	.dataa(\div_ux|y1[9]~24_combout ),
	.datab(\div_ux|ac [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[9]~49 ),
	.combout(\div_ux|ac[10]~50_combout ),
	.cout(\div_ux|ac[10]~51 ));
// synopsys translate_off
defparam \div_ux|ac[10]~50 .lut_mask = 16'h692B;
defparam \div_ux|ac[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N19
dffeas \div_ux|ac[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[10]~50_combout ),
	.asdata(\div_ux|ac [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[10] .is_wysiwyg = "true";
defparam \div_ux|ac[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N20
cycloneive_lcell_comb \div_ux|ac[11]~52 (
// Equation(s):
// \div_ux|ac[11]~52_combout  = ((\div_ux|y1[10]~12_combout  $ (\div_ux|ac [10] $ (\div_ux|ac[10]~51 )))) # (GND)
// \div_ux|ac[11]~53  = CARRY((\div_ux|y1[10]~12_combout  & (\div_ux|ac [10] & !\div_ux|ac[10]~51 )) # (!\div_ux|y1[10]~12_combout  & ((\div_ux|ac [10]) # (!\div_ux|ac[10]~51 ))))

	.dataa(\div_ux|y1[10]~12_combout ),
	.datab(\div_ux|ac [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[10]~51 ),
	.combout(\div_ux|ac[11]~52_combout ),
	.cout(\div_ux|ac[11]~53 ));
// synopsys translate_off
defparam \div_ux|ac[11]~52 .lut_mask = 16'h964D;
defparam \div_ux|ac[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N21
dffeas \div_ux|ac[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[11]~52_combout ),
	.asdata(\div_ux|ac [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[11] .is_wysiwyg = "true";
defparam \div_ux|ac[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N22
cycloneive_lcell_comb \div_ux|ac[12]~54 (
// Equation(s):
// \div_ux|ac[12]~54_combout  = (\div_ux|y1[11]~11_combout  & ((\div_ux|ac [11] & (!\div_ux|ac[11]~53 )) # (!\div_ux|ac [11] & ((\div_ux|ac[11]~53 ) # (GND))))) # (!\div_ux|y1[11]~11_combout  & ((\div_ux|ac [11] & (\div_ux|ac[11]~53  & VCC)) # (!\div_ux|ac 
// [11] & (!\div_ux|ac[11]~53 ))))
// \div_ux|ac[12]~55  = CARRY((\div_ux|y1[11]~11_combout  & ((!\div_ux|ac[11]~53 ) # (!\div_ux|ac [11]))) # (!\div_ux|y1[11]~11_combout  & (!\div_ux|ac [11] & !\div_ux|ac[11]~53 )))

	.dataa(\div_ux|y1[11]~11_combout ),
	.datab(\div_ux|ac [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[11]~53 ),
	.combout(\div_ux|ac[12]~54_combout ),
	.cout(\div_ux|ac[12]~55 ));
// synopsys translate_off
defparam \div_ux|ac[12]~54 .lut_mask = 16'h692B;
defparam \div_ux|ac[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N23
dffeas \div_ux|ac[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[12]~54_combout ),
	.asdata(\div_ux|ac [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[12] .is_wysiwyg = "true";
defparam \div_ux|ac[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N2
cycloneive_lcell_comb \div_ux|y1[12]~21 (
// Equation(s):
// \div_ux|y1[12]~21_combout  = (\p_reg|d_out [12]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~24_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\p_reg|d_out [12]),
	.datad(\div_ux|Add1~24_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[12]~21 .lut_mask = 16'hF5F0;
defparam \div_ux|y1[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N24
cycloneive_lcell_comb \div_ux|ac[13]~56 (
// Equation(s):
// \div_ux|ac[13]~56_combout  = ((\div_ux|ac [12] $ (\div_ux|y1[12]~21_combout  $ (\div_ux|ac[12]~55 )))) # (GND)
// \div_ux|ac[13]~57  = CARRY((\div_ux|ac [12] & ((!\div_ux|ac[12]~55 ) # (!\div_ux|y1[12]~21_combout ))) # (!\div_ux|ac [12] & (!\div_ux|y1[12]~21_combout  & !\div_ux|ac[12]~55 )))

	.dataa(\div_ux|ac [12]),
	.datab(\div_ux|y1[12]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[12]~55 ),
	.combout(\div_ux|ac[13]~56_combout ),
	.cout(\div_ux|ac[13]~57 ));
// synopsys translate_off
defparam \div_ux|ac[13]~56 .lut_mask = 16'h962B;
defparam \div_ux|ac[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N25
dffeas \div_ux|ac[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[13]~56_combout ),
	.asdata(\div_ux|ac [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[13] .is_wysiwyg = "true";
defparam \div_ux|ac[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N26
cycloneive_lcell_comb \div_ux|ac[14]~58 (
// Equation(s):
// \div_ux|ac[14]~58_combout  = (\div_ux|y1[13]~10_combout  & ((\div_ux|ac [13] & (!\div_ux|ac[13]~57 )) # (!\div_ux|ac [13] & ((\div_ux|ac[13]~57 ) # (GND))))) # (!\div_ux|y1[13]~10_combout  & ((\div_ux|ac [13] & (\div_ux|ac[13]~57  & VCC)) # (!\div_ux|ac 
// [13] & (!\div_ux|ac[13]~57 ))))
// \div_ux|ac[14]~59  = CARRY((\div_ux|y1[13]~10_combout  & ((!\div_ux|ac[13]~57 ) # (!\div_ux|ac [13]))) # (!\div_ux|y1[13]~10_combout  & (!\div_ux|ac [13] & !\div_ux|ac[13]~57 )))

	.dataa(\div_ux|y1[13]~10_combout ),
	.datab(\div_ux|ac [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[13]~57 ),
	.combout(\div_ux|ac[14]~58_combout ),
	.cout(\div_ux|ac[14]~59 ));
// synopsys translate_off
defparam \div_ux|ac[14]~58 .lut_mask = 16'h692B;
defparam \div_ux|ac[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N27
dffeas \div_ux|ac[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[14]~58_combout ),
	.asdata(\div_ux|ac [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[14] .is_wysiwyg = "true";
defparam \div_ux|ac[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N28
cycloneive_lcell_comb \div_ux|y1[14]~9 (
// Equation(s):
// \div_ux|y1[14]~9_combout  = (\p_reg|d_out [14]) # ((!\p_reg|d_out [23] & (\div_ux|Add1~28_combout  & \div_ux|Equal0~7_combout )))

	.dataa(\p_reg|d_out [23]),
	.datab(\div_ux|Add1~28_combout ),
	.datac(\div_ux|Equal0~7_combout ),
	.datad(\p_reg|d_out [14]),
	.cin(gnd),
	.combout(\div_ux|y1[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[14]~9 .lut_mask = 16'hFF40;
defparam \div_ux|y1[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N28
cycloneive_lcell_comb \div_ux|ac[15]~60 (
// Equation(s):
// \div_ux|ac[15]~60_combout  = ((\div_ux|ac [14] $ (\div_ux|y1[14]~9_combout  $ (\div_ux|ac[14]~59 )))) # (GND)
// \div_ux|ac[15]~61  = CARRY((\div_ux|ac [14] & ((!\div_ux|ac[14]~59 ) # (!\div_ux|y1[14]~9_combout ))) # (!\div_ux|ac [14] & (!\div_ux|y1[14]~9_combout  & !\div_ux|ac[14]~59 )))

	.dataa(\div_ux|ac [14]),
	.datab(\div_ux|y1[14]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[14]~59 ),
	.combout(\div_ux|ac[15]~60_combout ),
	.cout(\div_ux|ac[15]~61 ));
// synopsys translate_off
defparam \div_ux|ac[15]~60 .lut_mask = 16'h962B;
defparam \div_ux|ac[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N29
dffeas \div_ux|ac[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[15]~60_combout ),
	.asdata(\div_ux|ac [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[15] .is_wysiwyg = "true";
defparam \div_ux|ac[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y43_N30
cycloneive_lcell_comb \div_ux|ac[16]~62 (
// Equation(s):
// \div_ux|ac[16]~62_combout  = (\div_ux|y1[15]~3_combout  & ((\div_ux|ac [15] & (!\div_ux|ac[15]~61 )) # (!\div_ux|ac [15] & ((\div_ux|ac[15]~61 ) # (GND))))) # (!\div_ux|y1[15]~3_combout  & ((\div_ux|ac [15] & (\div_ux|ac[15]~61  & VCC)) # (!\div_ux|ac 
// [15] & (!\div_ux|ac[15]~61 ))))
// \div_ux|ac[16]~63  = CARRY((\div_ux|y1[15]~3_combout  & ((!\div_ux|ac[15]~61 ) # (!\div_ux|ac [15]))) # (!\div_ux|y1[15]~3_combout  & (!\div_ux|ac [15] & !\div_ux|ac[15]~61 )))

	.dataa(\div_ux|y1[15]~3_combout ),
	.datab(\div_ux|ac [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[15]~61 ),
	.combout(\div_ux|ac[16]~62_combout ),
	.cout(\div_ux|ac[16]~63 ));
// synopsys translate_off
defparam \div_ux|ac[16]~62 .lut_mask = 16'h692B;
defparam \div_ux|ac[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y43_N31
dffeas \div_ux|ac[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[16]~62_combout ),
	.asdata(\div_ux|ac [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[16] .is_wysiwyg = "true";
defparam \div_ux|ac[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N0
cycloneive_lcell_comb \div_ux|ac[17]~64 (
// Equation(s):
// \div_ux|ac[17]~64_combout  = ((\div_ux|y1[16]~23_combout  $ (\div_ux|ac [16] $ (\div_ux|ac[16]~63 )))) # (GND)
// \div_ux|ac[17]~65  = CARRY((\div_ux|y1[16]~23_combout  & (\div_ux|ac [16] & !\div_ux|ac[16]~63 )) # (!\div_ux|y1[16]~23_combout  & ((\div_ux|ac [16]) # (!\div_ux|ac[16]~63 ))))

	.dataa(\div_ux|y1[16]~23_combout ),
	.datab(\div_ux|ac [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[16]~63 ),
	.combout(\div_ux|ac[17]~64_combout ),
	.cout(\div_ux|ac[17]~65 ));
// synopsys translate_off
defparam \div_ux|ac[17]~64 .lut_mask = 16'h964D;
defparam \div_ux|ac[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N1
dffeas \div_ux|ac[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[17]~64_combout ),
	.asdata(\div_ux|ac [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[17] .is_wysiwyg = "true";
defparam \div_ux|ac[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N2
cycloneive_lcell_comb \div_ux|ac[18]~66 (
// Equation(s):
// \div_ux|ac[18]~66_combout  = (\div_ux|y1[17]~5_combout  & ((\div_ux|ac [17] & (!\div_ux|ac[17]~65 )) # (!\div_ux|ac [17] & ((\div_ux|ac[17]~65 ) # (GND))))) # (!\div_ux|y1[17]~5_combout  & ((\div_ux|ac [17] & (\div_ux|ac[17]~65  & VCC)) # (!\div_ux|ac 
// [17] & (!\div_ux|ac[17]~65 ))))
// \div_ux|ac[18]~67  = CARRY((\div_ux|y1[17]~5_combout  & ((!\div_ux|ac[17]~65 ) # (!\div_ux|ac [17]))) # (!\div_ux|y1[17]~5_combout  & (!\div_ux|ac [17] & !\div_ux|ac[17]~65 )))

	.dataa(\div_ux|y1[17]~5_combout ),
	.datab(\div_ux|ac [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[17]~65 ),
	.combout(\div_ux|ac[18]~66_combout ),
	.cout(\div_ux|ac[18]~67 ));
// synopsys translate_off
defparam \div_ux|ac[18]~66 .lut_mask = 16'h692B;
defparam \div_ux|ac[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N3
dffeas \div_ux|ac[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[18]~66_combout ),
	.asdata(\div_ux|ac [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[18] .is_wysiwyg = "true";
defparam \div_ux|ac[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N4
cycloneive_lcell_comb \div_ux|ac[19]~68 (
// Equation(s):
// \div_ux|ac[19]~68_combout  = ((\div_ux|y1[18]~6_combout  $ (\div_ux|ac [18] $ (\div_ux|ac[18]~67 )))) # (GND)
// \div_ux|ac[19]~69  = CARRY((\div_ux|y1[18]~6_combout  & (\div_ux|ac [18] & !\div_ux|ac[18]~67 )) # (!\div_ux|y1[18]~6_combout  & ((\div_ux|ac [18]) # (!\div_ux|ac[18]~67 ))))

	.dataa(\div_ux|y1[18]~6_combout ),
	.datab(\div_ux|ac [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[18]~67 ),
	.combout(\div_ux|ac[19]~68_combout ),
	.cout(\div_ux|ac[19]~69 ));
// synopsys translate_off
defparam \div_ux|ac[19]~68 .lut_mask = 16'h964D;
defparam \div_ux|ac[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N5
dffeas \div_ux|ac[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[19]~68_combout ),
	.asdata(\div_ux|ac [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[19] .is_wysiwyg = "true";
defparam \div_ux|ac[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N6
cycloneive_lcell_comb \div_ux|ac[20]~70 (
// Equation(s):
// \div_ux|ac[20]~70_combout  = (\div_ux|y1[19]~4_combout  & ((\div_ux|ac [19] & (!\div_ux|ac[19]~69 )) # (!\div_ux|ac [19] & ((\div_ux|ac[19]~69 ) # (GND))))) # (!\div_ux|y1[19]~4_combout  & ((\div_ux|ac [19] & (\div_ux|ac[19]~69  & VCC)) # (!\div_ux|ac 
// [19] & (!\div_ux|ac[19]~69 ))))
// \div_ux|ac[20]~71  = CARRY((\div_ux|y1[19]~4_combout  & ((!\div_ux|ac[19]~69 ) # (!\div_ux|ac [19]))) # (!\div_ux|y1[19]~4_combout  & (!\div_ux|ac [19] & !\div_ux|ac[19]~69 )))

	.dataa(\div_ux|y1[19]~4_combout ),
	.datab(\div_ux|ac [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[19]~69 ),
	.combout(\div_ux|ac[20]~70_combout ),
	.cout(\div_ux|ac[20]~71 ));
// synopsys translate_off
defparam \div_ux|ac[20]~70 .lut_mask = 16'h692B;
defparam \div_ux|ac[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N7
dffeas \div_ux|ac[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[20]~70_combout ),
	.asdata(\div_ux|ac [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[20] .is_wysiwyg = "true";
defparam \div_ux|ac[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N24
cycloneive_lcell_comb \div_ux|y1[20]~7 (
// Equation(s):
// \div_ux|y1[20]~7_combout  = (\p_reg|d_out [20]) # ((\div_ux|Add1~40_combout  & (!\p_reg|d_out [23] & \div_ux|Equal0~7_combout )))

	.dataa(\div_ux|Add1~40_combout ),
	.datab(\p_reg|d_out [20]),
	.datac(\p_reg|d_out [23]),
	.datad(\div_ux|Equal0~7_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[20]~7 .lut_mask = 16'hCECC;
defparam \div_ux|y1[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N8
cycloneive_lcell_comb \div_ux|ac[21]~72 (
// Equation(s):
// \div_ux|ac[21]~72_combout  = ((\div_ux|ac [20] $ (\div_ux|y1[20]~7_combout  $ (\div_ux|ac[20]~71 )))) # (GND)
// \div_ux|ac[21]~73  = CARRY((\div_ux|ac [20] & ((!\div_ux|ac[20]~71 ) # (!\div_ux|y1[20]~7_combout ))) # (!\div_ux|ac [20] & (!\div_ux|y1[20]~7_combout  & !\div_ux|ac[20]~71 )))

	.dataa(\div_ux|ac [20]),
	.datab(\div_ux|y1[20]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[20]~71 ),
	.combout(\div_ux|ac[21]~72_combout ),
	.cout(\div_ux|ac[21]~73 ));
// synopsys translate_off
defparam \div_ux|ac[21]~72 .lut_mask = 16'h962B;
defparam \div_ux|ac[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N9
dffeas \div_ux|ac[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[21]~72_combout ),
	.asdata(\div_ux|ac [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[21] .is_wysiwyg = "true";
defparam \div_ux|ac[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N10
cycloneive_lcell_comb \div_ux|ac[22]~74 (
// Equation(s):
// \div_ux|ac[22]~74_combout  = (\div_ux|y1[21]~8_combout  & ((\div_ux|ac [21] & (!\div_ux|ac[21]~73 )) # (!\div_ux|ac [21] & ((\div_ux|ac[21]~73 ) # (GND))))) # (!\div_ux|y1[21]~8_combout  & ((\div_ux|ac [21] & (\div_ux|ac[21]~73  & VCC)) # (!\div_ux|ac 
// [21] & (!\div_ux|ac[21]~73 ))))
// \div_ux|ac[22]~75  = CARRY((\div_ux|y1[21]~8_combout  & ((!\div_ux|ac[21]~73 ) # (!\div_ux|ac [21]))) # (!\div_ux|y1[21]~8_combout  & (!\div_ux|ac [21] & !\div_ux|ac[21]~73 )))

	.dataa(\div_ux|y1[21]~8_combout ),
	.datab(\div_ux|ac [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[21]~73 ),
	.combout(\div_ux|ac[22]~74_combout ),
	.cout(\div_ux|ac[22]~75 ));
// synopsys translate_off
defparam \div_ux|ac[22]~74 .lut_mask = 16'h692B;
defparam \div_ux|ac[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N11
dffeas \div_ux|ac[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[22]~74_combout ),
	.asdata(\div_ux|ac [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[22] .is_wysiwyg = "true";
defparam \div_ux|ac[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N18
cycloneive_lcell_comb \div_ux|Add1~44 (
// Equation(s):
// \div_ux|Add1~44_combout  = (\p_reg|d_out [22] & (!\div_ux|Add1~43  & VCC)) # (!\p_reg|d_out [22] & (\div_ux|Add1~43  $ (GND)))
// \div_ux|Add1~45  = CARRY((!\p_reg|d_out [22] & !\div_ux|Add1~43 ))

	.dataa(gnd),
	.datab(\p_reg|d_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~43 ),
	.combout(\div_ux|Add1~44_combout ),
	.cout(\div_ux|Add1~45 ));
// synopsys translate_off
defparam \div_ux|Add1~44 .lut_mask = 16'h3C03;
defparam \div_ux|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N12
cycloneive_lcell_comb \div_ux|y1[22]~22 (
// Equation(s):
// \div_ux|y1[22]~22_combout  = (\p_reg|d_out [22]) # ((\div_ux|Add1~44_combout  & !\div_ux|LessThan1~0_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [22]),
	.datac(\div_ux|Add1~44_combout ),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[22]~22 .lut_mask = 16'hCCFC;
defparam \div_ux|y1[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N12
cycloneive_lcell_comb \div_ux|ac[23]~76 (
// Equation(s):
// \div_ux|ac[23]~76_combout  = ((\div_ux|ac [22] $ (\div_ux|y1[22]~22_combout  $ (\div_ux|ac[22]~75 )))) # (GND)
// \div_ux|ac[23]~77  = CARRY((\div_ux|ac [22] & ((!\div_ux|ac[22]~75 ) # (!\div_ux|y1[22]~22_combout ))) # (!\div_ux|ac [22] & (!\div_ux|y1[22]~22_combout  & !\div_ux|ac[22]~75 )))

	.dataa(\div_ux|ac [22]),
	.datab(\div_ux|y1[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[22]~75 ),
	.combout(\div_ux|ac[23]~76_combout ),
	.cout(\div_ux|ac[23]~77 ));
// synopsys translate_off
defparam \div_ux|ac[23]~76 .lut_mask = 16'h962B;
defparam \div_ux|ac[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N13
dffeas \div_ux|ac[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[23]~76_combout ),
	.asdata(\div_ux|ac [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[23] .is_wysiwyg = "true";
defparam \div_ux|ac[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N20
cycloneive_lcell_comb \div_ux|Add1~46 (
// Equation(s):
// \div_ux|Add1~46_combout  = (\p_reg|d_out [23] & ((\div_ux|Add1~45 ) # (GND))) # (!\p_reg|d_out [23] & (!\div_ux|Add1~45 ))
// \div_ux|Add1~47  = CARRY((\p_reg|d_out [23]) # (!\div_ux|Add1~45 ))

	.dataa(\p_reg|d_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~45 ),
	.combout(\div_ux|Add1~46_combout ),
	.cout(\div_ux|Add1~47 ));
// synopsys translate_off
defparam \div_ux|Add1~46 .lut_mask = 16'hA5AF;
defparam \div_ux|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N24
cycloneive_lcell_comb \div_ux|y1[23]~2 (
// Equation(s):
// \div_ux|y1[23]~2_combout  = (\p_reg|d_out [23]) # ((\div_ux|Add1~46_combout  & \div_ux|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\p_reg|d_out [23]),
	.datac(\div_ux|Add1~46_combout ),
	.datad(\div_ux|Equal0~7_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[23]~2 .lut_mask = 16'hFCCC;
defparam \div_ux|y1[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N14
cycloneive_lcell_comb \div_ux|ac[24]~78 (
// Equation(s):
// \div_ux|ac[24]~78_combout  = (\div_ux|ac [23] & ((\div_ux|y1[23]~2_combout  & (!\div_ux|ac[23]~77 )) # (!\div_ux|y1[23]~2_combout  & (\div_ux|ac[23]~77  & VCC)))) # (!\div_ux|ac [23] & ((\div_ux|y1[23]~2_combout  & ((\div_ux|ac[23]~77 ) # (GND))) # 
// (!\div_ux|y1[23]~2_combout  & (!\div_ux|ac[23]~77 ))))
// \div_ux|ac[24]~79  = CARRY((\div_ux|ac [23] & (\div_ux|y1[23]~2_combout  & !\div_ux|ac[23]~77 )) # (!\div_ux|ac [23] & ((\div_ux|y1[23]~2_combout ) # (!\div_ux|ac[23]~77 ))))

	.dataa(\div_ux|ac [23]),
	.datab(\div_ux|y1[23]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[23]~77 ),
	.combout(\div_ux|ac[24]~78_combout ),
	.cout(\div_ux|ac[24]~79 ));
// synopsys translate_off
defparam \div_ux|ac[24]~78 .lut_mask = 16'h694D;
defparam \div_ux|ac[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N15
dffeas \div_ux|ac[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[24]~78_combout ),
	.asdata(\div_ux|ac [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[24] .is_wysiwyg = "true";
defparam \div_ux|ac[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N22
cycloneive_lcell_comb \div_ux|Add1~48 (
// Equation(s):
// \div_ux|Add1~48_combout  = \div_ux|Add1~47  $ (GND)
// \div_ux|Add1~49  = CARRY(!\div_ux|Add1~47 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|Add1~47 ),
	.combout(\div_ux|Add1~48_combout ),
	.cout(\div_ux|Add1~49 ));
// synopsys translate_off
defparam \div_ux|Add1~48 .lut_mask = 16'hF00F;
defparam \div_ux|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N26
cycloneive_lcell_comb \div_ux|LessThan2~11 (
// Equation(s):
// \div_ux|LessThan2~11_combout  = \div_ux|ac [24] $ (((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~48_combout )))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|ac [24]),
	.datac(gnd),
	.datad(\div_ux|Add1~48_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~11_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~11 .lut_mask = 16'h99CC;
defparam \div_ux|LessThan2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N24
cycloneive_lcell_comb \div_ux|Add1~50 (
// Equation(s):
// \div_ux|Add1~50_combout  = !\div_ux|Add1~49 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_ux|Add1~49 ),
	.combout(\div_ux|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add1~50 .lut_mask = 16'h0F0F;
defparam \div_ux|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N16
cycloneive_lcell_comb \div_ux|y1[25]~0 (
// Equation(s):
// \div_ux|y1[25]~0_combout  = (\div_ux|Equal0~7_combout  & (!\p_reg|d_out [23] & \div_ux|Add1~50_combout ))

	.dataa(\div_ux|Equal0~7_combout ),
	.datab(\p_reg|d_out [23]),
	.datac(gnd),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[25]~0 .lut_mask = 16'h2200;
defparam \div_ux|y1[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N2
cycloneive_lcell_comb \div_ux|y1[24]~1 (
// Equation(s):
// \div_ux|y1[24]~1_combout  = (!\div_ux|LessThan1~0_combout  & \div_ux|Add1~48_combout )

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|Add1~48_combout ),
	.cin(gnd),
	.combout(\div_ux|y1[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|y1[24]~1 .lut_mask = 16'h5500;
defparam \div_ux|y1[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N16
cycloneive_lcell_comb \div_ux|ac[25]~80 (
// Equation(s):
// \div_ux|ac[25]~80_combout  = ((\div_ux|y1[24]~1_combout  $ (\div_ux|ac [24] $ (\div_ux|ac[24]~79 )))) # (GND)
// \div_ux|ac[25]~81  = CARRY((\div_ux|y1[24]~1_combout  & (\div_ux|ac [24] & !\div_ux|ac[24]~79 )) # (!\div_ux|y1[24]~1_combout  & ((\div_ux|ac [24]) # (!\div_ux|ac[24]~79 ))))

	.dataa(\div_ux|y1[24]~1_combout ),
	.datab(\div_ux|ac [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[24]~79 ),
	.combout(\div_ux|ac[25]~80_combout ),
	.cout(\div_ux|ac[25]~81 ));
// synopsys translate_off
defparam \div_ux|ac[25]~80 .lut_mask = 16'h964D;
defparam \div_ux|ac[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N17
dffeas \div_ux|ac[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[25]~80_combout ),
	.asdata(\div_ux|ac [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[25] .is_wysiwyg = "true";
defparam \div_ux|ac[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N18
cycloneive_lcell_comb \div_ux|ac[26]~82 (
// Equation(s):
// \div_ux|ac[26]~82_combout  = (\div_ux|ac [25] & ((\div_ux|y1[25]~0_combout  & (!\div_ux|ac[25]~81 )) # (!\div_ux|y1[25]~0_combout  & (\div_ux|ac[25]~81  & VCC)))) # (!\div_ux|ac [25] & ((\div_ux|y1[25]~0_combout  & ((\div_ux|ac[25]~81 ) # (GND))) # 
// (!\div_ux|y1[25]~0_combout  & (!\div_ux|ac[25]~81 ))))
// \div_ux|ac[26]~83  = CARRY((\div_ux|ac [25] & (\div_ux|y1[25]~0_combout  & !\div_ux|ac[25]~81 )) # (!\div_ux|ac [25] & ((\div_ux|y1[25]~0_combout ) # (!\div_ux|ac[25]~81 ))))

	.dataa(\div_ux|ac [25]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[25]~81 ),
	.combout(\div_ux|ac[26]~82_combout ),
	.cout(\div_ux|ac[26]~83 ));
// synopsys translate_off
defparam \div_ux|ac[26]~82 .lut_mask = 16'h694D;
defparam \div_ux|ac[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N19
dffeas \div_ux|ac[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[26]~82_combout ),
	.asdata(\div_ux|ac [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[26] .is_wysiwyg = "true";
defparam \div_ux|ac[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N20
cycloneive_lcell_comb \div_ux|ac[27]~84 (
// Equation(s):
// \div_ux|ac[27]~84_combout  = ((\div_ux|ac [26] $ (\div_ux|y1[25]~0_combout  $ (\div_ux|ac[26]~83 )))) # (GND)
// \div_ux|ac[27]~85  = CARRY((\div_ux|ac [26] & ((!\div_ux|ac[26]~83 ) # (!\div_ux|y1[25]~0_combout ))) # (!\div_ux|ac [26] & (!\div_ux|y1[25]~0_combout  & !\div_ux|ac[26]~83 )))

	.dataa(\div_ux|ac [26]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[26]~83 ),
	.combout(\div_ux|ac[27]~84_combout ),
	.cout(\div_ux|ac[27]~85 ));
// synopsys translate_off
defparam \div_ux|ac[27]~84 .lut_mask = 16'h962B;
defparam \div_ux|ac[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N21
dffeas \div_ux|ac[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[27]~84_combout ),
	.asdata(\div_ux|ac [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[27] .is_wysiwyg = "true";
defparam \div_ux|ac[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N22
cycloneive_lcell_comb \div_ux|ac[28]~86 (
// Equation(s):
// \div_ux|ac[28]~86_combout  = (\div_ux|ac [27] & ((\div_ux|y1[25]~0_combout  & (!\div_ux|ac[27]~85 )) # (!\div_ux|y1[25]~0_combout  & (\div_ux|ac[27]~85  & VCC)))) # (!\div_ux|ac [27] & ((\div_ux|y1[25]~0_combout  & ((\div_ux|ac[27]~85 ) # (GND))) # 
// (!\div_ux|y1[25]~0_combout  & (!\div_ux|ac[27]~85 ))))
// \div_ux|ac[28]~87  = CARRY((\div_ux|ac [27] & (\div_ux|y1[25]~0_combout  & !\div_ux|ac[27]~85 )) # (!\div_ux|ac [27] & ((\div_ux|y1[25]~0_combout ) # (!\div_ux|ac[27]~85 ))))

	.dataa(\div_ux|ac [27]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[27]~85 ),
	.combout(\div_ux|ac[28]~86_combout ),
	.cout(\div_ux|ac[28]~87 ));
// synopsys translate_off
defparam \div_ux|ac[28]~86 .lut_mask = 16'h694D;
defparam \div_ux|ac[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N23
dffeas \div_ux|ac[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[28]~86_combout ),
	.asdata(\div_ux|ac [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[28] .is_wysiwyg = "true";
defparam \div_ux|ac[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N4
cycloneive_lcell_comb \div_ux|LessThan2~4 (
// Equation(s):
// \div_ux|LessThan2~4_combout  = (\div_ux|ac [28] & (!\div_ux|LessThan1~0_combout  & (\div_ux|ac [27] & \div_ux|Add1~50_combout ))) # (!\div_ux|ac [28] & (!\div_ux|ac [27] & ((\div_ux|LessThan1~0_combout ) # (!\div_ux|Add1~50_combout ))))

	.dataa(\div_ux|ac [28]),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\div_ux|ac [27]),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~4 .lut_mask = 16'h2405;
defparam \div_ux|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N26
cycloneive_lcell_comb \div_ux|LessThan2~9 (
// Equation(s):
// \div_ux|LessThan2~9_combout  = (\div_ux|LessThan2~4_combout  & ((\div_ux|y1[25]~0_combout  & (\div_ux|ac [25] & \div_ux|ac [26])) # (!\div_ux|y1[25]~0_combout  & (!\div_ux|ac [25] & !\div_ux|ac [26]))))

	.dataa(\div_ux|y1[25]~0_combout ),
	.datab(\div_ux|ac [25]),
	.datac(\div_ux|ac [26]),
	.datad(\div_ux|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~9 .lut_mask = 16'h8100;
defparam \div_ux|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N6
cycloneive_lcell_comb \div_ux|LessThan2~60 (
// Equation(s):
// \div_ux|LessThan2~60_combout  = (\div_ux|ac [23] & (\div_ux|y1[23]~2_combout  & (\div_ux|ac [22] $ (!\div_ux|y1[22]~22_combout )))) # (!\div_ux|ac [23] & (!\div_ux|y1[23]~2_combout  & (\div_ux|ac [22] $ (!\div_ux|y1[22]~22_combout ))))

	.dataa(\div_ux|ac [23]),
	.datab(\div_ux|y1[23]~2_combout ),
	.datac(\div_ux|ac [22]),
	.datad(\div_ux|y1[22]~22_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~60_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~60 .lut_mask = 16'h9009;
defparam \div_ux|LessThan2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N20
cycloneive_lcell_comb \div_ux|LessThan2~61 (
// Equation(s):
// \div_ux|LessThan2~61_combout  = (!\div_ux|LessThan2~11_combout  & (\div_ux|LessThan2~9_combout  & \div_ux|LessThan2~60_combout ))

	.dataa(\div_ux|LessThan2~11_combout ),
	.datab(gnd),
	.datac(\div_ux|LessThan2~9_combout ),
	.datad(\div_ux|LessThan2~60_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~61_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~61 .lut_mask = 16'h5000;
defparam \div_ux|LessThan2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N10
cycloneive_lcell_comb \div_ux|LessThan2~13 (
// Equation(s):
// \div_ux|LessThan2~13_combout  = (\div_ux|ac [28] & ((\div_ux|LessThan1~0_combout ) # ((!\div_ux|Add1~50_combout ) # (!\div_ux|ac [27])))) # (!\div_ux|ac [28] & ((\div_ux|ac [27]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~50_combout ))))

	.dataa(\div_ux|ac [28]),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\div_ux|ac [27]),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~13_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~13 .lut_mask = 16'hDBFA;
defparam \div_ux|LessThan2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N24
cycloneive_lcell_comb \div_ux|LessThan2~14 (
// Equation(s):
// \div_ux|LessThan2~14_combout  = (\div_ux|LessThan2~13_combout ) # ((\div_ux|ac [26] & ((!\div_ux|y1[25]~0_combout ) # (!\div_ux|ac [25]))) # (!\div_ux|ac [26] & ((\div_ux|ac [25]) # (\div_ux|y1[25]~0_combout ))))

	.dataa(\div_ux|ac [26]),
	.datab(\div_ux|ac [25]),
	.datac(\div_ux|y1[25]~0_combout ),
	.datad(\div_ux|LessThan2~13_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~14 .lut_mask = 16'hFF7E;
defparam \div_ux|LessThan2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N22
cycloneive_lcell_comb \div_ux|LessThan2~15 (
// Equation(s):
// \div_ux|LessThan2~15_combout  = (!\div_ux|LessThan2~11_combout  & (!\div_ux|LessThan2~14_combout  & (\div_ux|ac [23] $ (!\div_ux|y1[23]~2_combout ))))

	.dataa(\div_ux|ac [23]),
	.datab(\div_ux|y1[23]~2_combout ),
	.datac(\div_ux|LessThan2~11_combout ),
	.datad(\div_ux|LessThan2~14_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~15_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~15 .lut_mask = 16'h0009;
defparam \div_ux|LessThan2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N26
cycloneive_lcell_comb \div_ux|LessThan2~64 (
// Equation(s):
// \div_ux|LessThan2~64_combout  = (!\p_reg|d_out [23] & (\div_ux|Equal0~5_combout  & (\div_ux|Equal0~6_combout  & \div_ux|Equal0~4_combout )))

	.dataa(\p_reg|d_out [23]),
	.datab(\div_ux|Equal0~5_combout ),
	.datac(\div_ux|Equal0~6_combout ),
	.datad(\div_ux|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~64_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~64 .lut_mask = 16'h4000;
defparam \div_ux|LessThan2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N14
cycloneive_lcell_comb \div_ux|LessThan2~7 (
// Equation(s):
// \div_ux|LessThan2~7_combout  = (((!\div_ux|ac [25] & !\div_ux|LessThan1~0_combout )) # (!\div_ux|ac [28])) # (!\div_ux|ac [26])

	.dataa(\div_ux|ac [26]),
	.datab(\div_ux|ac [25]),
	.datac(\div_ux|ac [28]),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~7 .lut_mask = 16'h5F7F;
defparam \div_ux|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N0
cycloneive_lcell_comb \div_ux|LessThan2~8 (
// Equation(s):
// \div_ux|LessThan2~8_combout  = (\div_ux|LessThan2~64_combout  & (\div_ux|Add1~50_combout  & ((\div_ux|LessThan2~7_combout ) # (!\div_ux|ac [27]))))

	.dataa(\div_ux|LessThan2~64_combout ),
	.datab(\div_ux|ac [27]),
	.datac(\div_ux|LessThan2~7_combout ),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~8 .lut_mask = 16'hA200;
defparam \div_ux|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N8
cycloneive_lcell_comb \div_ux|LessThan2~10 (
// Equation(s):
// \div_ux|LessThan2~10_combout  = (!\div_ux|ac [23] & ((\p_reg|d_out [23]) # ((\div_ux|Equal0~7_combout  & \div_ux|Add1~46_combout ))))

	.dataa(\div_ux|Equal0~7_combout ),
	.datab(\p_reg|d_out [23]),
	.datac(\div_ux|Add1~46_combout ),
	.datad(\div_ux|ac [23]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~10 .lut_mask = 16'h00EC;
defparam \div_ux|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N28
cycloneive_lcell_comb \div_ux|LessThan2~12 (
// Equation(s):
// \div_ux|LessThan2~12_combout  = (\div_ux|LessThan2~8_combout ) # ((\div_ux|LessThan2~9_combout  & (!\div_ux|LessThan2~11_combout  & \div_ux|LessThan2~10_combout )))

	.dataa(\div_ux|LessThan2~9_combout ),
	.datab(\div_ux|LessThan2~8_combout ),
	.datac(\div_ux|LessThan2~11_combout ),
	.datad(\div_ux|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~12 .lut_mask = 16'hCECC;
defparam \div_ux|LessThan2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N8
cycloneive_lcell_comb \div_ux|LessThan2~16 (
// Equation(s):
// \div_ux|LessThan2~16_combout  = (!\div_ux|ac [22] & ((\p_reg|d_out [22]) # ((\div_ux|Add1~44_combout  & !\div_ux|LessThan1~0_combout ))))

	.dataa(\div_ux|ac [22]),
	.datab(\p_reg|d_out [22]),
	.datac(\div_ux|Add1~44_combout ),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~16 .lut_mask = 16'h4454;
defparam \div_ux|LessThan2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N30
cycloneive_lcell_comb \div_ux|LessThan2~5 (
// Equation(s):
// \div_ux|LessThan2~5_combout  = (\div_ux|ac [26] & (\div_ux|y1[25]~0_combout  & \div_ux|ac [25])) # (!\div_ux|ac [26] & (!\div_ux|y1[25]~0_combout  & !\div_ux|ac [25]))

	.dataa(\div_ux|ac [26]),
	.datab(gnd),
	.datac(\div_ux|y1[25]~0_combout ),
	.datad(\div_ux|ac [25]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~5 .lut_mask = 16'hA005;
defparam \div_ux|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N16
cycloneive_lcell_comb \div_ux|LessThan2~6 (
// Equation(s):
// \div_ux|LessThan2~6_combout  = (\div_ux|y1[24]~1_combout  & (\div_ux|LessThan2~4_combout  & (\div_ux|LessThan2~5_combout  & !\div_ux|ac [24])))

	.dataa(\div_ux|y1[24]~1_combout ),
	.datab(\div_ux|LessThan2~4_combout ),
	.datac(\div_ux|LessThan2~5_combout ),
	.datad(\div_ux|ac [24]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~6 .lut_mask = 16'h0080;
defparam \div_ux|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y42_N18
cycloneive_lcell_comb \div_ux|LessThan2~17 (
// Equation(s):
// \div_ux|LessThan2~17_combout  = (\div_ux|LessThan2~12_combout ) # ((\div_ux|LessThan2~6_combout ) # ((\div_ux|LessThan2~15_combout  & \div_ux|LessThan2~16_combout )))

	.dataa(\div_ux|LessThan2~15_combout ),
	.datab(\div_ux|LessThan2~12_combout ),
	.datac(\div_ux|LessThan2~16_combout ),
	.datad(\div_ux|LessThan2~6_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~17 .lut_mask = 16'hFFEC;
defparam \div_ux|LessThan2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N6
cycloneive_lcell_comb \div_ux|LessThan2~55 (
// Equation(s):
// \div_ux|LessThan2~55_combout  = (!\div_ux|ac [13] & (\div_ux|y1[13]~10_combout  & (\div_ux|y1[14]~9_combout  $ (!\div_ux|ac [14]))))

	.dataa(\div_ux|ac [13]),
	.datab(\div_ux|y1[14]~9_combout ),
	.datac(\div_ux|y1[13]~10_combout ),
	.datad(\div_ux|ac [14]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~55_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~55 .lut_mask = 16'h4010;
defparam \div_ux|LessThan2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N10
cycloneive_lcell_comb \div_ux|LessThan2~36 (
// Equation(s):
// \div_ux|LessThan2~36_combout  = (\div_ux|ac [13] & (\div_ux|y1[13]~10_combout  & (\div_ux|ac [14] $ (!\div_ux|y1[14]~9_combout )))) # (!\div_ux|ac [13] & (!\div_ux|y1[13]~10_combout  & (\div_ux|ac [14] $ (!\div_ux|y1[14]~9_combout ))))

	.dataa(\div_ux|ac [13]),
	.datab(\div_ux|ac [14]),
	.datac(\div_ux|y1[13]~10_combout ),
	.datad(\div_ux|y1[14]~9_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~36_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~36 .lut_mask = 16'h8421;
defparam \div_ux|LessThan2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N16
cycloneive_lcell_comb \div_ux|LessThan2~37 (
// Equation(s):
// \div_ux|LessThan2~37_combout  = \div_ux|ac [12] $ (((\p_reg|d_out [12]) # ((\div_ux|Add1~24_combout  & !\div_ux|LessThan1~0_combout ))))

	.dataa(\div_ux|ac [12]),
	.datab(\div_ux|Add1~24_combout ),
	.datac(\p_reg|d_out [12]),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~37_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~37 .lut_mask = 16'h5A56;
defparam \div_ux|LessThan2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N0
cycloneive_lcell_comb \div_ux|LessThan2~54 (
// Equation(s):
// \div_ux|LessThan2~54_combout  = (\div_ux|LessThan2~36_combout  & (!\div_ux|ac [11] & (\div_ux|y1[11]~11_combout  & !\div_ux|LessThan2~37_combout )))

	.dataa(\div_ux|LessThan2~36_combout ),
	.datab(\div_ux|ac [11]),
	.datac(\div_ux|y1[11]~11_combout ),
	.datad(\div_ux|LessThan2~37_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~54_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~54 .lut_mask = 16'h0020;
defparam \div_ux|LessThan2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N8
cycloneive_lcell_comb \div_ux|LessThan2~56 (
// Equation(s):
// \div_ux|LessThan2~56_combout  = (!\div_ux|ac [14] & ((\p_reg|d_out [14]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~28_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|ac [14]),
	.datac(\div_ux|Add1~28_combout ),
	.datad(\p_reg|d_out [14]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~56_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~56 .lut_mask = 16'h3310;
defparam \div_ux|LessThan2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N4
cycloneive_lcell_comb \div_ux|LessThan2~57 (
// Equation(s):
// \div_ux|LessThan2~57_combout  = (\div_ux|LessThan2~56_combout ) # ((!\div_ux|ac [12] & (\div_ux|y1[12]~21_combout  & \div_ux|LessThan2~36_combout )))

	.dataa(\div_ux|ac [12]),
	.datab(\div_ux|y1[12]~21_combout ),
	.datac(\div_ux|LessThan2~56_combout ),
	.datad(\div_ux|LessThan2~36_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~57_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~57 .lut_mask = 16'hF4F0;
defparam \div_ux|LessThan2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N14
cycloneive_lcell_comb \div_ux|LessThan2~38 (
// Equation(s):
// \div_ux|LessThan2~38_combout  = (\div_ux|LessThan2~36_combout  & (!\div_ux|LessThan2~37_combout  & (\div_ux|ac [11] $ (!\div_ux|y1[11]~11_combout ))))

	.dataa(\div_ux|LessThan2~36_combout ),
	.datab(\div_ux|ac [11]),
	.datac(\div_ux|y1[11]~11_combout ),
	.datad(\div_ux|LessThan2~37_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~38_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~38 .lut_mask = 16'h0082;
defparam \div_ux|LessThan2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N4
cycloneive_lcell_comb \div_ux|LessThan2~52 (
// Equation(s):
// \div_ux|LessThan2~52_combout  = (!\div_ux|ac [9] & ((\p_reg|d_out [9]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~18_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|ac [9]),
	.datac(\p_reg|d_out [9]),
	.datad(\div_ux|Add1~18_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~52_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~52 .lut_mask = 16'h3130;
defparam \div_ux|LessThan2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N2
cycloneive_lcell_comb \div_ux|LessThan2~53 (
// Equation(s):
// \div_ux|LessThan2~53_combout  = (\div_ux|LessThan2~38_combout  & ((\div_ux|ac [10] & (\div_ux|LessThan2~52_combout  & \div_ux|y1[10]~12_combout )) # (!\div_ux|ac [10] & ((\div_ux|LessThan2~52_combout ) # (\div_ux|y1[10]~12_combout )))))

	.dataa(\div_ux|LessThan2~38_combout ),
	.datab(\div_ux|ac [10]),
	.datac(\div_ux|LessThan2~52_combout ),
	.datad(\div_ux|y1[10]~12_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~53_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~53 .lut_mask = 16'hA220;
defparam \div_ux|LessThan2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N30
cycloneive_lcell_comb \div_ux|LessThan2~58 (
// Equation(s):
// \div_ux|LessThan2~58_combout  = (\div_ux|LessThan2~55_combout ) # ((\div_ux|LessThan2~54_combout ) # ((\div_ux|LessThan2~57_combout ) # (\div_ux|LessThan2~53_combout )))

	.dataa(\div_ux|LessThan2~55_combout ),
	.datab(\div_ux|LessThan2~54_combout ),
	.datac(\div_ux|LessThan2~57_combout ),
	.datad(\div_ux|LessThan2~53_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~58_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~58 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N22
cycloneive_lcell_comb \div_ux|LessThan2~21 (
// Equation(s):
// \div_ux|LessThan2~21_combout  = \div_ux|ac [16] $ (((\p_reg|d_out [16]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~32_combout ))))

	.dataa(\p_reg|d_out [16]),
	.datab(\div_ux|ac [16]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~32_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~21_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~21 .lut_mask = 16'h6366;
defparam \div_ux|LessThan2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N24
cycloneive_lcell_comb \div_ux|LessThan2~22 (
// Equation(s):
// \div_ux|LessThan2~22_combout  = \div_ux|ac [17] $ (((\p_reg|d_out [17]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~34_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\p_reg|d_out [17]),
	.datac(\div_ux|ac [17]),
	.datad(\div_ux|Add1~34_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~22_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~22 .lut_mask = 16'h2D3C;
defparam \div_ux|LessThan2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N30
cycloneive_lcell_comb \div_ux|LessThan2~23 (
// Equation(s):
// \div_ux|LessThan2~23_combout  = \div_ux|ac [18] $ (((\p_reg|d_out [18]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~36_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\p_reg|d_out [18]),
	.datac(\div_ux|Add1~36_combout ),
	.datad(\div_ux|ac [18]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~23_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~23 .lut_mask = 16'h23DC;
defparam \div_ux|LessThan2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N12
cycloneive_lcell_comb \div_ux|LessThan2~19 (
// Equation(s):
// \div_ux|LessThan2~19_combout  = \div_ux|ac [21] $ (((\p_reg|d_out [21]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~42_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\p_reg|d_out [21]),
	.datac(\div_ux|Add1~42_combout ),
	.datad(\div_ux|ac [21]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~19_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~19 .lut_mask = 16'h23DC;
defparam \div_ux|LessThan2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N2
cycloneive_lcell_comb \div_ux|LessThan2~18 (
// Equation(s):
// \div_ux|LessThan2~18_combout  = \div_ux|ac [20] $ (((\p_reg|d_out [20]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~40_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\p_reg|d_out [20]),
	.datac(\div_ux|ac [20]),
	.datad(\div_ux|Add1~40_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~18 .lut_mask = 16'h2D3C;
defparam \div_ux|LessThan2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N16
cycloneive_lcell_comb \div_ux|LessThan2~20 (
// Equation(s):
// \div_ux|LessThan2~20_combout  = (!\div_ux|LessThan2~19_combout  & (!\div_ux|LessThan2~18_combout  & (\div_ux|ac [19] $ (!\div_ux|y1[19]~4_combout ))))

	.dataa(\div_ux|LessThan2~19_combout ),
	.datab(\div_ux|ac [19]),
	.datac(\div_ux|LessThan2~18_combout ),
	.datad(\div_ux|y1[19]~4_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~20_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~20 .lut_mask = 16'h0401;
defparam \div_ux|LessThan2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N4
cycloneive_lcell_comb \div_ux|LessThan2~24 (
// Equation(s):
// \div_ux|LessThan2~24_combout  = (!\div_ux|LessThan2~21_combout  & (!\div_ux|LessThan2~22_combout  & (!\div_ux|LessThan2~23_combout  & \div_ux|LessThan2~20_combout )))

	.dataa(\div_ux|LessThan2~21_combout ),
	.datab(\div_ux|LessThan2~22_combout ),
	.datac(\div_ux|LessThan2~23_combout ),
	.datad(\div_ux|LessThan2~20_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~24_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~24 .lut_mask = 16'h0100;
defparam \div_ux|LessThan2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N2
cycloneive_lcell_comb \div_ux|LessThan2~35 (
// Equation(s):
// \div_ux|LessThan2~35_combout  = (\div_ux|LessThan2~24_combout  & (\div_ux|ac [15] $ (!\div_ux|y1[15]~3_combout )))

	.dataa(gnd),
	.datab(\div_ux|ac [15]),
	.datac(\div_ux|LessThan2~24_combout ),
	.datad(\div_ux|y1[15]~3_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~35_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~35 .lut_mask = 16'hC030;
defparam \div_ux|LessThan2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N12
cycloneive_lcell_comb \div_ux|LessThan2~39 (
// Equation(s):
// \div_ux|LessThan2~39_combout  = \div_ux|ac [9] $ (((\p_reg|d_out [9]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~18_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|ac [9]),
	.datac(\p_reg|d_out [9]),
	.datad(\div_ux|Add1~18_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~39_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~39 .lut_mask = 16'h393C;
defparam \div_ux|LessThan2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N26
cycloneive_lcell_comb \div_ux|LessThan2~40 (
// Equation(s):
// \div_ux|LessThan2~40_combout  = (\div_ux|LessThan2~39_combout ) # (\div_ux|ac [10] $ (\div_ux|y1[10]~12_combout ))

	.dataa(\div_ux|LessThan2~39_combout ),
	.datab(\div_ux|ac [10]),
	.datac(gnd),
	.datad(\div_ux|y1[10]~12_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~40_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~40 .lut_mask = 16'hBBEE;
defparam \div_ux|LessThan2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N18
cycloneive_lcell_comb \div_ux|LessThan2~43 (
// Equation(s):
// \div_ux|LessThan2~43_combout  = (\p_reg|d_out [3]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~6_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\div_ux|Add1~6_combout ),
	.datad(\p_reg|d_out [3]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~43_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~43 .lut_mask = 16'hFF50;
defparam \div_ux|LessThan2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N8
cycloneive_lcell_comb \div_ux|LessThan2~44 (
// Equation(s):
// \div_ux|LessThan2~44_combout  = (\div_ux|y1[1]~20_combout  & (((!\div_ux|ac [0] & \p_reg|d_out [0])) # (!\div_ux|ac [1]))) # (!\div_ux|y1[1]~20_combout  & (!\div_ux|ac [1] & (!\div_ux|ac [0] & \p_reg|d_out [0])))

	.dataa(\div_ux|y1[1]~20_combout ),
	.datab(\div_ux|ac [1]),
	.datac(\div_ux|ac [0]),
	.datad(\p_reg|d_out [0]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~44_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~44 .lut_mask = 16'h2B22;
defparam \div_ux|LessThan2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N22
cycloneive_lcell_comb \div_ux|LessThan2~45 (
// Equation(s):
// \div_ux|LessThan2~45_combout  = (\div_ux|ac [2] & (\div_ux|LessThan2~44_combout  & \div_ux|y1[2]~19_combout )) # (!\div_ux|ac [2] & ((\div_ux|LessThan2~44_combout ) # (\div_ux|y1[2]~19_combout )))

	.dataa(\div_ux|ac [2]),
	.datab(gnd),
	.datac(\div_ux|LessThan2~44_combout ),
	.datad(\div_ux|y1[2]~19_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~45_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~45 .lut_mask = 16'hF550;
defparam \div_ux|LessThan2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N20
cycloneive_lcell_comb \div_ux|LessThan2~46 (
// Equation(s):
// \div_ux|LessThan2~46_combout  = (\div_ux|ac [3] & (((\div_ux|LessThan2~45_combout  & \div_ux|y1[3]~18_combout )))) # (!\div_ux|ac [3] & ((\div_ux|LessThan2~43_combout ) # ((\div_ux|LessThan2~45_combout  & !\div_ux|y1[3]~18_combout ))))

	.dataa(\div_ux|ac [3]),
	.datab(\div_ux|LessThan2~43_combout ),
	.datac(\div_ux|LessThan2~45_combout ),
	.datad(\div_ux|y1[3]~18_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~46_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~46 .lut_mask = 16'hE454;
defparam \div_ux|LessThan2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N28
cycloneive_lcell_comb \div_ux|LessThan2~41 (
// Equation(s):
// \div_ux|LessThan2~41_combout  = (\div_ux|ac [7] & (\div_ux|y1[7]~14_combout  & (\div_ux|ac [6] $ (!\div_ux|y1[6]~15_combout )))) # (!\div_ux|ac [7] & (!\div_ux|y1[7]~14_combout  & (\div_ux|ac [6] $ (!\div_ux|y1[6]~15_combout ))))

	.dataa(\div_ux|ac [7]),
	.datab(\div_ux|y1[7]~14_combout ),
	.datac(\div_ux|ac [6]),
	.datad(\div_ux|y1[6]~15_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~41_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~41 .lut_mask = 16'h9009;
defparam \div_ux|LessThan2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N18
cycloneive_lcell_comb \div_ux|LessThan2~42 (
// Equation(s):
// \div_ux|LessThan2~42_combout  = (\div_ux|LessThan2~41_combout  & (\div_ux|ac [5] $ (!\div_ux|y1[5]~16_combout )))

	.dataa(\div_ux|ac [5]),
	.datab(\div_ux|LessThan2~41_combout ),
	.datac(gnd),
	.datad(\div_ux|y1[5]~16_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~42_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~42 .lut_mask = 16'h8844;
defparam \div_ux|LessThan2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N8
cycloneive_lcell_comb \div_ux|LessThan2~47 (
// Equation(s):
// \div_ux|LessThan2~47_combout  = (\div_ux|LessThan2~42_combout  & ((\div_ux|ac [4] & (\div_ux|LessThan2~46_combout  & \div_ux|y1[4]~17_combout )) # (!\div_ux|ac [4] & ((\div_ux|LessThan2~46_combout ) # (\div_ux|y1[4]~17_combout )))))

	.dataa(\div_ux|ac [4]),
	.datab(\div_ux|LessThan2~46_combout ),
	.datac(\div_ux|y1[4]~17_combout ),
	.datad(\div_ux|LessThan2~42_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~47_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~47 .lut_mask = 16'hD400;
defparam \div_ux|LessThan2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N26
cycloneive_lcell_comb \div_ux|LessThan2~48 (
// Equation(s):
// \div_ux|LessThan2~48_combout  = (\div_ux|y1[6]~15_combout  & (((\div_ux|y1[5]~16_combout  & !\div_ux|ac [5])) # (!\div_ux|ac [6]))) # (!\div_ux|y1[6]~15_combout  & (\div_ux|y1[5]~16_combout  & (!\div_ux|ac [6] & !\div_ux|ac [5])))

	.dataa(\div_ux|y1[6]~15_combout ),
	.datab(\div_ux|y1[5]~16_combout ),
	.datac(\div_ux|ac [6]),
	.datad(\div_ux|ac [5]),
	.cin(gnd),
	.combout(\div_ux|LessThan2~48_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~48 .lut_mask = 16'h0A8E;
defparam \div_ux|LessThan2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N20
cycloneive_lcell_comb \div_ux|LessThan2~49 (
// Equation(s):
// \div_ux|LessThan2~49_combout  = (\div_ux|ac [7] & (\div_ux|LessThan2~48_combout  & \div_ux|y1[7]~14_combout )) # (!\div_ux|ac [7] & ((\div_ux|LessThan2~48_combout ) # (\div_ux|y1[7]~14_combout )))

	.dataa(\div_ux|ac [7]),
	.datab(gnd),
	.datac(\div_ux|LessThan2~48_combout ),
	.datad(\div_ux|y1[7]~14_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~49_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~49 .lut_mask = 16'hF550;
defparam \div_ux|LessThan2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N30
cycloneive_lcell_comb \div_ux|LessThan2~50 (
// Equation(s):
// \div_ux|LessThan2~50_combout  = (\div_ux|ac [8] & (\div_ux|y1[8]~13_combout  & ((\div_ux|LessThan2~47_combout ) # (\div_ux|LessThan2~49_combout )))) # (!\div_ux|ac [8] & ((\div_ux|y1[8]~13_combout ) # ((\div_ux|LessThan2~47_combout ) # 
// (\div_ux|LessThan2~49_combout ))))

	.dataa(\div_ux|ac [8]),
	.datab(\div_ux|y1[8]~13_combout ),
	.datac(\div_ux|LessThan2~47_combout ),
	.datad(\div_ux|LessThan2~49_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~50_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~50 .lut_mask = 16'hDDD4;
defparam \div_ux|LessThan2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N30
cycloneive_lcell_comb \div_ux|LessThan2~51 (
// Equation(s):
// \div_ux|LessThan2~51_combout  = (\div_ux|LessThan2~38_combout  & (!\div_ux|LessThan2~40_combout  & \div_ux|LessThan2~50_combout ))

	.dataa(\div_ux|LessThan2~38_combout ),
	.datab(gnd),
	.datac(\div_ux|LessThan2~40_combout ),
	.datad(\div_ux|LessThan2~50_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~51_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~51 .lut_mask = 16'h0A00;
defparam \div_ux|LessThan2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N10
cycloneive_lcell_comb \div_ux|LessThan2~25 (
// Equation(s):
// \div_ux|LessThan2~25_combout  = (!\div_ux|ac [15] & (\div_ux|LessThan2~24_combout  & \div_ux|y1[15]~3_combout ))

	.dataa(gnd),
	.datab(\div_ux|ac [15]),
	.datac(\div_ux|LessThan2~24_combout ),
	.datad(\div_ux|y1[15]~3_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~25_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~25 .lut_mask = 16'h3000;
defparam \div_ux|LessThan2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N18
cycloneive_lcell_comb \div_ux|LessThan2~30 (
// Equation(s):
// \div_ux|LessThan2~30_combout  = (!\div_ux|ac [18] & (\div_ux|y1[18]~6_combout  & \div_ux|LessThan2~20_combout ))

	.dataa(\div_ux|ac [18]),
	.datab(gnd),
	.datac(\div_ux|y1[18]~6_combout ),
	.datad(\div_ux|LessThan2~20_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~30 .lut_mask = 16'h5000;
defparam \div_ux|LessThan2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N0
cycloneive_lcell_comb \div_ux|LessThan2~31 (
// Equation(s):
// \div_ux|LessThan2~31_combout  = (\div_ux|y1[20]~7_combout  & (!\div_ux|ac [20] & (\div_ux|ac [21] $ (!\div_ux|y1[21]~8_combout ))))

	.dataa(\div_ux|ac [21]),
	.datab(\div_ux|y1[20]~7_combout ),
	.datac(\div_ux|ac [20]),
	.datad(\div_ux|y1[21]~8_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~31_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~31 .lut_mask = 16'h0804;
defparam \div_ux|LessThan2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N26
cycloneive_lcell_comb \div_ux|LessThan2~32 (
// Equation(s):
// \div_ux|LessThan2~32_combout  = (!\div_ux|LessThan2~19_combout  & (\div_ux|y1[19]~4_combout  & (!\div_ux|ac [19] & !\div_ux|LessThan2~18_combout )))

	.dataa(\div_ux|LessThan2~19_combout ),
	.datab(\div_ux|y1[19]~4_combout ),
	.datac(\div_ux|ac [19]),
	.datad(\div_ux|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~32_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~32 .lut_mask = 16'h0004;
defparam \div_ux|LessThan2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N20
cycloneive_lcell_comb \div_ux|LessThan2~33 (
// Equation(s):
// \div_ux|LessThan2~33_combout  = (\div_ux|LessThan2~31_combout ) # ((\div_ux|LessThan2~32_combout ) # ((!\div_ux|ac [21] & \div_ux|y1[21]~8_combout )))

	.dataa(\div_ux|ac [21]),
	.datab(\div_ux|LessThan2~31_combout ),
	.datac(\div_ux|LessThan2~32_combout ),
	.datad(\div_ux|y1[21]~8_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~33_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~33 .lut_mask = 16'hFDFC;
defparam \div_ux|LessThan2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N26
cycloneive_lcell_comb \div_ux|LessThan2~28 (
// Equation(s):
// \div_ux|LessThan2~28_combout  = (!\div_ux|ac [16] & ((\p_reg|d_out [16]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~32_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|ac [16]),
	.datac(\p_reg|d_out [16]),
	.datad(\div_ux|Add1~32_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~28_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~28 .lut_mask = 16'h3130;
defparam \div_ux|LessThan2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N22
cycloneive_lcell_comb \div_ux|LessThan2~26 (
// Equation(s):
// \div_ux|LessThan2~26_combout  = \div_ux|ac [19] $ (((\p_reg|d_out [19]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~38_combout ))))

	.dataa(\p_reg|d_out [19]),
	.datab(\div_ux|ac [19]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~38_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~26_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~26 .lut_mask = 16'h6366;
defparam \div_ux|LessThan2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N12
cycloneive_lcell_comb \div_ux|LessThan2~27 (
// Equation(s):
// \div_ux|LessThan2~27_combout  = (!\div_ux|LessThan2~19_combout  & (!\div_ux|LessThan2~18_combout  & (!\div_ux|LessThan2~23_combout  & !\div_ux|LessThan2~26_combout )))

	.dataa(\div_ux|LessThan2~19_combout ),
	.datab(\div_ux|LessThan2~18_combout ),
	.datac(\div_ux|LessThan2~23_combout ),
	.datad(\div_ux|LessThan2~26_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~27_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~27 .lut_mask = 16'h0001;
defparam \div_ux|LessThan2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N28
cycloneive_lcell_comb \div_ux|LessThan2~29 (
// Equation(s):
// \div_ux|LessThan2~29_combout  = (\div_ux|LessThan2~27_combout  & ((\div_ux|LessThan2~28_combout  & ((\div_ux|y1[17]~5_combout ) # (!\div_ux|ac [17]))) # (!\div_ux|LessThan2~28_combout  & (!\div_ux|ac [17] & \div_ux|y1[17]~5_combout ))))

	.dataa(\div_ux|LessThan2~28_combout ),
	.datab(\div_ux|ac [17]),
	.datac(\div_ux|y1[17]~5_combout ),
	.datad(\div_ux|LessThan2~27_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~29_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~29 .lut_mask = 16'hB200;
defparam \div_ux|LessThan2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N0
cycloneive_lcell_comb \div_ux|LessThan2~34 (
// Equation(s):
// \div_ux|LessThan2~34_combout  = (\div_ux|LessThan2~25_combout ) # ((\div_ux|LessThan2~30_combout ) # ((\div_ux|LessThan2~33_combout ) # (\div_ux|LessThan2~29_combout )))

	.dataa(\div_ux|LessThan2~25_combout ),
	.datab(\div_ux|LessThan2~30_combout ),
	.datac(\div_ux|LessThan2~33_combout ),
	.datad(\div_ux|LessThan2~29_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~34_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~34 .lut_mask = 16'hFFFE;
defparam \div_ux|LessThan2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N8
cycloneive_lcell_comb \div_ux|LessThan2~59 (
// Equation(s):
// \div_ux|LessThan2~59_combout  = (\div_ux|LessThan2~34_combout ) # ((\div_ux|LessThan2~35_combout  & ((\div_ux|LessThan2~58_combout ) # (\div_ux|LessThan2~51_combout ))))

	.dataa(\div_ux|LessThan2~58_combout ),
	.datab(\div_ux|LessThan2~35_combout ),
	.datac(\div_ux|LessThan2~51_combout ),
	.datad(\div_ux|LessThan2~34_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~59_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~59 .lut_mask = 16'hFFC8;
defparam \div_ux|LessThan2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N24
cycloneive_lcell_comb \div_ux|ac[29]~88 (
// Equation(s):
// \div_ux|ac[29]~88_combout  = ((\div_ux|ac [28] $ (\div_ux|y1[25]~0_combout  $ (\div_ux|ac[28]~87 )))) # (GND)
// \div_ux|ac[29]~89  = CARRY((\div_ux|ac [28] & ((!\div_ux|ac[28]~87 ) # (!\div_ux|y1[25]~0_combout ))) # (!\div_ux|ac [28] & (!\div_ux|y1[25]~0_combout  & !\div_ux|ac[28]~87 )))

	.dataa(\div_ux|ac [28]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[28]~87 ),
	.combout(\div_ux|ac[29]~88_combout ),
	.cout(\div_ux|ac[29]~89 ));
// synopsys translate_off
defparam \div_ux|ac[29]~88 .lut_mask = 16'h962B;
defparam \div_ux|ac[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N25
dffeas \div_ux|ac[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[29]~88_combout ),
	.asdata(\div_ux|ac [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[29] .is_wysiwyg = "true";
defparam \div_ux|ac[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N26
cycloneive_lcell_comb \div_ux|ac[30]~90 (
// Equation(s):
// \div_ux|ac[30]~90_combout  = (\div_ux|ac [29] & ((\div_ux|y1[25]~0_combout  & (!\div_ux|ac[29]~89 )) # (!\div_ux|y1[25]~0_combout  & (\div_ux|ac[29]~89  & VCC)))) # (!\div_ux|ac [29] & ((\div_ux|y1[25]~0_combout  & ((\div_ux|ac[29]~89 ) # (GND))) # 
// (!\div_ux|y1[25]~0_combout  & (!\div_ux|ac[29]~89 ))))
// \div_ux|ac[30]~91  = CARRY((\div_ux|ac [29] & (\div_ux|y1[25]~0_combout  & !\div_ux|ac[29]~89 )) # (!\div_ux|ac [29] & ((\div_ux|y1[25]~0_combout ) # (!\div_ux|ac[29]~89 ))))

	.dataa(\div_ux|ac [29]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[29]~89 ),
	.combout(\div_ux|ac[30]~90_combout ),
	.cout(\div_ux|ac[30]~91 ));
// synopsys translate_off
defparam \div_ux|ac[30]~90 .lut_mask = 16'h694D;
defparam \div_ux|ac[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N27
dffeas \div_ux|ac[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[30]~90_combout ),
	.asdata(\div_ux|ac [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[30] .is_wysiwyg = "true";
defparam \div_ux|ac[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N28
cycloneive_lcell_comb \div_ux|ac[31]~92 (
// Equation(s):
// \div_ux|ac[31]~92_combout  = ((\div_ux|ac [30] $ (\div_ux|y1[25]~0_combout  $ (\div_ux|ac[30]~91 )))) # (GND)
// \div_ux|ac[31]~93  = CARRY((\div_ux|ac [30] & ((!\div_ux|ac[30]~91 ) # (!\div_ux|y1[25]~0_combout ))) # (!\div_ux|ac [30] & (!\div_ux|y1[25]~0_combout  & !\div_ux|ac[30]~91 )))

	.dataa(\div_ux|ac [30]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|ac[30]~91 ),
	.combout(\div_ux|ac[31]~92_combout ),
	.cout(\div_ux|ac[31]~93 ));
// synopsys translate_off
defparam \div_ux|ac[31]~92 .lut_mask = 16'h962B;
defparam \div_ux|ac[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N29
dffeas \div_ux|ac[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[31]~92_combout ),
	.asdata(\div_ux|ac [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[31] .is_wysiwyg = "true";
defparam \div_ux|ac[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N0
cycloneive_lcell_comb \div_ux|LessThan2~3 (
// Equation(s):
// \div_ux|LessThan2~3_combout  = (\div_ux|ac [30] & (\div_ux|ac [29] & (\div_ux|ac [31] & \div_ux|y1[25]~0_combout ))) # (!\div_ux|ac [30] & (!\div_ux|ac [29] & (!\div_ux|ac [31] & !\div_ux|y1[25]~0_combout )))

	.dataa(\div_ux|ac [30]),
	.datab(\div_ux|ac [29]),
	.datac(\div_ux|ac [31]),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~3 .lut_mask = 16'h8001;
defparam \div_ux|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N10
cycloneive_lcell_comb \div_ux|LessThan2~62 (
// Equation(s):
// \div_ux|LessThan2~62_combout  = (\div_ux|LessThan2~3_combout  & ((\div_ux|LessThan2~17_combout ) # ((\div_ux|LessThan2~61_combout  & \div_ux|LessThan2~59_combout ))))

	.dataa(\div_ux|LessThan2~61_combout ),
	.datab(\div_ux|LessThan2~17_combout ),
	.datac(\div_ux|LessThan2~59_combout ),
	.datad(\div_ux|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~62 .lut_mask = 16'hEC00;
defparam \div_ux|LessThan2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y42_N30
cycloneive_lcell_comb \div_ux|ac[32]~94 (
// Equation(s):
// \div_ux|ac[32]~94_combout  = \div_ux|ac [31] $ (\div_ux|y1[25]~0_combout  $ (!\div_ux|ac[31]~93 ))

	.dataa(\div_ux|ac [31]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_ux|ac[31]~93 ),
	.combout(\div_ux|ac[32]~94_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|ac[32]~94 .lut_mask = 16'h6969;
defparam \div_ux|ac[32]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y42_N31
dffeas \div_ux|ac[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|ac[32]~94_combout ),
	.asdata(\div_ux|ac [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_ux|LessThan2~63_combout ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|ac [32]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|ac[32] .is_wysiwyg = "true";
defparam \div_ux|ac[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N2
cycloneive_lcell_comb \div_ux|LessThan2~2 (
// Equation(s):
// \div_ux|LessThan2~2_combout  = (\div_ux|y1[25]~0_combout  & (((!\div_ux|ac [31]) # (!\div_ux|ac [29])) # (!\div_ux|ac [30])))

	.dataa(\div_ux|ac [30]),
	.datab(\div_ux|ac [29]),
	.datac(\div_ux|ac [31]),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~2 .lut_mask = 16'h7F00;
defparam \div_ux|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N22
cycloneive_lcell_comb \div_ux|LessThan2~63 (
// Equation(s):
// \div_ux|LessThan2~63_combout  = (\div_ux|ac [32]) # ((!\div_ux|LessThan2~62_combout  & !\div_ux|LessThan2~2_combout ))

	.dataa(\div_ux|LessThan2~62_combout ),
	.datab(gnd),
	.datac(\div_ux|ac [32]),
	.datad(\div_ux|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\div_ux|LessThan2~63_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|LessThan2~63 .lut_mask = 16'hF0F5;
defparam \div_ux|LessThan2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N10
cycloneive_lcell_comb \div_ux|q1~3 (
// Equation(s):
// \div_ux|q1~3_combout  = (\div_ux|q[0]~34_combout  & ((\div_ux|busy~q  & ((\div_ux|LessThan2~63_combout ))) # (!\div_ux|busy~q  & (\div_ux|q1 [0])))) # (!\div_ux|q[0]~34_combout  & (((\div_ux|q1 [0]))))

	.dataa(\div_ux|q[0]~34_combout ),
	.datab(\div_ux|busy~q ),
	.datac(\div_ux|q1 [0]),
	.datad(\div_ux|LessThan2~63_combout ),
	.cin(gnd),
	.combout(\div_ux|q1~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1~3 .lut_mask = 16'hF870;
defparam \div_ux|q1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N0
cycloneive_lcell_comb \div_ux|q1~2 (
// Equation(s):
// \div_ux|q1~2_combout  = (\div_ux|LessThan1~0_combout ) # (!\fsm|State.CALC_MOMENT_3~q )

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(gnd),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_ux|q1~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q1~2 .lut_mask = 16'hF5F5;
defparam \div_ux|q1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N11
dffeas \div_ux|q1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|q1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[0] .is_wysiwyg = "true";
defparam \div_ux|q1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N5
dffeas \div_ux|q1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~57_combout ),
	.asdata(\div_ux|q1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[1] .is_wysiwyg = "true";
defparam \div_ux|q1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N7
dffeas \div_ux|q1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~59_combout ),
	.asdata(\div_ux|q1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[2] .is_wysiwyg = "true";
defparam \div_ux|q1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N9
dffeas \div_ux|q1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~61_combout ),
	.asdata(\div_ux|q1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[3] .is_wysiwyg = "true";
defparam \div_ux|q1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N11
dffeas \div_ux|q1[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~63_combout ),
	.asdata(\div_ux|q1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[4] .is_wysiwyg = "true";
defparam \div_ux|q1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N13
dffeas \div_ux|q1[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~65_combout ),
	.asdata(\div_ux|q1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[5] .is_wysiwyg = "true";
defparam \div_ux|q1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N15
dffeas \div_ux|q1[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~67_combout ),
	.asdata(\div_ux|q1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[6] .is_wysiwyg = "true";
defparam \div_ux|q1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N17
dffeas \div_ux|q1[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~69_combout ),
	.asdata(\div_ux|q1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[7] .is_wysiwyg = "true";
defparam \div_ux|q1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N19
dffeas \div_ux|q1[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~71_combout ),
	.asdata(\div_ux|q1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[8] .is_wysiwyg = "true";
defparam \div_ux|q1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N21
dffeas \div_ux|q1[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~73_combout ),
	.asdata(\div_ux|q1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[9] .is_wysiwyg = "true";
defparam \div_ux|q1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N23
dffeas \div_ux|q1[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~75_combout ),
	.asdata(\div_ux|q1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[10] .is_wysiwyg = "true";
defparam \div_ux|q1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N25
dffeas \div_ux|q1[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~77_combout ),
	.asdata(\div_ux|q1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[11] .is_wysiwyg = "true";
defparam \div_ux|q1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N27
dffeas \div_ux|q1[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~79_combout ),
	.asdata(\div_ux|q1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[12] .is_wysiwyg = "true";
defparam \div_ux|q1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N29
dffeas \div_ux|q1[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~81_combout ),
	.asdata(\div_ux|q1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[13] .is_wysiwyg = "true";
defparam \div_ux|q1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N31
dffeas \div_ux|q1[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~83_combout ),
	.asdata(\div_ux|q1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[14] .is_wysiwyg = "true";
defparam \div_ux|q1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N1
dffeas \div_ux|q1[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~85_combout ),
	.asdata(\div_ux|q1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[15] .is_wysiwyg = "true";
defparam \div_ux|q1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N3
dffeas \div_ux|q1[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~87_combout ),
	.asdata(\div_ux|q1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[16] .is_wysiwyg = "true";
defparam \div_ux|q1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N5
dffeas \div_ux|q1[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~89_combout ),
	.asdata(\div_ux|q1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[17] .is_wysiwyg = "true";
defparam \div_ux|q1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N7
dffeas \div_ux|q1[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~91_combout ),
	.asdata(\div_ux|q1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[18] .is_wysiwyg = "true";
defparam \div_ux|q1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N9
dffeas \div_ux|q1[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~93_combout ),
	.asdata(\div_ux|q1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[19] .is_wysiwyg = "true";
defparam \div_ux|q1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N11
dffeas \div_ux|q1[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~95_combout ),
	.asdata(\div_ux|q1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[20] .is_wysiwyg = "true";
defparam \div_ux|q1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N13
dffeas \div_ux|q1[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~97_combout ),
	.asdata(\div_ux|q1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[21] .is_wysiwyg = "true";
defparam \div_ux|q1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N15
dffeas \div_ux|q1[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~99_combout ),
	.asdata(\div_ux|q1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[22] .is_wysiwyg = "true";
defparam \div_ux|q1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N17
dffeas \div_ux|q1[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~101_combout ),
	.asdata(\div_ux|q1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[23] .is_wysiwyg = "true";
defparam \div_ux|q1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N19
dffeas \div_ux|q1[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~103_combout ),
	.asdata(\div_ux|q1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[24] .is_wysiwyg = "true";
defparam \div_ux|q1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N21
dffeas \div_ux|q1[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~105_combout ),
	.asdata(\div_ux|q1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[25] .is_wysiwyg = "true";
defparam \div_ux|q1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N23
dffeas \div_ux|q1[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|Add0~107_combout ),
	.asdata(\div_ux|q1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_ux|q1[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q1[26] .is_wysiwyg = "true";
defparam \div_ux|q1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N6
cycloneive_lcell_comb \div_ux|WideOr0~5 (
// Equation(s):
// \div_ux|WideOr0~5_combout  = (\div_ux|q1 [26]) # ((\div_ux|q1 [24]) # ((\div_ux|q1 [23]) # (\div_ux|q1 [25])))

	.dataa(\div_ux|q1 [26]),
	.datab(\div_ux|q1 [24]),
	.datac(\div_ux|q1 [23]),
	.datad(\div_ux|q1 [25]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N28
cycloneive_lcell_comb \div_ux|WideOr0~3 (
// Equation(s):
// \div_ux|WideOr0~3_combout  = (\div_ux|q1 [21]) # ((\div_ux|q1 [22]) # ((\div_ux|q1 [19]) # (\div_ux|q1 [20])))

	.dataa(\div_ux|q1 [21]),
	.datab(\div_ux|q1 [22]),
	.datac(\div_ux|q1 [19]),
	.datad(\div_ux|q1 [20]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N0
cycloneive_lcell_comb \div_ux|WideOr0~0 (
// Equation(s):
// \div_ux|WideOr0~0_combout  = (\div_ux|q1 [7]) # ((\div_ux|q1 [9]) # ((\div_ux|q1 [10]) # (\div_ux|q1 [8])))

	.dataa(\div_ux|q1 [7]),
	.datab(\div_ux|q1 [9]),
	.datac(\div_ux|q1 [10]),
	.datad(\div_ux|q1 [8]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N2
cycloneive_lcell_comb \div_ux|WideOr0~1 (
// Equation(s):
// \div_ux|WideOr0~1_combout  = (\div_ux|q1 [14]) # ((\div_ux|q1 [13]) # ((\div_ux|q1 [12]) # (\div_ux|q1 [11])))

	.dataa(\div_ux|q1 [14]),
	.datab(\div_ux|q1 [13]),
	.datac(\div_ux|q1 [12]),
	.datad(\div_ux|q1 [11]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N30
cycloneive_lcell_comb \div_ux|WideOr0~2 (
// Equation(s):
// \div_ux|WideOr0~2_combout  = (\div_ux|q1 [18]) # ((\div_ux|q1 [15]) # ((\div_ux|q1 [17]) # (\div_ux|q1 [16])))

	.dataa(\div_ux|q1 [18]),
	.datab(\div_ux|q1 [15]),
	.datac(\div_ux|q1 [17]),
	.datad(\div_ux|q1 [16]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N0
cycloneive_lcell_comb \div_ux|WideOr0~4 (
// Equation(s):
// \div_ux|WideOr0~4_combout  = (\div_ux|WideOr0~3_combout ) # ((\div_ux|WideOr0~0_combout ) # ((\div_ux|WideOr0~1_combout ) # (\div_ux|WideOr0~2_combout )))

	.dataa(\div_ux|WideOr0~3_combout ),
	.datab(\div_ux|WideOr0~0_combout ),
	.datac(\div_ux|WideOr0~1_combout ),
	.datad(\div_ux|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\div_ux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N24
cycloneive_lcell_comb \div_ux|WideOr0~6 (
// Equation(s):
// \div_ux|WideOr0~6_combout  = (\div_ux|q1 [30]) # ((\div_ux|q1 [29]) # ((\div_ux|q1 [28]) # (\div_ux|q1 [27])))

	.dataa(\div_ux|q1 [30]),
	.datab(\div_ux|q1 [29]),
	.datac(\div_ux|q1 [28]),
	.datad(\div_ux|q1 [27]),
	.cin(gnd),
	.combout(\div_ux|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0~6 .lut_mask = 16'hFFFE;
defparam \div_ux|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N14
cycloneive_lcell_comb \div_ux|WideOr0 (
// Equation(s):
// \div_ux|WideOr0~combout  = (\div_ux|WideOr0~5_combout ) # ((\div_ux|WideOr0~4_combout ) # (\div_ux|WideOr0~6_combout ))

	.dataa(\div_ux|WideOr0~5_combout ),
	.datab(\div_ux|WideOr0~4_combout ),
	.datac(gnd),
	.datad(\div_ux|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\div_ux|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|WideOr0 .lut_mask = 16'hFFEE;
defparam \div_ux|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N4
cycloneive_lcell_comb \div_ux|q[0]~34 (
// Equation(s):
// \div_ux|q[0]~34_combout  = ((\div_ux|i [5] & (\div_ux|i [3])) # (!\div_ux|i [5] & ((!\div_ux|WideOr0~combout ) # (!\div_ux|i [3])))) # (!\div_ux|Equal1~0_combout )

	.dataa(\div_ux|i [5]),
	.datab(\div_ux|Equal1~0_combout ),
	.datac(\div_ux|i [3]),
	.datad(\div_ux|WideOr0~combout ),
	.cin(gnd),
	.combout(\div_ux|q[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q[0]~34 .lut_mask = 16'hB7F7;
defparam \div_ux|q[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N16
cycloneive_lcell_comb \div_ux|busy~0 (
// Equation(s):
// \div_ux|busy~0_combout  = (\fsm|State.CALC_MOMENT_3~q  & (\div_ux|LessThan1~0_combout )) # (!\fsm|State.CALC_MOMENT_3~q  & (((\div_ux|busy~q  & \div_ux|q[0]~34_combout ))))

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\div_ux|busy~q ),
	.datad(\div_ux|q[0]~34_combout ),
	.cin(gnd),
	.combout(\div_ux|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|busy~0 .lut_mask = 16'hD888;
defparam \div_ux|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N17
dffeas \div_ux|busy (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|busy .is_wysiwyg = "true";
defparam \div_ux|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N12
cycloneive_lcell_comb \div_ux|Equal1~1 (
// Equation(s):
// \div_ux|Equal1~1_combout  = (\div_ux|i [5] & (\div_ux|Equal1~0_combout  & !\div_ux|i [3]))

	.dataa(\div_ux|i [5]),
	.datab(\div_ux|Equal1~0_combout ),
	.datac(\div_ux|i [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_ux|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Equal1~1 .lut_mask = 16'h0808;
defparam \div_ux|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N8
cycloneive_lcell_comb \div_ux|valid~0 (
// Equation(s):
// \div_ux|valid~0_combout  = (\div_ux|valid~q ) # ((\div_ux|busy~q  & \div_ux|Equal1~1_combout ))

	.dataa(\div_ux|busy~q ),
	.datab(gnd),
	.datac(\div_ux|valid~q ),
	.datad(\div_ux|Equal1~1_combout ),
	.cin(gnd),
	.combout(\div_ux|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|valid~0 .lut_mask = 16'hFAF0;
defparam \div_ux|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y43_N9
dffeas \div_ux|valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|valid .is_wysiwyg = "true";
defparam \div_ux|valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N20
cycloneive_lcell_comb \div_uy|i[0]~6 (
// Equation(s):
// \div_uy|i[0]~6_combout  = \div_uy|i [0] $ (VCC)
// \div_uy|i[0]~7  = CARRY(\div_uy|i [0])

	.dataa(gnd),
	.datab(\div_uy|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_uy|i[0]~6_combout ),
	.cout(\div_uy|i[0]~7 ));
// synopsys translate_off
defparam \div_uy|i[0]~6 .lut_mask = 16'h33CC;
defparam \div_uy|i[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N0
cycloneive_lcell_comb \div_uy|Equal1~0 (
// Equation(s):
// \div_uy|Equal1~0_combout  = (\div_uy|i [4] & (\div_uy|i [2] & (\div_uy|i [1] & \div_uy|i [0])))

	.dataa(\div_uy|i [4]),
	.datab(\div_uy|i [2]),
	.datac(\div_uy|i [1]),
	.datad(\div_uy|i [0]),
	.cin(gnd),
	.combout(\div_uy|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Equal1~0 .lut_mask = 16'h8000;
defparam \div_uy|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X22_Y39_N0
cycloneive_mac_mult \prod_cy8fin8|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~116_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .dataa_width = 9;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .datab_width = 9;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y39_N2
cycloneive_mac_out \prod_cy8fin8|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT5 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~DATAOUT1 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult7~dataout ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~8 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~5 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult7~4 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~1 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out8 .dataa_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X22_Y38_N0
cycloneive_mac_mult \prod_cy8fin8|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~115_combout ,\fin_ram|mem~114_combout ,gnd,gnd,gnd,\fin_ram|mem~113_combout ,\fin_ram|mem~112_combout ,\fin_ram|mem~111_combout ,gnd,gnd,gnd,\fin_ram|mem~110_combout ,\fin_ram|mem~109_combout ,\fin_ram|mem~108_combout ,gnd,gnd,gnd,\fin_ram|mem~107_combout }),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y38_N2
cycloneive_mac_out \prod_cy8fin8|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT21 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT13 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT5 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~dataout ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~10 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~9 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~8 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~7 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~5 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~4 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~2 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult5~1 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X22_Y40_N0
cycloneive_mac_mult \prod_cy8fin8|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~116_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y40_N2
cycloneive_mac_out \prod_cy8fin8|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~dataout ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~15 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~14 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~13 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~12 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~11 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~10 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~9 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~8 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~6 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~5 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~4 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult3~1 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N6
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout  & 
// (\prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout  & \prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N8
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N10
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N12
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N14
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4  & (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N16
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N18
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N20
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N22
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N24
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N26
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N28
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y40_N30
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N0
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N2
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14  & (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N4
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N6
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16  & (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N8
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N10
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N12
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N14
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2  & ((GND) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39 ))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2  & 
// (\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39  $ (GND)))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h5AAF;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N16
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41 ))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'hA505;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N18
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4  & ((GND) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43 ))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43  $ (GND)))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h5AAF;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N20
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45 ))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'hA505;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N22
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24  & (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6  & !\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h964D;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N24
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))
// \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~51  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7 ))

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h3C3F;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y39_N26
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52_combout  = !\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~51 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h0F0F;
defparam \prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N6
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout  = \prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT19  $ (GND)
// \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1  = CARRY(!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT19 )

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0 .lut_mask = 16'hCC33;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N8
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20  & (!\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20  & 
// ((\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 ) # (GND)))
// \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20 ))

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~1 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2 .lut_mask = 16'h3C3F;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N10
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21  & (\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3  $ (GND))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3  & VCC))
// \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21  & !\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~3 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4 .lut_mask = 16'hA50A;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N12
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22  & (!\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22  & 
// ((\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 ) # (GND)))
// \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22 ))

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~5 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6 .lut_mask = 16'h3C3F;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N14
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23  & (\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7  $ (GND))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7  & VCC))
// \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~9  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23  & !\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~7 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~9 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8 .lut_mask = 16'hA50A;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N16
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout  = \prod_cy8fin8|Mult0|auto_generated|add17_result[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~9 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10 .lut_mask = 16'hF0F0;
defparam \prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X22_Y37_N0
cycloneive_mac_mult \prod_cy8fin8|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\fin_ram|mem~115_combout ,\fin_ram|mem~114_combout ,gnd,gnd,gnd,\fin_ram|mem~113_combout ,\fin_ram|mem~112_combout ,\fin_ram|mem~111_combout ,gnd,gnd,gnd,\fin_ram|mem~110_combout ,\fin_ram|mem~109_combout ,\fin_ram|mem~108_combout ,gnd,gnd,gnd,\fin_ram|mem~107_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \prod_cy8fin8|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y37_N2
cycloneive_mac_out \prod_cy8fin8|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\prod_cy8fin8|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy8fin8|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \prod_cy8fin8|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N6
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~1_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0_combout  & \prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N8
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~3_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~1_cout )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~1_cout ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N10
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~5_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~3_cout ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT20  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N12
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~7_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~5_cout )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~5_cout ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N14
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~9_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~7_cout ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT22  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N16
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~11_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT23  & !\prod_cy8fin8|Mult0|auto_generated|op_1~9_cout )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~9_cout ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N18
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~13_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT24  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N20
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~15 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~15_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT25  & !\prod_cy8fin8|Mult0|auto_generated|op_1~13_cout )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~13_cout ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~15 .lut_mask = 16'h0017;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N22
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~17 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~17_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~15_cout ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT26  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~15_cout )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~17 .lut_mask = 16'h008E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N24
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~19 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~19_cout  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~17_cout )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~17_cout ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~19 .lut_mask = 16'h0017;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N26
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~20_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~19_cout )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~21  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~19_cout ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28  & !\prod_cy8fin8|Mult0|auto_generated|op_1~19_cout )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~19_cout ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~20_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N28
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~21 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~21 )) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~23  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~21 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~21 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~21 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N30
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~24_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~23 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~25  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~23 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30  & !\prod_cy8fin8|Mult0|auto_generated|op_1~23 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~23 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~24_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N0
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~26_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~25 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~25 )) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~27  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~25 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~25 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~25 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N2
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~28_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~27 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~29  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~27 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32  & !\prod_cy8fin8|Mult0|auto_generated|op_1~27 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~27 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~28_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N4
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~30_combout  = (\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  & (\prod_cy8fin8|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~29 )))) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~29 )) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~31  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout  & (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33  & !\prod_cy8fin8|Mult0|auto_generated|op_1~29 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~29 ) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~29 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N6
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~32_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout  $ (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~31 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~33  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout  & ((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~31 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout  & (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34  & !\prod_cy8fin8|Mult0|auto_generated|op_1~31 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~31 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~32_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N8
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~34_combout  = (\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~33 )))) # (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~33 )) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~35  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~33 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~33 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~33 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N10
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~36_combout  = ((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~35 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~37  = CARRY((\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~35 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~35 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~35 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~36_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N12
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  = (\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~37 )))) # (!\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~37 )) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~39  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~37 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~37 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add17_result[0]~0_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~37 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N14
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~40_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~39 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~41  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~39 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~39 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add17_result[1]~2_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~39 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~40_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N16
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~42_combout  = (\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~41 )))) # (!\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~41 )) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~43  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout  & (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~41 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~41 ) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add17_result[2]~4_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~41 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N18
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~44_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~43 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~45  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~43 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~43 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add17_result[3]~6_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~43 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~44_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N20
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  = (\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~45 )))) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~45 )) # (!\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \prod_cy8fin8|Mult0|auto_generated|op_1~47  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout  & (!\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~45 )) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout  & ((!\prod_cy8fin8|Mult0|auto_generated|op_1~45 ) # (!\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add17_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~45 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N22
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~48_combout  = ((\prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~47 )))) # (GND)
// \prod_cy8fin8|Mult0|auto_generated|op_1~49  = CARRY((\prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout  & ((\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~47 ))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout  & (\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~47 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|add17_result[5]~10_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~47 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~48_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N24
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  = (\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~49  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~49 ))
// \prod_cy8fin8|Mult0|auto_generated|op_1~51  = CARRY((!\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout  & !\prod_cy8fin8|Mult0|auto_generated|op_1~49 ))

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~49 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout ),
	.cout(\prod_cy8fin8|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~50 .lut_mask = 16'hC303;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N26
cycloneive_lcell_comb \prod_cy8fin8|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  = \prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT8  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~51  $ (\prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52_combout ))

	.dataa(gnd),
	.datab(\prod_cy8fin8|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(gnd),
	.datad(\prod_cy8fin8|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cin(\prod_cy8fin8|Mult0|auto_generated|op_1~51 ),
	.combout(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~52 .lut_mask = 16'hC33C;
defparam \prod_cy8fin8|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y45_N0
cycloneive_mac_mult \prod_cy4fin4|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~158_combout ,\fin_ram|mem~157_combout ,\fin_ram|mem~156_combout ,gnd,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .dataa_width = 9;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .datab_width = 9;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y45_N2
cycloneive_mac_out \prod_cy4fin4|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT7 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT3 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~dataout ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~6 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~5 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult7~4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~2 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~1 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out8 .dataa_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y40_N0
cycloneive_mac_mult \prod_cy4fin4|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,\fin_ram|mem~155_combout ,\fin_ram|mem~154_combout ,\fin_ram|mem~153_combout ,gnd,gnd,gnd,\fin_ram|mem~152_combout ,\fin_ram|mem~151_combout ,\fin_ram|mem~150_combout ,gnd,gnd,gnd,\fin_ram|mem~149_combout ,\fin_ram|mem~148_combout ,\fin_ram|mem~147_combout }),
	.datab({vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y40_N2
cycloneive_mac_out \prod_cy4fin4|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT21 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT13 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT5 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~dataout ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~10 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~9 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~8 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~7 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~6 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~5 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~2 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult5~1 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y41_N0
cycloneive_mac_mult \prod_cy4fin4|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\fin_ram|mem~158_combout ,\fin_ram|mem~157_combout ,\fin_ram|mem~156_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y41_N2
cycloneive_mac_out \prod_cy4fin4|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT18 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~dataout ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~13 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~12 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~11 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~10 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~9 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~8 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~7 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~6 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~5 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~4 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~2 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult3~1 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout  & 
// (\prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout  & \prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10  & (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12  & (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16  & (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20  & (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21  & ((!\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4  & ((GND) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43 ))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4  & 
// (\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43  $ (GND)))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h3CCF;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45  & VCC)) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45 ))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'hA505;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24  & (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h964D;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// ((\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h5A5F;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51  & VCC))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8  & !\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'hC30C;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9  & 
// ((\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 ) # (GND)))
// \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~55  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h3C3F;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56_combout  = !\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~55 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h0F0F;
defparam \prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  = \prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT21  $ (GND)
// \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1  = CARRY(!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT21 )

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0 .lut_mask = 16'hCC33;
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22  & (!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22  & 
// ((\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 ) # (GND)))
// \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~1 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2 .lut_mask = 16'h3C3F;
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23  & (\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3  & VCC))
// \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~5  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23  & !\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~3 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~5 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4 .lut_mask = 16'hA50A;
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout  = \prod_cy4fin4|Mult0|auto_generated|add17_result[2]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~5 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6 .lut_mask = 16'hF0F0;
defparam \prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y44_N0
cycloneive_mac_mult \prod_cy4fin4|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,\fin_ram|mem~155_combout ,\fin_ram|mem~154_combout ,\fin_ram|mem~153_combout ,gnd,gnd,gnd,\fin_ram|mem~152_combout ,\fin_ram|mem~151_combout ,\fin_ram|mem~150_combout ,gnd,gnd,gnd,\fin_ram|mem~149_combout ,\fin_ram|mem~148_combout ,\fin_ram|mem~147_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \prod_cy4fin4|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y44_N2
cycloneive_mac_out \prod_cy4fin4|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\prod_cy4fin4|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\prod_cy4fin4|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \prod_cy4fin4|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~1_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT18  & \prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~3_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~1_cout )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~1_cout ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~5_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~3_cout ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT20  & !\prod_cy4fin4|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~7_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT21  & !\prod_cy4fin4|Mult0|auto_generated|op_1~5_cout )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~5_cout ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~9_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~7_cout ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT22  & !\prod_cy4fin4|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~11_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT23  & !\prod_cy4fin4|Mult0|auto_generated|op_1~9_cout )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~9_cout ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~13_cout  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT24  & !\prod_cy4fin4|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~14_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout )) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~15  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~13_cout ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~14_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~16_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~15 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~17  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~15 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~15 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~15 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~16_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~18_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~17 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~17 )) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~19  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~17 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~17 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~17 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~18_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~20_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~19 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~21  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~19 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~19 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~19 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~20_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  & (\prod_cy4fin4|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~21 )))) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~21 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~23  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29  & !\prod_cy4fin4|Mult0|auto_generated|op_1~21 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~21 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~21 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~24_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~23 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~25  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~23 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~23 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~23 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~24_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~26_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~25 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~25 )) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~27  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~25 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~25 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~25 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~26_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~28_combout  = ((\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~27 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~29  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~27 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32  & !\prod_cy4fin4|Mult0|auto_generated|op_1~27 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~27 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~28_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~30_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  & (\prod_cy4fin4|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~29 )))) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~29 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~31  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33  & !\prod_cy4fin4|Mult0|auto_generated|op_1~29 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~29 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~29 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~30_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~32_combout  = ((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~31 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~33  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~31 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~31 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~31 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~32_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~34_combout  = (\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~33 )))) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~33 )) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~35  = CARRY((\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~33 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~33 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~33 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~36_combout  = ((\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~35 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~37  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~35 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18  & !\prod_cy4fin4|Mult0|auto_generated|op_1~35 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~35 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~36_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~38_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  & (\prod_cy4fin4|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~37 )))) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~37 )) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~39  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout  & (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19  & !\prod_cy4fin4|Mult0|auto_generated|op_1~37 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~37 ) # (!\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~37 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~38_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~40_combout  = ((\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout  $ (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~39 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~41  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout  & ((\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~39 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout  & (\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20  & !\prod_cy4fin4|Mult0|auto_generated|op_1~39 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~39 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~40_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~42_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~41 )))) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~41 )) # (!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~43  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout  & (!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~41 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~41 ) # (!\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add17_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~41 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~42_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~44_combout  = ((\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout  $ (\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~43 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~45  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~43 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout  & (\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~43 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add17_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~43 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~44_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  = (\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~45 )))) # (!\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~45 )) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \prod_cy4fin4|Mult0|auto_generated|op_1~47  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout  & (!\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~45 )) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout  & ((!\prod_cy4fin4|Mult0|auto_generated|op_1~45 ) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add17_result[2]~4_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~45 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~48_combout  = ((\prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~47 )))) # (GND)
// \prod_cy4fin4|Mult0|auto_generated|op_1~49  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout  & ((\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~47 ))) # 
// (!\prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout  & (\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~47 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add17_result[3]~6_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~47 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~48_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~50_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~49  & VCC)) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~49 ))
// \prod_cy4fin4|Mult0|auto_generated|op_1~51  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~49 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~49 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~50_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~50 .lut_mask = 16'hC303;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~52_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout  & ((GND) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~51 ))) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout  & 
// (\prod_cy4fin4|Mult0|auto_generated|op_1~51  $ (GND)))
// \prod_cy4fin4|Mult0|auto_generated|op_1~53  = CARRY((\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~51 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~51 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~52_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~52 .lut_mask = 16'h3CCF;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~54_combout  = (\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~53  & VCC)) # (!\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout  & 
// (!\prod_cy4fin4|Mult0|auto_generated|op_1~53 ))
// \prod_cy4fin4|Mult0|auto_generated|op_1~55  = CARRY((!\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout  & !\prod_cy4fin4|Mult0|auto_generated|op_1~53 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|add9_result[27]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~53 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~54_combout ),
	.cout(\prod_cy4fin4|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~54 .lut_mask = 16'hA505;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \prod_cy4fin4|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  = \prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT10  $ (\prod_cy4fin4|Mult0|auto_generated|op_1~55  $ (\prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cy4fin4|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cin(\prod_cy4fin4|Mult0|auto_generated|op_1~55 ),
	.combout(\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ),
	.cout());
// synopsys translate_off
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~56 .lut_mask = 16'hA55A;
defparam \prod_cy4fin4|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \adder2|Add3~0 (
// Equation(s):
// \adder2|Add3~0_combout  = (\fin_ram|mem~137_combout  & (\fin_ram|mem~147_combout  $ (VCC))) # (!\fin_ram|mem~137_combout  & (\fin_ram|mem~147_combout  & VCC))
// \adder2|Add3~1  = CARRY((\fin_ram|mem~137_combout  & \fin_ram|mem~147_combout ))

	.dataa(\fin_ram|mem~137_combout ),
	.datab(\fin_ram|mem~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder2|Add3~0_combout ),
	.cout(\adder2|Add3~1 ));
// synopsys translate_off
defparam \adder2|Add3~0 .lut_mask = 16'h6688;
defparam \adder2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \adder2|Add3~2 (
// Equation(s):
// \adder2|Add3~2_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~14_combout  & (!\adder2|Add3~1 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~14_combout  & ((\adder2|Add3~1 ) # (GND)))
// \adder2|Add3~3  = CARRY((!\adder2|Add3~1 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~14_combout ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~1 ),
	.combout(\adder2|Add3~2_combout ),
	.cout(\adder2|Add3~3 ));
// synopsys translate_off
defparam \adder2|Add3~2 .lut_mask = 16'h3C3F;
defparam \adder2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \adder2|Add3~4 (
// Equation(s):
// \adder2|Add3~4_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~16_combout  & (\adder2|Add3~3  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~16_combout  & (!\adder2|Add3~3  & VCC))
// \adder2|Add3~5  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~16_combout  & !\adder2|Add3~3 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~3 ),
	.combout(\adder2|Add3~4_combout ),
	.cout(\adder2|Add3~5 ));
// synopsys translate_off
defparam \adder2|Add3~4 .lut_mask = 16'hC30C;
defparam \adder2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \adder2|Add3~6 (
// Equation(s):
// \adder2|Add3~6_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~18_combout  & (!\adder2|Add3~5 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~18_combout  & ((\adder2|Add3~5 ) # (GND)))
// \adder2|Add3~7  = CARRY((!\adder2|Add3~5 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~18_combout ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~5 ),
	.combout(\adder2|Add3~6_combout ),
	.cout(\adder2|Add3~7 ));
// synopsys translate_off
defparam \adder2|Add3~6 .lut_mask = 16'h3C3F;
defparam \adder2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \adder2|Add3~8 (
// Equation(s):
// \adder2|Add3~8_combout  = ((\fin_ram|mem~138_combout  $ (\prod_cy4fin4|Mult0|auto_generated|op_1~20_combout  $ (!\adder2|Add3~7 )))) # (GND)
// \adder2|Add3~9  = CARRY((\fin_ram|mem~138_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~20_combout ) # (!\adder2|Add3~7 ))) # (!\fin_ram|mem~138_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~20_combout  & !\adder2|Add3~7 )))

	.dataa(\fin_ram|mem~138_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~7 ),
	.combout(\adder2|Add3~8_combout ),
	.cout(\adder2|Add3~9 ));
// synopsys translate_off
defparam \adder2|Add3~8 .lut_mask = 16'h698E;
defparam \adder2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \adder2|Add3~10 (
// Equation(s):
// \adder2|Add3~10_combout  = (\fin_ram|mem~139_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  & (\adder2|Add3~9  & VCC)) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  & (!\adder2|Add3~9 )))) # (!\fin_ram|mem~139_combout  & 
// ((\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  & (!\adder2|Add3~9 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  & ((\adder2|Add3~9 ) # (GND)))))
// \adder2|Add3~11  = CARRY((\fin_ram|mem~139_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout  & !\adder2|Add3~9 )) # (!\fin_ram|mem~139_combout  & ((!\adder2|Add3~9 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\fin_ram|mem~139_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~9 ),
	.combout(\adder2|Add3~10_combout ),
	.cout(\adder2|Add3~11 ));
// synopsys translate_off
defparam \adder2|Add3~10 .lut_mask = 16'h9617;
defparam \adder2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \adder2|Add3~12 (
// Equation(s):
// \adder2|Add3~12_combout  = ((\fin_ram|mem~140_combout  $ (\prod_cy4fin4|Mult0|auto_generated|op_1~24_combout  $ (!\adder2|Add3~11 )))) # (GND)
// \adder2|Add3~13  = CARRY((\fin_ram|mem~140_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~24_combout ) # (!\adder2|Add3~11 ))) # (!\fin_ram|mem~140_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~24_combout  & !\adder2|Add3~11 )))

	.dataa(\fin_ram|mem~140_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~11 ),
	.combout(\adder2|Add3~12_combout ),
	.cout(\adder2|Add3~13 ));
// synopsys translate_off
defparam \adder2|Add3~12 .lut_mask = 16'h698E;
defparam \adder2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \adder2|Add3~14 (
// Equation(s):
// \adder2|Add3~14_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~26_combout  & (!\adder2|Add3~13 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~26_combout  & ((\adder2|Add3~13 ) # (GND)))
// \adder2|Add3~15  = CARRY((!\adder2|Add3~13 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~26_combout ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~13 ),
	.combout(\adder2|Add3~14_combout ),
	.cout(\adder2|Add3~15 ));
// synopsys translate_off
defparam \adder2|Add3~14 .lut_mask = 16'h3C3F;
defparam \adder2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \adder2|Add3~16 (
// Equation(s):
// \adder2|Add3~16_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~28_combout  & (\adder2|Add3~15  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~28_combout  & (!\adder2|Add3~15  & VCC))
// \adder2|Add3~17  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~28_combout  & !\adder2|Add3~15 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~15 ),
	.combout(\adder2|Add3~16_combout ),
	.cout(\adder2|Add3~17 ));
// synopsys translate_off
defparam \adder2|Add3~16 .lut_mask = 16'hA50A;
defparam \adder2|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \adder2|Add3~18 (
// Equation(s):
// \adder2|Add3~18_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~30_combout  & (!\adder2|Add3~17 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~30_combout  & ((\adder2|Add3~17 ) # (GND)))
// \adder2|Add3~19  = CARRY((!\adder2|Add3~17 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~30_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~17 ),
	.combout(\adder2|Add3~18_combout ),
	.cout(\adder2|Add3~19 ));
// synopsys translate_off
defparam \adder2|Add3~18 .lut_mask = 16'h5A5F;
defparam \adder2|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \adder2|Add3~20 (
// Equation(s):
// \adder2|Add3~20_combout  = ((\fin_ram|mem~141_combout  $ (\prod_cy4fin4|Mult0|auto_generated|op_1~32_combout  $ (!\adder2|Add3~19 )))) # (GND)
// \adder2|Add3~21  = CARRY((\fin_ram|mem~141_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~32_combout ) # (!\adder2|Add3~19 ))) # (!\fin_ram|mem~141_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~32_combout  & !\adder2|Add3~19 )))

	.dataa(\fin_ram|mem~141_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~19 ),
	.combout(\adder2|Add3~20_combout ),
	.cout(\adder2|Add3~21 ));
// synopsys translate_off
defparam \adder2|Add3~20 .lut_mask = 16'h698E;
defparam \adder2|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \adder2|Add3~22 (
// Equation(s):
// \adder2|Add3~22_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout  & ((\fin_ram|mem~142_combout  & (\adder2|Add3~21  & VCC)) # (!\fin_ram|mem~142_combout  & (!\adder2|Add3~21 )))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout  & 
// ((\fin_ram|mem~142_combout  & (!\adder2|Add3~21 )) # (!\fin_ram|mem~142_combout  & ((\adder2|Add3~21 ) # (GND)))))
// \adder2|Add3~23  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout  & (!\fin_ram|mem~142_combout  & !\adder2|Add3~21 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout  & ((!\adder2|Add3~21 ) # (!\fin_ram|mem~142_combout ))))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~34_combout ),
	.datab(\fin_ram|mem~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~21 ),
	.combout(\adder2|Add3~22_combout ),
	.cout(\adder2|Add3~23 ));
// synopsys translate_off
defparam \adder2|Add3~22 .lut_mask = 16'h9617;
defparam \adder2|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \adder2|Add3~24 (
// Equation(s):
// \adder2|Add3~24_combout  = ((\prod_cy4fin4|Mult0|auto_generated|op_1~36_combout  $ (\fin_ram|mem~143_combout  $ (!\adder2|Add3~23 )))) # (GND)
// \adder2|Add3~25  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~36_combout  & ((\fin_ram|mem~143_combout ) # (!\adder2|Add3~23 ))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~36_combout  & (\fin_ram|mem~143_combout  & !\adder2|Add3~23 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~36_combout ),
	.datab(\fin_ram|mem~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~23 ),
	.combout(\adder2|Add3~24_combout ),
	.cout(\adder2|Add3~25 ));
// synopsys translate_off
defparam \adder2|Add3~24 .lut_mask = 16'h698E;
defparam \adder2|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \adder2|Add3~26 (
// Equation(s):
// \adder2|Add3~26_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~38_combout  & (!\adder2|Add3~25 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~38_combout  & ((\adder2|Add3~25 ) # (GND)))
// \adder2|Add3~27  = CARRY((!\adder2|Add3~25 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~38_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~25 ),
	.combout(\adder2|Add3~26_combout ),
	.cout(\adder2|Add3~27 ));
// synopsys translate_off
defparam \adder2|Add3~26 .lut_mask = 16'h5A5F;
defparam \adder2|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \adder2|Add3~28 (
// Equation(s):
// \adder2|Add3~28_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~40_combout  & (\adder2|Add3~27  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~40_combout  & (!\adder2|Add3~27  & VCC))
// \adder2|Add3~29  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~40_combout  & !\adder2|Add3~27 ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~27 ),
	.combout(\adder2|Add3~28_combout ),
	.cout(\adder2|Add3~29 ));
// synopsys translate_off
defparam \adder2|Add3~28 .lut_mask = 16'hA50A;
defparam \adder2|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \adder2|Add3~30 (
// Equation(s):
// \adder2|Add3~30_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~42_combout  & (!\adder2|Add3~29 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~42_combout  & ((\adder2|Add3~29 ) # (GND)))
// \adder2|Add3~31  = CARRY((!\adder2|Add3~29 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~42_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~29 ),
	.combout(\adder2|Add3~30_combout ),
	.cout(\adder2|Add3~31 ));
// synopsys translate_off
defparam \adder2|Add3~30 .lut_mask = 16'h5A5F;
defparam \adder2|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \adder2|Add3~32 (
// Equation(s):
// \adder2|Add3~32_combout  = ((\prod_cy4fin4|Mult0|auto_generated|op_1~44_combout  $ (\fin_ram|mem~144_combout  $ (!\adder2|Add3~31 )))) # (GND)
// \adder2|Add3~33  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~44_combout  & ((\fin_ram|mem~144_combout ) # (!\adder2|Add3~31 ))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~44_combout  & (\fin_ram|mem~144_combout  & !\adder2|Add3~31 )))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~44_combout ),
	.datab(\fin_ram|mem~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~31 ),
	.combout(\adder2|Add3~32_combout ),
	.cout(\adder2|Add3~33 ));
// synopsys translate_off
defparam \adder2|Add3~32 .lut_mask = 16'h698E;
defparam \adder2|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \adder2|Add3~34 (
// Equation(s):
// \adder2|Add3~34_combout  = (\fin_ram|mem~145_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  & (\adder2|Add3~33  & VCC)) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  & (!\adder2|Add3~33 )))) # (!\fin_ram|mem~145_combout  & 
// ((\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  & (!\adder2|Add3~33 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  & ((\adder2|Add3~33 ) # (GND)))))
// \adder2|Add3~35  = CARRY((\fin_ram|mem~145_combout  & (!\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout  & !\adder2|Add3~33 )) # (!\fin_ram|mem~145_combout  & ((!\adder2|Add3~33 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout ))))

	.dataa(\fin_ram|mem~145_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~33 ),
	.combout(\adder2|Add3~34_combout ),
	.cout(\adder2|Add3~35 ));
// synopsys translate_off
defparam \adder2|Add3~34 .lut_mask = 16'h9617;
defparam \adder2|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \adder2|Add3~36 (
// Equation(s):
// \adder2|Add3~36_combout  = ((\fin_ram|mem~146_combout  $ (\prod_cy4fin4|Mult0|auto_generated|op_1~48_combout  $ (!\adder2|Add3~35 )))) # (GND)
// \adder2|Add3~37  = CARRY((\fin_ram|mem~146_combout  & ((\prod_cy4fin4|Mult0|auto_generated|op_1~48_combout ) # (!\adder2|Add3~35 ))) # (!\fin_ram|mem~146_combout  & (\prod_cy4fin4|Mult0|auto_generated|op_1~48_combout  & !\adder2|Add3~35 )))

	.dataa(\fin_ram|mem~146_combout ),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~35 ),
	.combout(\adder2|Add3~36_combout ),
	.cout(\adder2|Add3~37 ));
// synopsys translate_off
defparam \adder2|Add3~36 .lut_mask = 16'h698E;
defparam \adder2|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \adder2|Add3~38 (
// Equation(s):
// \adder2|Add3~38_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~50_combout  & (!\adder2|Add3~37 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~50_combout  & ((\adder2|Add3~37 ) # (GND)))
// \adder2|Add3~39  = CARRY((!\adder2|Add3~37 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~50_combout ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~37 ),
	.combout(\adder2|Add3~38_combout ),
	.cout(\adder2|Add3~39 ));
// synopsys translate_off
defparam \adder2|Add3~38 .lut_mask = 16'h3C3F;
defparam \adder2|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \adder2|Add3~40 (
// Equation(s):
// \adder2|Add3~40_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~52_combout  & (\adder2|Add3~39  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~52_combout  & (!\adder2|Add3~39  & VCC))
// \adder2|Add3~41  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~52_combout  & !\adder2|Add3~39 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~39 ),
	.combout(\adder2|Add3~40_combout ),
	.cout(\adder2|Add3~41 ));
// synopsys translate_off
defparam \adder2|Add3~40 .lut_mask = 16'hC30C;
defparam \adder2|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \adder2|Add3~42 (
// Equation(s):
// \adder2|Add3~42_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~54_combout  & (!\adder2|Add3~41 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~54_combout  & ((\adder2|Add3~41 ) # (GND)))
// \adder2|Add3~43  = CARRY((!\adder2|Add3~41 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~54_combout ))

	.dataa(\prod_cy4fin4|Mult0|auto_generated|op_1~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~41 ),
	.combout(\adder2|Add3~42_combout ),
	.cout(\adder2|Add3~43 ));
// synopsys translate_off
defparam \adder2|Add3~42 .lut_mask = 16'h5A5F;
defparam \adder2|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \adder2|Add3~44 (
// Equation(s):
// \adder2|Add3~44_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  & (\adder2|Add3~43  $ (GND))) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  & (!\adder2|Add3~43  & VCC))
// \adder2|Add3~45  = CARRY((\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  & !\adder2|Add3~43 ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~43 ),
	.combout(\adder2|Add3~44_combout ),
	.cout(\adder2|Add3~45 ));
// synopsys translate_off
defparam \adder2|Add3~44 .lut_mask = 16'hC30C;
defparam \adder2|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \adder2|Add3~46 (
// Equation(s):
// \adder2|Add3~46_combout  = (\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  & (!\adder2|Add3~45 )) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout  & ((\adder2|Add3~45 ) # (GND)))
// \adder2|Add3~47  = CARRY((!\adder2|Add3~45 ) # (!\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ))

	.dataa(gnd),
	.datab(\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add3~45 ),
	.combout(\adder2|Add3~46_combout ),
	.cout(\adder2|Add3~47 ));
// synopsys translate_off
defparam \adder2|Add3~46 .lut_mask = 16'h3C3F;
defparam \adder2|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \adder2|Add3~48 (
// Equation(s):
// \adder2|Add3~48_combout  = \adder2|Add3~47  $ (!\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cy4fin4|Mult0|auto_generated|op_1~56_combout ),
	.cin(\adder2|Add3~47 ),
	.combout(\adder2|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \adder2|Add3~48 .lut_mask = 16'hF00F;
defparam \adder2|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \adder2|Add4~0 (
// Equation(s):
// \adder2|Add4~0_combout  = (\adder2|Add3~0_combout  & (\fin_ram|mem~171_combout  $ (VCC))) # (!\adder2|Add3~0_combout  & (\fin_ram|mem~171_combout  & VCC))
// \adder2|Add4~1  = CARRY((\adder2|Add3~0_combout  & \fin_ram|mem~171_combout ))

	.dataa(\adder2|Add3~0_combout ),
	.datab(\fin_ram|mem~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder2|Add4~0_combout ),
	.cout(\adder2|Add4~1 ));
// synopsys translate_off
defparam \adder2|Add4~0 .lut_mask = 16'h6688;
defparam \adder2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \adder2|Add4~2 (
// Equation(s):
// \adder2|Add4~2_combout  = (\adder2|Add3~2_combout  & ((\fin_ram|mem~172_combout  & (\adder2|Add4~1  & VCC)) # (!\fin_ram|mem~172_combout  & (!\adder2|Add4~1 )))) # (!\adder2|Add3~2_combout  & ((\fin_ram|mem~172_combout  & (!\adder2|Add4~1 )) # 
// (!\fin_ram|mem~172_combout  & ((\adder2|Add4~1 ) # (GND)))))
// \adder2|Add4~3  = CARRY((\adder2|Add3~2_combout  & (!\fin_ram|mem~172_combout  & !\adder2|Add4~1 )) # (!\adder2|Add3~2_combout  & ((!\adder2|Add4~1 ) # (!\fin_ram|mem~172_combout ))))

	.dataa(\adder2|Add3~2_combout ),
	.datab(\fin_ram|mem~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~1 ),
	.combout(\adder2|Add4~2_combout ),
	.cout(\adder2|Add4~3 ));
// synopsys translate_off
defparam \adder2|Add4~2 .lut_mask = 16'h9617;
defparam \adder2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \adder2|Add4~4 (
// Equation(s):
// \adder2|Add4~4_combout  = ((\adder2|Add3~4_combout  $ (\fin_ram|mem~173_combout  $ (!\adder2|Add4~3 )))) # (GND)
// \adder2|Add4~5  = CARRY((\adder2|Add3~4_combout  & ((\fin_ram|mem~173_combout ) # (!\adder2|Add4~3 ))) # (!\adder2|Add3~4_combout  & (\fin_ram|mem~173_combout  & !\adder2|Add4~3 )))

	.dataa(\adder2|Add3~4_combout ),
	.datab(\fin_ram|mem~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~3 ),
	.combout(\adder2|Add4~4_combout ),
	.cout(\adder2|Add4~5 ));
// synopsys translate_off
defparam \adder2|Add4~4 .lut_mask = 16'h698E;
defparam \adder2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \adder2|Add4~6 (
// Equation(s):
// \adder2|Add4~6_combout  = (\adder2|Add3~6_combout  & (!\adder2|Add4~5 )) # (!\adder2|Add3~6_combout  & ((\adder2|Add4~5 ) # (GND)))
// \adder2|Add4~7  = CARRY((!\adder2|Add4~5 ) # (!\adder2|Add3~6_combout ))

	.dataa(\adder2|Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~5 ),
	.combout(\adder2|Add4~6_combout ),
	.cout(\adder2|Add4~7 ));
// synopsys translate_off
defparam \adder2|Add4~6 .lut_mask = 16'h5A5F;
defparam \adder2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \adder2|Add4~8 (
// Equation(s):
// \adder2|Add4~8_combout  = (\adder2|Add3~8_combout  & (\adder2|Add4~7  $ (GND))) # (!\adder2|Add3~8_combout  & (!\adder2|Add4~7  & VCC))
// \adder2|Add4~9  = CARRY((\adder2|Add3~8_combout  & !\adder2|Add4~7 ))

	.dataa(\adder2|Add3~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~7 ),
	.combout(\adder2|Add4~8_combout ),
	.cout(\adder2|Add4~9 ));
// synopsys translate_off
defparam \adder2|Add4~8 .lut_mask = 16'hA50A;
defparam \adder2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \adder2|Add4~10 (
// Equation(s):
// \adder2|Add4~10_combout  = (\adder2|Add3~10_combout  & (!\adder2|Add4~9 )) # (!\adder2|Add3~10_combout  & ((\adder2|Add4~9 ) # (GND)))
// \adder2|Add4~11  = CARRY((!\adder2|Add4~9 ) # (!\adder2|Add3~10_combout ))

	.dataa(gnd),
	.datab(\adder2|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~9 ),
	.combout(\adder2|Add4~10_combout ),
	.cout(\adder2|Add4~11 ));
// synopsys translate_off
defparam \adder2|Add4~10 .lut_mask = 16'h3C3F;
defparam \adder2|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \adder2|Add4~12 (
// Equation(s):
// \adder2|Add4~12_combout  = ((\fin_ram|mem~174_combout  $ (\adder2|Add3~12_combout  $ (!\adder2|Add4~11 )))) # (GND)
// \adder2|Add4~13  = CARRY((\fin_ram|mem~174_combout  & ((\adder2|Add3~12_combout ) # (!\adder2|Add4~11 ))) # (!\fin_ram|mem~174_combout  & (\adder2|Add3~12_combout  & !\adder2|Add4~11 )))

	.dataa(\fin_ram|mem~174_combout ),
	.datab(\adder2|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~11 ),
	.combout(\adder2|Add4~12_combout ),
	.cout(\adder2|Add4~13 ));
// synopsys translate_off
defparam \adder2|Add4~12 .lut_mask = 16'h698E;
defparam \adder2|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \adder2|Add4~14 (
// Equation(s):
// \adder2|Add4~14_combout  = (\fin_ram|mem~175_combout  & ((\adder2|Add3~14_combout  & (\adder2|Add4~13  & VCC)) # (!\adder2|Add3~14_combout  & (!\adder2|Add4~13 )))) # (!\fin_ram|mem~175_combout  & ((\adder2|Add3~14_combout  & (!\adder2|Add4~13 )) # 
// (!\adder2|Add3~14_combout  & ((\adder2|Add4~13 ) # (GND)))))
// \adder2|Add4~15  = CARRY((\fin_ram|mem~175_combout  & (!\adder2|Add3~14_combout  & !\adder2|Add4~13 )) # (!\fin_ram|mem~175_combout  & ((!\adder2|Add4~13 ) # (!\adder2|Add3~14_combout ))))

	.dataa(\fin_ram|mem~175_combout ),
	.datab(\adder2|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~13 ),
	.combout(\adder2|Add4~14_combout ),
	.cout(\adder2|Add4~15 ));
// synopsys translate_off
defparam \adder2|Add4~14 .lut_mask = 16'h9617;
defparam \adder2|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \adder2|Add4~16 (
// Equation(s):
// \adder2|Add4~16_combout  = ((\fin_ram|mem~176_combout  $ (\adder2|Add3~16_combout  $ (!\adder2|Add4~15 )))) # (GND)
// \adder2|Add4~17  = CARRY((\fin_ram|mem~176_combout  & ((\adder2|Add3~16_combout ) # (!\adder2|Add4~15 ))) # (!\fin_ram|mem~176_combout  & (\adder2|Add3~16_combout  & !\adder2|Add4~15 )))

	.dataa(\fin_ram|mem~176_combout ),
	.datab(\adder2|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~15 ),
	.combout(\adder2|Add4~16_combout ),
	.cout(\adder2|Add4~17 ));
// synopsys translate_off
defparam \adder2|Add4~16 .lut_mask = 16'h698E;
defparam \adder2|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \adder2|Add4~18 (
// Equation(s):
// \adder2|Add4~18_combout  = (\adder2|Add3~18_combout  & (!\adder2|Add4~17 )) # (!\adder2|Add3~18_combout  & ((\adder2|Add4~17 ) # (GND)))
// \adder2|Add4~19  = CARRY((!\adder2|Add4~17 ) # (!\adder2|Add3~18_combout ))

	.dataa(\adder2|Add3~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~17 ),
	.combout(\adder2|Add4~18_combout ),
	.cout(\adder2|Add4~19 ));
// synopsys translate_off
defparam \adder2|Add4~18 .lut_mask = 16'h5A5F;
defparam \adder2|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \adder2|Add4~20 (
// Equation(s):
// \adder2|Add4~20_combout  = (\adder2|Add3~20_combout  & (\adder2|Add4~19  $ (GND))) # (!\adder2|Add3~20_combout  & (!\adder2|Add4~19  & VCC))
// \adder2|Add4~21  = CARRY((\adder2|Add3~20_combout  & !\adder2|Add4~19 ))

	.dataa(gnd),
	.datab(\adder2|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~19 ),
	.combout(\adder2|Add4~20_combout ),
	.cout(\adder2|Add4~21 ));
// synopsys translate_off
defparam \adder2|Add4~20 .lut_mask = 16'hC30C;
defparam \adder2|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \adder2|Add4~22 (
// Equation(s):
// \adder2|Add4~22_combout  = (\adder2|Add3~22_combout  & (!\adder2|Add4~21 )) # (!\adder2|Add3~22_combout  & ((\adder2|Add4~21 ) # (GND)))
// \adder2|Add4~23  = CARRY((!\adder2|Add4~21 ) # (!\adder2|Add3~22_combout ))

	.dataa(gnd),
	.datab(\adder2|Add3~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~21 ),
	.combout(\adder2|Add4~22_combout ),
	.cout(\adder2|Add4~23 ));
// synopsys translate_off
defparam \adder2|Add4~22 .lut_mask = 16'h3C3F;
defparam \adder2|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \adder2|Add4~24 (
// Equation(s):
// \adder2|Add4~24_combout  = ((\adder2|Add3~24_combout  $ (\fin_ram|mem~177_combout  $ (!\adder2|Add4~23 )))) # (GND)
// \adder2|Add4~25  = CARRY((\adder2|Add3~24_combout  & ((\fin_ram|mem~177_combout ) # (!\adder2|Add4~23 ))) # (!\adder2|Add3~24_combout  & (\fin_ram|mem~177_combout  & !\adder2|Add4~23 )))

	.dataa(\adder2|Add3~24_combout ),
	.datab(\fin_ram|mem~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~23 ),
	.combout(\adder2|Add4~24_combout ),
	.cout(\adder2|Add4~25 ));
// synopsys translate_off
defparam \adder2|Add4~24 .lut_mask = 16'h698E;
defparam \adder2|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \adder2|Add4~26 (
// Equation(s):
// \adder2|Add4~26_combout  = (\adder2|Add3~26_combout  & ((\fin_ram|mem~178_combout  & (\adder2|Add4~25  & VCC)) # (!\fin_ram|mem~178_combout  & (!\adder2|Add4~25 )))) # (!\adder2|Add3~26_combout  & ((\fin_ram|mem~178_combout  & (!\adder2|Add4~25 )) # 
// (!\fin_ram|mem~178_combout  & ((\adder2|Add4~25 ) # (GND)))))
// \adder2|Add4~27  = CARRY((\adder2|Add3~26_combout  & (!\fin_ram|mem~178_combout  & !\adder2|Add4~25 )) # (!\adder2|Add3~26_combout  & ((!\adder2|Add4~25 ) # (!\fin_ram|mem~178_combout ))))

	.dataa(\adder2|Add3~26_combout ),
	.datab(\fin_ram|mem~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~25 ),
	.combout(\adder2|Add4~26_combout ),
	.cout(\adder2|Add4~27 ));
// synopsys translate_off
defparam \adder2|Add4~26 .lut_mask = 16'h9617;
defparam \adder2|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \adder2|Add4~28 (
// Equation(s):
// \adder2|Add4~28_combout  = ((\fin_ram|mem~179_combout  $ (\adder2|Add3~28_combout  $ (!\adder2|Add4~27 )))) # (GND)
// \adder2|Add4~29  = CARRY((\fin_ram|mem~179_combout  & ((\adder2|Add3~28_combout ) # (!\adder2|Add4~27 ))) # (!\fin_ram|mem~179_combout  & (\adder2|Add3~28_combout  & !\adder2|Add4~27 )))

	.dataa(\fin_ram|mem~179_combout ),
	.datab(\adder2|Add3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~27 ),
	.combout(\adder2|Add4~28_combout ),
	.cout(\adder2|Add4~29 ));
// synopsys translate_off
defparam \adder2|Add4~28 .lut_mask = 16'h698E;
defparam \adder2|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \adder2|Add4~30 (
// Equation(s):
// \adder2|Add4~30_combout  = (\adder2|Add3~30_combout  & (!\adder2|Add4~29 )) # (!\adder2|Add3~30_combout  & ((\adder2|Add4~29 ) # (GND)))
// \adder2|Add4~31  = CARRY((!\adder2|Add4~29 ) # (!\adder2|Add3~30_combout ))

	.dataa(gnd),
	.datab(\adder2|Add3~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~29 ),
	.combout(\adder2|Add4~30_combout ),
	.cout(\adder2|Add4~31 ));
// synopsys translate_off
defparam \adder2|Add4~30 .lut_mask = 16'h3C3F;
defparam \adder2|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \adder2|Add4~32 (
// Equation(s):
// \adder2|Add4~32_combout  = (\adder2|Add3~32_combout  & (\adder2|Add4~31  $ (GND))) # (!\adder2|Add3~32_combout  & (!\adder2|Add4~31  & VCC))
// \adder2|Add4~33  = CARRY((\adder2|Add3~32_combout  & !\adder2|Add4~31 ))

	.dataa(\adder2|Add3~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~31 ),
	.combout(\adder2|Add4~32_combout ),
	.cout(\adder2|Add4~33 ));
// synopsys translate_off
defparam \adder2|Add4~32 .lut_mask = 16'hA50A;
defparam \adder2|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \adder2|Add4~34 (
// Equation(s):
// \adder2|Add4~34_combout  = (\adder2|Add3~34_combout  & (!\adder2|Add4~33 )) # (!\adder2|Add3~34_combout  & ((\adder2|Add4~33 ) # (GND)))
// \adder2|Add4~35  = CARRY((!\adder2|Add4~33 ) # (!\adder2|Add3~34_combout ))

	.dataa(\adder2|Add3~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~33 ),
	.combout(\adder2|Add4~34_combout ),
	.cout(\adder2|Add4~35 ));
// synopsys translate_off
defparam \adder2|Add4~34 .lut_mask = 16'h5A5F;
defparam \adder2|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \adder2|Add4~36 (
// Equation(s):
// \adder2|Add4~36_combout  = ((\adder2|Add3~36_combout  $ (\fin_ram|mem~180_combout  $ (!\adder2|Add4~35 )))) # (GND)
// \adder2|Add4~37  = CARRY((\adder2|Add3~36_combout  & ((\fin_ram|mem~180_combout ) # (!\adder2|Add4~35 ))) # (!\adder2|Add3~36_combout  & (\fin_ram|mem~180_combout  & !\adder2|Add4~35 )))

	.dataa(\adder2|Add3~36_combout ),
	.datab(\fin_ram|mem~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~35 ),
	.combout(\adder2|Add4~36_combout ),
	.cout(\adder2|Add4~37 ));
// synopsys translate_off
defparam \adder2|Add4~36 .lut_mask = 16'h698E;
defparam \adder2|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \adder2|Add4~38 (
// Equation(s):
// \adder2|Add4~38_combout  = (\adder2|Add3~38_combout  & ((\fin_ram|mem~181_combout  & (\adder2|Add4~37  & VCC)) # (!\fin_ram|mem~181_combout  & (!\adder2|Add4~37 )))) # (!\adder2|Add3~38_combout  & ((\fin_ram|mem~181_combout  & (!\adder2|Add4~37 )) # 
// (!\fin_ram|mem~181_combout  & ((\adder2|Add4~37 ) # (GND)))))
// \adder2|Add4~39  = CARRY((\adder2|Add3~38_combout  & (!\fin_ram|mem~181_combout  & !\adder2|Add4~37 )) # (!\adder2|Add3~38_combout  & ((!\adder2|Add4~37 ) # (!\fin_ram|mem~181_combout ))))

	.dataa(\adder2|Add3~38_combout ),
	.datab(\fin_ram|mem~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~37 ),
	.combout(\adder2|Add4~38_combout ),
	.cout(\adder2|Add4~39 ));
// synopsys translate_off
defparam \adder2|Add4~38 .lut_mask = 16'h9617;
defparam \adder2|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \adder2|Add4~40 (
// Equation(s):
// \adder2|Add4~40_combout  = ((\adder2|Add3~40_combout  $ (\fin_ram|mem~182_combout  $ (!\adder2|Add4~39 )))) # (GND)
// \adder2|Add4~41  = CARRY((\adder2|Add3~40_combout  & ((\fin_ram|mem~182_combout ) # (!\adder2|Add4~39 ))) # (!\adder2|Add3~40_combout  & (\fin_ram|mem~182_combout  & !\adder2|Add4~39 )))

	.dataa(\adder2|Add3~40_combout ),
	.datab(\fin_ram|mem~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~39 ),
	.combout(\adder2|Add4~40_combout ),
	.cout(\adder2|Add4~41 ));
// synopsys translate_off
defparam \adder2|Add4~40 .lut_mask = 16'h698E;
defparam \adder2|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \adder2|Add4~42 (
// Equation(s):
// \adder2|Add4~42_combout  = (\adder2|Add3~42_combout  & (!\adder2|Add4~41 )) # (!\adder2|Add3~42_combout  & ((\adder2|Add4~41 ) # (GND)))
// \adder2|Add4~43  = CARRY((!\adder2|Add4~41 ) # (!\adder2|Add3~42_combout ))

	.dataa(gnd),
	.datab(\adder2|Add3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~41 ),
	.combout(\adder2|Add4~42_combout ),
	.cout(\adder2|Add4~43 ));
// synopsys translate_off
defparam \adder2|Add4~42 .lut_mask = 16'h3C3F;
defparam \adder2|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \adder2|Add4~44 (
// Equation(s):
// \adder2|Add4~44_combout  = (\adder2|Add3~44_combout  & (\adder2|Add4~43  $ (GND))) # (!\adder2|Add3~44_combout  & (!\adder2|Add4~43  & VCC))
// \adder2|Add4~45  = CARRY((\adder2|Add3~44_combout  & !\adder2|Add4~43 ))

	.dataa(gnd),
	.datab(\adder2|Add3~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~43 ),
	.combout(\adder2|Add4~44_combout ),
	.cout(\adder2|Add4~45 ));
// synopsys translate_off
defparam \adder2|Add4~44 .lut_mask = 16'hC30C;
defparam \adder2|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \adder2|Add4~46 (
// Equation(s):
// \adder2|Add4~46_combout  = (\adder2|Add3~46_combout  & (!\adder2|Add4~45 )) # (!\adder2|Add3~46_combout  & ((\adder2|Add4~45 ) # (GND)))
// \adder2|Add4~47  = CARRY((!\adder2|Add4~45 ) # (!\adder2|Add3~46_combout ))

	.dataa(gnd),
	.datab(\adder2|Add3~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add4~45 ),
	.combout(\adder2|Add4~46_combout ),
	.cout(\adder2|Add4~47 ));
// synopsys translate_off
defparam \adder2|Add4~46 .lut_mask = 16'h3C3F;
defparam \adder2|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \adder2|Add4~48 (
// Equation(s):
// \adder2|Add4~48_combout  = \adder2|Add4~47  $ (!\adder2|Add3~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adder2|Add3~48_combout ),
	.cin(\adder2|Add4~47 ),
	.combout(\adder2|Add4~48_combout ),
	.cout());
// synopsys translate_off
defparam \adder2|Add4~48 .lut_mask = 16'hF00F;
defparam \adder2|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \adder2|Add5~0 (
// Equation(s):
// \adder2|Add5~0_combout  = (\fin_ram|mem~127_combout  & (\fin_ram|mem~117_combout  $ (VCC))) # (!\fin_ram|mem~127_combout  & (\fin_ram|mem~117_combout  & VCC))
// \adder2|Add5~1  = CARRY((\fin_ram|mem~127_combout  & \fin_ram|mem~117_combout ))

	.dataa(\fin_ram|mem~127_combout ),
	.datab(\fin_ram|mem~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder2|Add5~0_combout ),
	.cout(\adder2|Add5~1 ));
// synopsys translate_off
defparam \adder2|Add5~0 .lut_mask = 16'h6688;
defparam \adder2|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \adder2|Add5~2 (
// Equation(s):
// \adder2|Add5~2_combout  = (\fin_ram|mem~117_combout  & (!\adder2|Add5~1 )) # (!\fin_ram|mem~117_combout  & ((\adder2|Add5~1 ) # (GND)))
// \adder2|Add5~3  = CARRY((!\adder2|Add5~1 ) # (!\fin_ram|mem~117_combout ))

	.dataa(gnd),
	.datab(\fin_ram|mem~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~1 ),
	.combout(\adder2|Add5~2_combout ),
	.cout(\adder2|Add5~3 ));
// synopsys translate_off
defparam \adder2|Add5~2 .lut_mask = 16'h3C3F;
defparam \adder2|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \adder2|Add5~4 (
// Equation(s):
// \adder2|Add5~4_combout  = (\fin_ram|mem~117_combout  & (\adder2|Add5~3  $ (GND))) # (!\fin_ram|mem~117_combout  & (!\adder2|Add5~3  & VCC))
// \adder2|Add5~5  = CARRY((\fin_ram|mem~117_combout  & !\adder2|Add5~3 ))

	.dataa(gnd),
	.datab(\fin_ram|mem~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~3 ),
	.combout(\adder2|Add5~4_combout ),
	.cout(\adder2|Add5~5 ));
// synopsys translate_off
defparam \adder2|Add5~4 .lut_mask = 16'hC30C;
defparam \adder2|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \adder2|Add5~6 (
// Equation(s):
// \adder2|Add5~6_combout  = (\fin_ram|mem~117_combout  & (!\adder2|Add5~5 )) # (!\fin_ram|mem~117_combout  & ((\adder2|Add5~5 ) # (GND)))
// \adder2|Add5~7  = CARRY((!\adder2|Add5~5 ) # (!\fin_ram|mem~117_combout ))

	.dataa(gnd),
	.datab(\fin_ram|mem~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~5 ),
	.combout(\adder2|Add5~6_combout ),
	.cout(\adder2|Add5~7 ));
// synopsys translate_off
defparam \adder2|Add5~6 .lut_mask = 16'h3C3F;
defparam \adder2|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \adder2|Add5~8 (
// Equation(s):
// \adder2|Add5~8_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  $ (\fin_ram|mem~128_combout  $ (!\adder2|Add5~7 )))) # (GND)
// \adder2|Add5~9  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  & ((\fin_ram|mem~128_combout ) # (!\adder2|Add5~7 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout  & (\fin_ram|mem~128_combout  & !\adder2|Add5~7 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~20_combout ),
	.datab(\fin_ram|mem~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~7 ),
	.combout(\adder2|Add5~8_combout ),
	.cout(\adder2|Add5~9 ));
// synopsys translate_off
defparam \adder2|Add5~8 .lut_mask = 16'h698E;
defparam \adder2|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \adder2|Add5~10 (
// Equation(s):
// \adder2|Add5~10_combout  = (\fin_ram|mem~129_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (\adder2|Add5~9  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (!\adder2|Add5~9 )))) # (!\fin_ram|mem~129_combout  & 
// ((\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & (!\adder2|Add5~9 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & ((\adder2|Add5~9 ) # (GND)))))
// \adder2|Add5~11  = CARRY((\fin_ram|mem~129_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout  & !\adder2|Add5~9 )) # (!\fin_ram|mem~129_combout  & ((!\adder2|Add5~9 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\fin_ram|mem~129_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~9 ),
	.combout(\adder2|Add5~10_combout ),
	.cout(\adder2|Add5~11 ));
// synopsys translate_off
defparam \adder2|Add5~10 .lut_mask = 16'h9617;
defparam \adder2|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \adder2|Add5~12 (
// Equation(s):
// \adder2|Add5~12_combout  = ((\fin_ram|mem~130_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  $ (!\adder2|Add5~11 )))) # (GND)
// \adder2|Add5~13  = CARRY((\fin_ram|mem~130_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout ) # (!\adder2|Add5~11 ))) # (!\fin_ram|mem~130_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout  & !\adder2|Add5~11 )))

	.dataa(\fin_ram|mem~130_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~11 ),
	.combout(\adder2|Add5~12_combout ),
	.cout(\adder2|Add5~13 ));
// synopsys translate_off
defparam \adder2|Add5~12 .lut_mask = 16'h698E;
defparam \adder2|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \adder2|Add5~14 (
// Equation(s):
// \adder2|Add5~14_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & (!\adder2|Add5~13 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout  & ((\adder2|Add5~13 ) # (GND)))
// \adder2|Add5~15  = CARRY((!\adder2|Add5~13 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~13 ),
	.combout(\adder2|Add5~14_combout ),
	.cout(\adder2|Add5~15 ));
// synopsys translate_off
defparam \adder2|Add5~14 .lut_mask = 16'h5A5F;
defparam \adder2|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \adder2|Add5~16 (
// Equation(s):
// \adder2|Add5~16_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  & (\adder2|Add5~15  $ (GND))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  & (!\adder2|Add5~15  & VCC))
// \adder2|Add5~17  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout  & !\adder2|Add5~15 ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~15 ),
	.combout(\adder2|Add5~16_combout ),
	.cout(\adder2|Add5~17 ));
// synopsys translate_off
defparam \adder2|Add5~16 .lut_mask = 16'hC30C;
defparam \adder2|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \adder2|Add5~18 (
// Equation(s):
// \adder2|Add5~18_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & (!\adder2|Add5~17 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout  & ((\adder2|Add5~17 ) # (GND)))
// \adder2|Add5~19  = CARRY((!\adder2|Add5~17 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~17 ),
	.combout(\adder2|Add5~18_combout ),
	.cout(\adder2|Add5~19 ));
// synopsys translate_off
defparam \adder2|Add5~18 .lut_mask = 16'h5A5F;
defparam \adder2|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \adder2|Add5~20 (
// Equation(s):
// \adder2|Add5~20_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  $ (\fin_ram|mem~131_combout  $ (!\adder2|Add5~19 )))) # (GND)
// \adder2|Add5~21  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  & ((\fin_ram|mem~131_combout ) # (!\adder2|Add5~19 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout  & (\fin_ram|mem~131_combout  & !\adder2|Add5~19 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~32_combout ),
	.datab(\fin_ram|mem~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~19 ),
	.combout(\adder2|Add5~20_combout ),
	.cout(\adder2|Add5~21 ));
// synopsys translate_off
defparam \adder2|Add5~20 .lut_mask = 16'h698E;
defparam \adder2|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \adder2|Add5~22 (
// Equation(s):
// \adder2|Add5~22_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & ((\fin_ram|mem~132_combout  & (\adder2|Add5~21  & VCC)) # (!\fin_ram|mem~132_combout  & (!\adder2|Add5~21 )))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & 
// ((\fin_ram|mem~132_combout  & (!\adder2|Add5~21 )) # (!\fin_ram|mem~132_combout  & ((\adder2|Add5~21 ) # (GND)))))
// \adder2|Add5~23  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & (!\fin_ram|mem~132_combout  & !\adder2|Add5~21 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout  & ((!\adder2|Add5~21 ) # (!\fin_ram|mem~132_combout ))))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~34_combout ),
	.datab(\fin_ram|mem~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~21 ),
	.combout(\adder2|Add5~22_combout ),
	.cout(\adder2|Add5~23 ));
// synopsys translate_off
defparam \adder2|Add5~22 .lut_mask = 16'h9617;
defparam \adder2|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \adder2|Add5~24 (
// Equation(s):
// \adder2|Add5~24_combout  = ((\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  $ (\fin_ram|mem~133_combout  $ (!\adder2|Add5~23 )))) # (GND)
// \adder2|Add5~25  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  & ((\fin_ram|mem~133_combout ) # (!\adder2|Add5~23 ))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout  & (\fin_ram|mem~133_combout  & !\adder2|Add5~23 )))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~36_combout ),
	.datab(\fin_ram|mem~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~23 ),
	.combout(\adder2|Add5~24_combout ),
	.cout(\adder2|Add5~25 ));
// synopsys translate_off
defparam \adder2|Add5~24 .lut_mask = 16'h698E;
defparam \adder2|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \adder2|Add5~26 (
// Equation(s):
// \adder2|Add5~26_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & (!\adder2|Add5~25 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout  & ((\adder2|Add5~25 ) # (GND)))
// \adder2|Add5~27  = CARRY((!\adder2|Add5~25 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~25 ),
	.combout(\adder2|Add5~26_combout ),
	.cout(\adder2|Add5~27 ));
// synopsys translate_off
defparam \adder2|Add5~26 .lut_mask = 16'h5A5F;
defparam \adder2|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \adder2|Add5~28 (
// Equation(s):
// \adder2|Add5~28_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  & (\adder2|Add5~27  $ (GND))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  & (!\adder2|Add5~27  & VCC))
// \adder2|Add5~29  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout  & !\adder2|Add5~27 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~27 ),
	.combout(\adder2|Add5~28_combout ),
	.cout(\adder2|Add5~29 ));
// synopsys translate_off
defparam \adder2|Add5~28 .lut_mask = 16'hA50A;
defparam \adder2|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \adder2|Add5~30 (
// Equation(s):
// \adder2|Add5~30_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & (!\adder2|Add5~29 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout  & ((\adder2|Add5~29 ) # (GND)))
// \adder2|Add5~31  = CARRY((!\adder2|Add5~29 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~29 ),
	.combout(\adder2|Add5~30_combout ),
	.cout(\adder2|Add5~31 ));
// synopsys translate_off
defparam \adder2|Add5~30 .lut_mask = 16'h5A5F;
defparam \adder2|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \adder2|Add5~32 (
// Equation(s):
// \adder2|Add5~32_combout  = ((\fin_ram|mem~134_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  $ (!\adder2|Add5~31 )))) # (GND)
// \adder2|Add5~33  = CARRY((\fin_ram|mem~134_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout ) # (!\adder2|Add5~31 ))) # (!\fin_ram|mem~134_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout  & !\adder2|Add5~31 )))

	.dataa(\fin_ram|mem~134_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~31 ),
	.combout(\adder2|Add5~32_combout ),
	.cout(\adder2|Add5~33 ));
// synopsys translate_off
defparam \adder2|Add5~32 .lut_mask = 16'h698E;
defparam \adder2|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \adder2|Add5~34 (
// Equation(s):
// \adder2|Add5~34_combout  = (\fin_ram|mem~135_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (\adder2|Add5~33  & VCC)) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (!\adder2|Add5~33 )))) # (!\fin_ram|mem~135_combout  & 
// ((\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & (!\adder2|Add5~33 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & ((\adder2|Add5~33 ) # (GND)))))
// \adder2|Add5~35  = CARRY((\fin_ram|mem~135_combout  & (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout  & !\adder2|Add5~33 )) # (!\fin_ram|mem~135_combout  & ((!\adder2|Add5~33 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ))))

	.dataa(\fin_ram|mem~135_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~33 ),
	.combout(\adder2|Add5~34_combout ),
	.cout(\adder2|Add5~35 ));
// synopsys translate_off
defparam \adder2|Add5~34 .lut_mask = 16'h9617;
defparam \adder2|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \adder2|Add5~36 (
// Equation(s):
// \adder2|Add5~36_combout  = ((\fin_ram|mem~136_combout  $ (\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  $ (!\adder2|Add5~35 )))) # (GND)
// \adder2|Add5~37  = CARRY((\fin_ram|mem~136_combout  & ((\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout ) # (!\adder2|Add5~35 ))) # (!\fin_ram|mem~136_combout  & (\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout  & !\adder2|Add5~35 )))

	.dataa(\fin_ram|mem~136_combout ),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~35 ),
	.combout(\adder2|Add5~36_combout ),
	.cout(\adder2|Add5~37 ));
// synopsys translate_off
defparam \adder2|Add5~36 .lut_mask = 16'h698E;
defparam \adder2|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \adder2|Add5~38 (
// Equation(s):
// \adder2|Add5~38_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & (!\adder2|Add5~37 )) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout  & ((\adder2|Add5~37 ) # (GND)))
// \adder2|Add5~39  = CARRY((!\adder2|Add5~37 ) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout ))

	.dataa(gnd),
	.datab(\prod_cx7fin7|Mult0|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~37 ),
	.combout(\adder2|Add5~38_combout ),
	.cout(\adder2|Add5~39 ));
// synopsys translate_off
defparam \adder2|Add5~38 .lut_mask = 16'h3C3F;
defparam \adder2|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \adder2|Add5~40 (
// Equation(s):
// \adder2|Add5~40_combout  = (\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  & (\adder2|Add5~39  $ (GND))) # (!\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  & (!\adder2|Add5~39  & VCC))
// \adder2|Add5~41  = CARRY((\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  & !\adder2|Add5~39 ))

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add5~39 ),
	.combout(\adder2|Add5~40_combout ),
	.cout(\adder2|Add5~41 ));
// synopsys translate_off
defparam \adder2|Add5~40 .lut_mask = 16'hA50A;
defparam \adder2|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \adder2|Add5~42 (
// Equation(s):
// \adder2|Add5~42_combout  = \prod_cx7fin7|Mult0|auto_generated|op_1~52_combout  $ (\adder2|Add5~41 )

	.dataa(\prod_cx7fin7|Mult0|auto_generated|op_1~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\adder2|Add5~41 ),
	.combout(\adder2|Add5~42_combout ),
	.cout());
// synopsys translate_off
defparam \adder2|Add5~42 .lut_mask = 16'h5A5A;
defparam \adder2|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \adder2|Add6~0 (
// Equation(s):
// \adder2|Add6~0_combout  = (\adder2|Add5~0_combout  & (\adder2|Add4~0_combout  $ (VCC))) # (!\adder2|Add5~0_combout  & (\adder2|Add4~0_combout  & VCC))
// \adder2|Add6~1  = CARRY((\adder2|Add5~0_combout  & \adder2|Add4~0_combout ))

	.dataa(\adder2|Add5~0_combout ),
	.datab(\adder2|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder2|Add6~0_combout ),
	.cout(\adder2|Add6~1 ));
// synopsys translate_off
defparam \adder2|Add6~0 .lut_mask = 16'h6688;
defparam \adder2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \adder2|Add6~2 (
// Equation(s):
// \adder2|Add6~2_combout  = (\adder2|Add4~2_combout  & ((\adder2|Add5~2_combout  & (\adder2|Add6~1  & VCC)) # (!\adder2|Add5~2_combout  & (!\adder2|Add6~1 )))) # (!\adder2|Add4~2_combout  & ((\adder2|Add5~2_combout  & (!\adder2|Add6~1 )) # 
// (!\adder2|Add5~2_combout  & ((\adder2|Add6~1 ) # (GND)))))
// \adder2|Add6~3  = CARRY((\adder2|Add4~2_combout  & (!\adder2|Add5~2_combout  & !\adder2|Add6~1 )) # (!\adder2|Add4~2_combout  & ((!\adder2|Add6~1 ) # (!\adder2|Add5~2_combout ))))

	.dataa(\adder2|Add4~2_combout ),
	.datab(\adder2|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~1 ),
	.combout(\adder2|Add6~2_combout ),
	.cout(\adder2|Add6~3 ));
// synopsys translate_off
defparam \adder2|Add6~2 .lut_mask = 16'h9617;
defparam \adder2|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \adder2|Add6~4 (
// Equation(s):
// \adder2|Add6~4_combout  = ((\adder2|Add4~4_combout  $ (\adder2|Add5~4_combout  $ (!\adder2|Add6~3 )))) # (GND)
// \adder2|Add6~5  = CARRY((\adder2|Add4~4_combout  & ((\adder2|Add5~4_combout ) # (!\adder2|Add6~3 ))) # (!\adder2|Add4~4_combout  & (\adder2|Add5~4_combout  & !\adder2|Add6~3 )))

	.dataa(\adder2|Add4~4_combout ),
	.datab(\adder2|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~3 ),
	.combout(\adder2|Add6~4_combout ),
	.cout(\adder2|Add6~5 ));
// synopsys translate_off
defparam \adder2|Add6~4 .lut_mask = 16'h698E;
defparam \adder2|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \adder2|Add6~6 (
// Equation(s):
// \adder2|Add6~6_combout  = (\adder2|Add5~6_combout  & ((\adder2|Add4~6_combout  & (\adder2|Add6~5  & VCC)) # (!\adder2|Add4~6_combout  & (!\adder2|Add6~5 )))) # (!\adder2|Add5~6_combout  & ((\adder2|Add4~6_combout  & (!\adder2|Add6~5 )) # 
// (!\adder2|Add4~6_combout  & ((\adder2|Add6~5 ) # (GND)))))
// \adder2|Add6~7  = CARRY((\adder2|Add5~6_combout  & (!\adder2|Add4~6_combout  & !\adder2|Add6~5 )) # (!\adder2|Add5~6_combout  & ((!\adder2|Add6~5 ) # (!\adder2|Add4~6_combout ))))

	.dataa(\adder2|Add5~6_combout ),
	.datab(\adder2|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~5 ),
	.combout(\adder2|Add6~6_combout ),
	.cout(\adder2|Add6~7 ));
// synopsys translate_off
defparam \adder2|Add6~6 .lut_mask = 16'h9617;
defparam \adder2|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \adder2|Add6~8 (
// Equation(s):
// \adder2|Add6~8_combout  = ((\adder2|Add4~8_combout  $ (\adder2|Add5~8_combout  $ (!\adder2|Add6~7 )))) # (GND)
// \adder2|Add6~9  = CARRY((\adder2|Add4~8_combout  & ((\adder2|Add5~8_combout ) # (!\adder2|Add6~7 ))) # (!\adder2|Add4~8_combout  & (\adder2|Add5~8_combout  & !\adder2|Add6~7 )))

	.dataa(\adder2|Add4~8_combout ),
	.datab(\adder2|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~7 ),
	.combout(\adder2|Add6~8_combout ),
	.cout(\adder2|Add6~9 ));
// synopsys translate_off
defparam \adder2|Add6~8 .lut_mask = 16'h698E;
defparam \adder2|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \adder2|Add6~10 (
// Equation(s):
// \adder2|Add6~10_combout  = (\adder2|Add5~10_combout  & ((\adder2|Add4~10_combout  & (\adder2|Add6~9  & VCC)) # (!\adder2|Add4~10_combout  & (!\adder2|Add6~9 )))) # (!\adder2|Add5~10_combout  & ((\adder2|Add4~10_combout  & (!\adder2|Add6~9 )) # 
// (!\adder2|Add4~10_combout  & ((\adder2|Add6~9 ) # (GND)))))
// \adder2|Add6~11  = CARRY((\adder2|Add5~10_combout  & (!\adder2|Add4~10_combout  & !\adder2|Add6~9 )) # (!\adder2|Add5~10_combout  & ((!\adder2|Add6~9 ) # (!\adder2|Add4~10_combout ))))

	.dataa(\adder2|Add5~10_combout ),
	.datab(\adder2|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~9 ),
	.combout(\adder2|Add6~10_combout ),
	.cout(\adder2|Add6~11 ));
// synopsys translate_off
defparam \adder2|Add6~10 .lut_mask = 16'h9617;
defparam \adder2|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \adder2|Add6~12 (
// Equation(s):
// \adder2|Add6~12_combout  = ((\adder2|Add5~12_combout  $ (\adder2|Add4~12_combout  $ (!\adder2|Add6~11 )))) # (GND)
// \adder2|Add6~13  = CARRY((\adder2|Add5~12_combout  & ((\adder2|Add4~12_combout ) # (!\adder2|Add6~11 ))) # (!\adder2|Add5~12_combout  & (\adder2|Add4~12_combout  & !\adder2|Add6~11 )))

	.dataa(\adder2|Add5~12_combout ),
	.datab(\adder2|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~11 ),
	.combout(\adder2|Add6~12_combout ),
	.cout(\adder2|Add6~13 ));
// synopsys translate_off
defparam \adder2|Add6~12 .lut_mask = 16'h698E;
defparam \adder2|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \adder2|Add6~14 (
// Equation(s):
// \adder2|Add6~14_combout  = (\adder2|Add5~14_combout  & ((\adder2|Add4~14_combout  & (\adder2|Add6~13  & VCC)) # (!\adder2|Add4~14_combout  & (!\adder2|Add6~13 )))) # (!\adder2|Add5~14_combout  & ((\adder2|Add4~14_combout  & (!\adder2|Add6~13 )) # 
// (!\adder2|Add4~14_combout  & ((\adder2|Add6~13 ) # (GND)))))
// \adder2|Add6~15  = CARRY((\adder2|Add5~14_combout  & (!\adder2|Add4~14_combout  & !\adder2|Add6~13 )) # (!\adder2|Add5~14_combout  & ((!\adder2|Add6~13 ) # (!\adder2|Add4~14_combout ))))

	.dataa(\adder2|Add5~14_combout ),
	.datab(\adder2|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~13 ),
	.combout(\adder2|Add6~14_combout ),
	.cout(\adder2|Add6~15 ));
// synopsys translate_off
defparam \adder2|Add6~14 .lut_mask = 16'h9617;
defparam \adder2|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \adder2|Add6~16 (
// Equation(s):
// \adder2|Add6~16_combout  = ((\adder2|Add5~16_combout  $ (\adder2|Add4~16_combout  $ (!\adder2|Add6~15 )))) # (GND)
// \adder2|Add6~17  = CARRY((\adder2|Add5~16_combout  & ((\adder2|Add4~16_combout ) # (!\adder2|Add6~15 ))) # (!\adder2|Add5~16_combout  & (\adder2|Add4~16_combout  & !\adder2|Add6~15 )))

	.dataa(\adder2|Add5~16_combout ),
	.datab(\adder2|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~15 ),
	.combout(\adder2|Add6~16_combout ),
	.cout(\adder2|Add6~17 ));
// synopsys translate_off
defparam \adder2|Add6~16 .lut_mask = 16'h698E;
defparam \adder2|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \adder2|Add6~18 (
// Equation(s):
// \adder2|Add6~18_combout  = (\adder2|Add4~18_combout  & ((\adder2|Add5~18_combout  & (\adder2|Add6~17  & VCC)) # (!\adder2|Add5~18_combout  & (!\adder2|Add6~17 )))) # (!\adder2|Add4~18_combout  & ((\adder2|Add5~18_combout  & (!\adder2|Add6~17 )) # 
// (!\adder2|Add5~18_combout  & ((\adder2|Add6~17 ) # (GND)))))
// \adder2|Add6~19  = CARRY((\adder2|Add4~18_combout  & (!\adder2|Add5~18_combout  & !\adder2|Add6~17 )) # (!\adder2|Add4~18_combout  & ((!\adder2|Add6~17 ) # (!\adder2|Add5~18_combout ))))

	.dataa(\adder2|Add4~18_combout ),
	.datab(\adder2|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~17 ),
	.combout(\adder2|Add6~18_combout ),
	.cout(\adder2|Add6~19 ));
// synopsys translate_off
defparam \adder2|Add6~18 .lut_mask = 16'h9617;
defparam \adder2|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \adder2|Add6~20 (
// Equation(s):
// \adder2|Add6~20_combout  = ((\adder2|Add5~20_combout  $ (\adder2|Add4~20_combout  $ (!\adder2|Add6~19 )))) # (GND)
// \adder2|Add6~21  = CARRY((\adder2|Add5~20_combout  & ((\adder2|Add4~20_combout ) # (!\adder2|Add6~19 ))) # (!\adder2|Add5~20_combout  & (\adder2|Add4~20_combout  & !\adder2|Add6~19 )))

	.dataa(\adder2|Add5~20_combout ),
	.datab(\adder2|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~19 ),
	.combout(\adder2|Add6~20_combout ),
	.cout(\adder2|Add6~21 ));
// synopsys translate_off
defparam \adder2|Add6~20 .lut_mask = 16'h698E;
defparam \adder2|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \adder2|Add6~22 (
// Equation(s):
// \adder2|Add6~22_combout  = (\adder2|Add5~22_combout  & ((\adder2|Add4~22_combout  & (\adder2|Add6~21  & VCC)) # (!\adder2|Add4~22_combout  & (!\adder2|Add6~21 )))) # (!\adder2|Add5~22_combout  & ((\adder2|Add4~22_combout  & (!\adder2|Add6~21 )) # 
// (!\adder2|Add4~22_combout  & ((\adder2|Add6~21 ) # (GND)))))
// \adder2|Add6~23  = CARRY((\adder2|Add5~22_combout  & (!\adder2|Add4~22_combout  & !\adder2|Add6~21 )) # (!\adder2|Add5~22_combout  & ((!\adder2|Add6~21 ) # (!\adder2|Add4~22_combout ))))

	.dataa(\adder2|Add5~22_combout ),
	.datab(\adder2|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~21 ),
	.combout(\adder2|Add6~22_combout ),
	.cout(\adder2|Add6~23 ));
// synopsys translate_off
defparam \adder2|Add6~22 .lut_mask = 16'h9617;
defparam \adder2|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \adder2|Add6~24 (
// Equation(s):
// \adder2|Add6~24_combout  = ((\adder2|Add4~24_combout  $ (\adder2|Add5~24_combout  $ (!\adder2|Add6~23 )))) # (GND)
// \adder2|Add6~25  = CARRY((\adder2|Add4~24_combout  & ((\adder2|Add5~24_combout ) # (!\adder2|Add6~23 ))) # (!\adder2|Add4~24_combout  & (\adder2|Add5~24_combout  & !\adder2|Add6~23 )))

	.dataa(\adder2|Add4~24_combout ),
	.datab(\adder2|Add5~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~23 ),
	.combout(\adder2|Add6~24_combout ),
	.cout(\adder2|Add6~25 ));
// synopsys translate_off
defparam \adder2|Add6~24 .lut_mask = 16'h698E;
defparam \adder2|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \adder2|Add6~26 (
// Equation(s):
// \adder2|Add6~26_combout  = (\adder2|Add4~26_combout  & ((\adder2|Add5~26_combout  & (\adder2|Add6~25  & VCC)) # (!\adder2|Add5~26_combout  & (!\adder2|Add6~25 )))) # (!\adder2|Add4~26_combout  & ((\adder2|Add5~26_combout  & (!\adder2|Add6~25 )) # 
// (!\adder2|Add5~26_combout  & ((\adder2|Add6~25 ) # (GND)))))
// \adder2|Add6~27  = CARRY((\adder2|Add4~26_combout  & (!\adder2|Add5~26_combout  & !\adder2|Add6~25 )) # (!\adder2|Add4~26_combout  & ((!\adder2|Add6~25 ) # (!\adder2|Add5~26_combout ))))

	.dataa(\adder2|Add4~26_combout ),
	.datab(\adder2|Add5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~25 ),
	.combout(\adder2|Add6~26_combout ),
	.cout(\adder2|Add6~27 ));
// synopsys translate_off
defparam \adder2|Add6~26 .lut_mask = 16'h9617;
defparam \adder2|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \adder2|Add6~28 (
// Equation(s):
// \adder2|Add6~28_combout  = ((\adder2|Add5~28_combout  $ (\adder2|Add4~28_combout  $ (!\adder2|Add6~27 )))) # (GND)
// \adder2|Add6~29  = CARRY((\adder2|Add5~28_combout  & ((\adder2|Add4~28_combout ) # (!\adder2|Add6~27 ))) # (!\adder2|Add5~28_combout  & (\adder2|Add4~28_combout  & !\adder2|Add6~27 )))

	.dataa(\adder2|Add5~28_combout ),
	.datab(\adder2|Add4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~27 ),
	.combout(\adder2|Add6~28_combout ),
	.cout(\adder2|Add6~29 ));
// synopsys translate_off
defparam \adder2|Add6~28 .lut_mask = 16'h698E;
defparam \adder2|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \adder2|Add6~30 (
// Equation(s):
// \adder2|Add6~30_combout  = (\adder2|Add5~30_combout  & ((\adder2|Add4~30_combout  & (\adder2|Add6~29  & VCC)) # (!\adder2|Add4~30_combout  & (!\adder2|Add6~29 )))) # (!\adder2|Add5~30_combout  & ((\adder2|Add4~30_combout  & (!\adder2|Add6~29 )) # 
// (!\adder2|Add4~30_combout  & ((\adder2|Add6~29 ) # (GND)))))
// \adder2|Add6~31  = CARRY((\adder2|Add5~30_combout  & (!\adder2|Add4~30_combout  & !\adder2|Add6~29 )) # (!\adder2|Add5~30_combout  & ((!\adder2|Add6~29 ) # (!\adder2|Add4~30_combout ))))

	.dataa(\adder2|Add5~30_combout ),
	.datab(\adder2|Add4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~29 ),
	.combout(\adder2|Add6~30_combout ),
	.cout(\adder2|Add6~31 ));
// synopsys translate_off
defparam \adder2|Add6~30 .lut_mask = 16'h9617;
defparam \adder2|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \adder2|Add6~32 (
// Equation(s):
// \adder2|Add6~32_combout  = ((\adder2|Add4~32_combout  $ (\adder2|Add5~32_combout  $ (!\adder2|Add6~31 )))) # (GND)
// \adder2|Add6~33  = CARRY((\adder2|Add4~32_combout  & ((\adder2|Add5~32_combout ) # (!\adder2|Add6~31 ))) # (!\adder2|Add4~32_combout  & (\adder2|Add5~32_combout  & !\adder2|Add6~31 )))

	.dataa(\adder2|Add4~32_combout ),
	.datab(\adder2|Add5~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~31 ),
	.combout(\adder2|Add6~32_combout ),
	.cout(\adder2|Add6~33 ));
// synopsys translate_off
defparam \adder2|Add6~32 .lut_mask = 16'h698E;
defparam \adder2|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \adder2|Add6~34 (
// Equation(s):
// \adder2|Add6~34_combout  = (\adder2|Add4~34_combout  & ((\adder2|Add5~34_combout  & (\adder2|Add6~33  & VCC)) # (!\adder2|Add5~34_combout  & (!\adder2|Add6~33 )))) # (!\adder2|Add4~34_combout  & ((\adder2|Add5~34_combout  & (!\adder2|Add6~33 )) # 
// (!\adder2|Add5~34_combout  & ((\adder2|Add6~33 ) # (GND)))))
// \adder2|Add6~35  = CARRY((\adder2|Add4~34_combout  & (!\adder2|Add5~34_combout  & !\adder2|Add6~33 )) # (!\adder2|Add4~34_combout  & ((!\adder2|Add6~33 ) # (!\adder2|Add5~34_combout ))))

	.dataa(\adder2|Add4~34_combout ),
	.datab(\adder2|Add5~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~33 ),
	.combout(\adder2|Add6~34_combout ),
	.cout(\adder2|Add6~35 ));
// synopsys translate_off
defparam \adder2|Add6~34 .lut_mask = 16'h9617;
defparam \adder2|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \adder2|Add6~36 (
// Equation(s):
// \adder2|Add6~36_combout  = ((\adder2|Add4~36_combout  $ (\adder2|Add5~36_combout  $ (!\adder2|Add6~35 )))) # (GND)
// \adder2|Add6~37  = CARRY((\adder2|Add4~36_combout  & ((\adder2|Add5~36_combout ) # (!\adder2|Add6~35 ))) # (!\adder2|Add4~36_combout  & (\adder2|Add5~36_combout  & !\adder2|Add6~35 )))

	.dataa(\adder2|Add4~36_combout ),
	.datab(\adder2|Add5~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~35 ),
	.combout(\adder2|Add6~36_combout ),
	.cout(\adder2|Add6~37 ));
// synopsys translate_off
defparam \adder2|Add6~36 .lut_mask = 16'h698E;
defparam \adder2|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \adder2|Add6~38 (
// Equation(s):
// \adder2|Add6~38_combout  = (\adder2|Add4~38_combout  & ((\adder2|Add5~38_combout  & (\adder2|Add6~37  & VCC)) # (!\adder2|Add5~38_combout  & (!\adder2|Add6~37 )))) # (!\adder2|Add4~38_combout  & ((\adder2|Add5~38_combout  & (!\adder2|Add6~37 )) # 
// (!\adder2|Add5~38_combout  & ((\adder2|Add6~37 ) # (GND)))))
// \adder2|Add6~39  = CARRY((\adder2|Add4~38_combout  & (!\adder2|Add5~38_combout  & !\adder2|Add6~37 )) # (!\adder2|Add4~38_combout  & ((!\adder2|Add6~37 ) # (!\adder2|Add5~38_combout ))))

	.dataa(\adder2|Add4~38_combout ),
	.datab(\adder2|Add5~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~37 ),
	.combout(\adder2|Add6~38_combout ),
	.cout(\adder2|Add6~39 ));
// synopsys translate_off
defparam \adder2|Add6~38 .lut_mask = 16'h9617;
defparam \adder2|Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \adder2|Add6~40 (
// Equation(s):
// \adder2|Add6~40_combout  = ((\adder2|Add5~40_combout  $ (\adder2|Add4~40_combout  $ (!\adder2|Add6~39 )))) # (GND)
// \adder2|Add6~41  = CARRY((\adder2|Add5~40_combout  & ((\adder2|Add4~40_combout ) # (!\adder2|Add6~39 ))) # (!\adder2|Add5~40_combout  & (\adder2|Add4~40_combout  & !\adder2|Add6~39 )))

	.dataa(\adder2|Add5~40_combout ),
	.datab(\adder2|Add4~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~39 ),
	.combout(\adder2|Add6~40_combout ),
	.cout(\adder2|Add6~41 ));
// synopsys translate_off
defparam \adder2|Add6~40 .lut_mask = 16'h698E;
defparam \adder2|Add6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \adder2|Add6~42 (
// Equation(s):
// \adder2|Add6~42_combout  = (\adder2|Add5~42_combout  & ((\adder2|Add4~42_combout  & (\adder2|Add6~41  & VCC)) # (!\adder2|Add4~42_combout  & (!\adder2|Add6~41 )))) # (!\adder2|Add5~42_combout  & ((\adder2|Add4~42_combout  & (!\adder2|Add6~41 )) # 
// (!\adder2|Add4~42_combout  & ((\adder2|Add6~41 ) # (GND)))))
// \adder2|Add6~43  = CARRY((\adder2|Add5~42_combout  & (!\adder2|Add4~42_combout  & !\adder2|Add6~41 )) # (!\adder2|Add5~42_combout  & ((!\adder2|Add6~41 ) # (!\adder2|Add4~42_combout ))))

	.dataa(\adder2|Add5~42_combout ),
	.datab(\adder2|Add4~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~41 ),
	.combout(\adder2|Add6~42_combout ),
	.cout(\adder2|Add6~43 ));
// synopsys translate_off
defparam \adder2|Add6~42 .lut_mask = 16'h9617;
defparam \adder2|Add6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \adder2|Add6~44 (
// Equation(s):
// \adder2|Add6~44_combout  = ((\adder2|Add5~42_combout  $ (\adder2|Add4~44_combout  $ (!\adder2|Add6~43 )))) # (GND)
// \adder2|Add6~45  = CARRY((\adder2|Add5~42_combout  & ((\adder2|Add4~44_combout ) # (!\adder2|Add6~43 ))) # (!\adder2|Add5~42_combout  & (\adder2|Add4~44_combout  & !\adder2|Add6~43 )))

	.dataa(\adder2|Add5~42_combout ),
	.datab(\adder2|Add4~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~43 ),
	.combout(\adder2|Add6~44_combout ),
	.cout(\adder2|Add6~45 ));
// synopsys translate_off
defparam \adder2|Add6~44 .lut_mask = 16'h698E;
defparam \adder2|Add6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \adder2|Add6~46 (
// Equation(s):
// \adder2|Add6~46_combout  = (\adder2|Add5~42_combout  & ((\adder2|Add4~46_combout  & (\adder2|Add6~45  & VCC)) # (!\adder2|Add4~46_combout  & (!\adder2|Add6~45 )))) # (!\adder2|Add5~42_combout  & ((\adder2|Add4~46_combout  & (!\adder2|Add6~45 )) # 
// (!\adder2|Add4~46_combout  & ((\adder2|Add6~45 ) # (GND)))))
// \adder2|Add6~47  = CARRY((\adder2|Add5~42_combout  & (!\adder2|Add4~46_combout  & !\adder2|Add6~45 )) # (!\adder2|Add5~42_combout  & ((!\adder2|Add6~45 ) # (!\adder2|Add4~46_combout ))))

	.dataa(\adder2|Add5~42_combout ),
	.datab(\adder2|Add4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~45 ),
	.combout(\adder2|Add6~46_combout ),
	.cout(\adder2|Add6~47 ));
// synopsys translate_off
defparam \adder2|Add6~46 .lut_mask = 16'h9617;
defparam \adder2|Add6~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \adder2|Add6~48 (
// Equation(s):
// \adder2|Add6~48_combout  = ((\adder2|Add4~48_combout  $ (\adder2|Add5~42_combout  $ (!\adder2|Add6~47 )))) # (GND)
// \adder2|Add6~49  = CARRY((\adder2|Add4~48_combout  & ((\adder2|Add5~42_combout ) # (!\adder2|Add6~47 ))) # (!\adder2|Add4~48_combout  & (\adder2|Add5~42_combout  & !\adder2|Add6~47 )))

	.dataa(\adder2|Add4~48_combout ),
	.datab(\adder2|Add5~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~47 ),
	.combout(\adder2|Add6~48_combout ),
	.cout(\adder2|Add6~49 ));
// synopsys translate_off
defparam \adder2|Add6~48 .lut_mask = 16'h698E;
defparam \adder2|Add6~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \puy_reg|d_out[0]~27 (
// Equation(s):
// \puy_reg|d_out[0]~27_combout  = (\adder2|Add6~0_combout  & (\fin_ram|mem~107_combout  $ (VCC))) # (!\adder2|Add6~0_combout  & (\fin_ram|mem~107_combout  & VCC))
// \puy_reg|d_out[0]~28  = CARRY((\adder2|Add6~0_combout  & \fin_ram|mem~107_combout ))

	.dataa(\adder2|Add6~0_combout ),
	.datab(\fin_ram|mem~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\puy_reg|d_out[0]~27_combout ),
	.cout(\puy_reg|d_out[0]~28 ));
// synopsys translate_off
defparam \puy_reg|d_out[0]~27 .lut_mask = 16'h6688;
defparam \puy_reg|d_out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \puy_reg|d_out[1]~29 (
// Equation(s):
// \puy_reg|d_out[1]~29_combout  = (\adder2|Add6~2_combout  & ((\fin_ram|mem~107_combout  & (\puy_reg|d_out[0]~28  & VCC)) # (!\fin_ram|mem~107_combout  & (!\puy_reg|d_out[0]~28 )))) # (!\adder2|Add6~2_combout  & ((\fin_ram|mem~107_combout  & 
// (!\puy_reg|d_out[0]~28 )) # (!\fin_ram|mem~107_combout  & ((\puy_reg|d_out[0]~28 ) # (GND)))))
// \puy_reg|d_out[1]~30  = CARRY((\adder2|Add6~2_combout  & (!\fin_ram|mem~107_combout  & !\puy_reg|d_out[0]~28 )) # (!\adder2|Add6~2_combout  & ((!\puy_reg|d_out[0]~28 ) # (!\fin_ram|mem~107_combout ))))

	.dataa(\adder2|Add6~2_combout ),
	.datab(\fin_ram|mem~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[0]~28 ),
	.combout(\puy_reg|d_out[1]~29_combout ),
	.cout(\puy_reg|d_out[1]~30 ));
// synopsys translate_off
defparam \puy_reg|d_out[1]~29 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \puy_reg|d_out[2]~31 (
// Equation(s):
// \puy_reg|d_out[2]~31_combout  = ((\adder2|Add6~4_combout  $ (\fin_ram|mem~107_combout  $ (!\puy_reg|d_out[1]~30 )))) # (GND)
// \puy_reg|d_out[2]~32  = CARRY((\adder2|Add6~4_combout  & ((\fin_ram|mem~107_combout ) # (!\puy_reg|d_out[1]~30 ))) # (!\adder2|Add6~4_combout  & (\fin_ram|mem~107_combout  & !\puy_reg|d_out[1]~30 )))

	.dataa(\adder2|Add6~4_combout ),
	.datab(\fin_ram|mem~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[1]~30 ),
	.combout(\puy_reg|d_out[2]~31_combout ),
	.cout(\puy_reg|d_out[2]~32 ));
// synopsys translate_off
defparam \puy_reg|d_out[2]~31 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \puy_reg|d_out[3]~33 (
// Equation(s):
// \puy_reg|d_out[3]~33_combout  = (\adder2|Add6~6_combout  & ((\fin_ram|mem~107_combout  & (\puy_reg|d_out[2]~32  & VCC)) # (!\fin_ram|mem~107_combout  & (!\puy_reg|d_out[2]~32 )))) # (!\adder2|Add6~6_combout  & ((\fin_ram|mem~107_combout  & 
// (!\puy_reg|d_out[2]~32 )) # (!\fin_ram|mem~107_combout  & ((\puy_reg|d_out[2]~32 ) # (GND)))))
// \puy_reg|d_out[3]~34  = CARRY((\adder2|Add6~6_combout  & (!\fin_ram|mem~107_combout  & !\puy_reg|d_out[2]~32 )) # (!\adder2|Add6~6_combout  & ((!\puy_reg|d_out[2]~32 ) # (!\fin_ram|mem~107_combout ))))

	.dataa(\adder2|Add6~6_combout ),
	.datab(\fin_ram|mem~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[2]~32 ),
	.combout(\puy_reg|d_out[3]~33_combout ),
	.cout(\puy_reg|d_out[3]~34 ));
// synopsys translate_off
defparam \puy_reg|d_out[3]~33 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \puy_reg|d_out[4]~35 (
// Equation(s):
// \puy_reg|d_out[4]~35_combout  = ((\adder2|Add6~8_combout  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~20_combout  $ (!\puy_reg|d_out[3]~34 )))) # (GND)
// \puy_reg|d_out[4]~36  = CARRY((\adder2|Add6~8_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~20_combout ) # (!\puy_reg|d_out[3]~34 ))) # (!\adder2|Add6~8_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~20_combout  & !\puy_reg|d_out[3]~34 )))

	.dataa(\adder2|Add6~8_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[3]~34 ),
	.combout(\puy_reg|d_out[4]~35_combout ),
	.cout(\puy_reg|d_out[4]~36 ));
// synopsys translate_off
defparam \puy_reg|d_out[4]~35 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \puy_reg|d_out[5]~37 (
// Equation(s):
// \puy_reg|d_out[5]~37_combout  = (\adder2|Add6~10_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  & (\puy_reg|d_out[4]~36  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  & (!\puy_reg|d_out[4]~36 )))) # 
// (!\adder2|Add6~10_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  & (!\puy_reg|d_out[4]~36 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  & ((\puy_reg|d_out[4]~36 ) # (GND)))))
// \puy_reg|d_out[5]~38  = CARRY((\adder2|Add6~10_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout  & !\puy_reg|d_out[4]~36 )) # (!\adder2|Add6~10_combout  & ((!\puy_reg|d_out[4]~36 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\adder2|Add6~10_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[4]~36 ),
	.combout(\puy_reg|d_out[5]~37_combout ),
	.cout(\puy_reg|d_out[5]~38 ));
// synopsys translate_off
defparam \puy_reg|d_out[5]~37 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \puy_reg|d_out[6]~39 (
// Equation(s):
// \puy_reg|d_out[6]~39_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~24_combout  $ (\adder2|Add6~12_combout  $ (!\puy_reg|d_out[5]~38 )))) # (GND)
// \puy_reg|d_out[6]~40  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~24_combout  & ((\adder2|Add6~12_combout ) # (!\puy_reg|d_out[5]~38 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~24_combout  & (\adder2|Add6~12_combout  & !\puy_reg|d_out[5]~38 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~24_combout ),
	.datab(\adder2|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[5]~38 ),
	.combout(\puy_reg|d_out[6]~39_combout ),
	.cout(\puy_reg|d_out[6]~40 ));
// synopsys translate_off
defparam \puy_reg|d_out[6]~39 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \puy_reg|d_out[7]~41 (
// Equation(s):
// \puy_reg|d_out[7]~41_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout  & ((\adder2|Add6~14_combout  & (\puy_reg|d_out[6]~40  & VCC)) # (!\adder2|Add6~14_combout  & (!\puy_reg|d_out[6]~40 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout  & ((\adder2|Add6~14_combout  & (!\puy_reg|d_out[6]~40 )) # (!\adder2|Add6~14_combout  & ((\puy_reg|d_out[6]~40 ) # (GND)))))
// \puy_reg|d_out[7]~42  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout  & (!\adder2|Add6~14_combout  & !\puy_reg|d_out[6]~40 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout  & ((!\puy_reg|d_out[6]~40 ) # (!\adder2|Add6~14_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~26_combout ),
	.datab(\adder2|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[6]~40 ),
	.combout(\puy_reg|d_out[7]~41_combout ),
	.cout(\puy_reg|d_out[7]~42 ));
// synopsys translate_off
defparam \puy_reg|d_out[7]~41 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \puy_reg|d_out[8]~43 (
// Equation(s):
// \puy_reg|d_out[8]~43_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~28_combout  $ (\adder2|Add6~16_combout  $ (!\puy_reg|d_out[7]~42 )))) # (GND)
// \puy_reg|d_out[8]~44  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~28_combout  & ((\adder2|Add6~16_combout ) # (!\puy_reg|d_out[7]~42 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~28_combout  & (\adder2|Add6~16_combout  & !\puy_reg|d_out[7]~42 )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~28_combout ),
	.datab(\adder2|Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[7]~42 ),
	.combout(\puy_reg|d_out[8]~43_combout ),
	.cout(\puy_reg|d_out[8]~44 ));
// synopsys translate_off
defparam \puy_reg|d_out[8]~43 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \puy_reg|d_out[9]~45 (
// Equation(s):
// \puy_reg|d_out[9]~45_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout  & ((\adder2|Add6~18_combout  & (\puy_reg|d_out[8]~44  & VCC)) # (!\adder2|Add6~18_combout  & (!\puy_reg|d_out[8]~44 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout  & ((\adder2|Add6~18_combout  & (!\puy_reg|d_out[8]~44 )) # (!\adder2|Add6~18_combout  & ((\puy_reg|d_out[8]~44 ) # (GND)))))
// \puy_reg|d_out[9]~46  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout  & (!\adder2|Add6~18_combout  & !\puy_reg|d_out[8]~44 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout  & ((!\puy_reg|d_out[8]~44 ) # (!\adder2|Add6~18_combout ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~30_combout ),
	.datab(\adder2|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[8]~44 ),
	.combout(\puy_reg|d_out[9]~45_combout ),
	.cout(\puy_reg|d_out[9]~46 ));
// synopsys translate_off
defparam \puy_reg|d_out[9]~45 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \puy_reg|d_out[10]~47 (
// Equation(s):
// \puy_reg|d_out[10]~47_combout  = ((\adder2|Add6~20_combout  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~32_combout  $ (!\puy_reg|d_out[9]~46 )))) # (GND)
// \puy_reg|d_out[10]~48  = CARRY((\adder2|Add6~20_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~32_combout ) # (!\puy_reg|d_out[9]~46 ))) # (!\adder2|Add6~20_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~32_combout  & !\puy_reg|d_out[9]~46 )))

	.dataa(\adder2|Add6~20_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[9]~46 ),
	.combout(\puy_reg|d_out[10]~47_combout ),
	.cout(\puy_reg|d_out[10]~48 ));
// synopsys translate_off
defparam \puy_reg|d_out[10]~47 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \puy_reg|d_out[11]~49 (
// Equation(s):
// \puy_reg|d_out[11]~49_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout  & ((\adder2|Add6~22_combout  & (\puy_reg|d_out[10]~48  & VCC)) # (!\adder2|Add6~22_combout  & (!\puy_reg|d_out[10]~48 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout  & ((\adder2|Add6~22_combout  & (!\puy_reg|d_out[10]~48 )) # (!\adder2|Add6~22_combout  & ((\puy_reg|d_out[10]~48 ) # (GND)))))
// \puy_reg|d_out[11]~50  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout  & (!\adder2|Add6~22_combout  & !\puy_reg|d_out[10]~48 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout  & ((!\puy_reg|d_out[10]~48 ) # (!\adder2|Add6~22_combout 
// ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~34_combout ),
	.datab(\adder2|Add6~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[10]~48 ),
	.combout(\puy_reg|d_out[11]~49_combout ),
	.cout(\puy_reg|d_out[11]~50 ));
// synopsys translate_off
defparam \puy_reg|d_out[11]~49 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \puy_reg|d_out[12]~51 (
// Equation(s):
// \puy_reg|d_out[12]~51_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~36_combout  $ (\adder2|Add6~24_combout  $ (!\puy_reg|d_out[11]~50 )))) # (GND)
// \puy_reg|d_out[12]~52  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~36_combout  & ((\adder2|Add6~24_combout ) # (!\puy_reg|d_out[11]~50 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~36_combout  & (\adder2|Add6~24_combout  & !\puy_reg|d_out[11]~50 
// )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~36_combout ),
	.datab(\adder2|Add6~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[11]~50 ),
	.combout(\puy_reg|d_out[12]~51_combout ),
	.cout(\puy_reg|d_out[12]~52 ));
// synopsys translate_off
defparam \puy_reg|d_out[12]~51 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \puy_reg|d_out[13]~53 (
// Equation(s):
// \puy_reg|d_out[13]~53_combout  = (\adder2|Add6~26_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  & (\puy_reg|d_out[12]~52  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  & (!\puy_reg|d_out[12]~52 )))) # 
// (!\adder2|Add6~26_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  & (!\puy_reg|d_out[12]~52 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  & ((\puy_reg|d_out[12]~52 ) # (GND)))))
// \puy_reg|d_out[13]~54  = CARRY((\adder2|Add6~26_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout  & !\puy_reg|d_out[12]~52 )) # (!\adder2|Add6~26_combout  & ((!\puy_reg|d_out[12]~52 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout 
// ))))

	.dataa(\adder2|Add6~26_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[12]~52 ),
	.combout(\puy_reg|d_out[13]~53_combout ),
	.cout(\puy_reg|d_out[13]~54 ));
// synopsys translate_off
defparam \puy_reg|d_out[13]~53 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \puy_reg|d_out[14]~55 (
// Equation(s):
// \puy_reg|d_out[14]~55_combout  = ((\adder2|Add6~28_combout  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~40_combout  $ (!\puy_reg|d_out[13]~54 )))) # (GND)
// \puy_reg|d_out[14]~56  = CARRY((\adder2|Add6~28_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~40_combout ) # (!\puy_reg|d_out[13]~54 ))) # (!\adder2|Add6~28_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~40_combout  & !\puy_reg|d_out[13]~54 
// )))

	.dataa(\adder2|Add6~28_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[13]~54 ),
	.combout(\puy_reg|d_out[14]~55_combout ),
	.cout(\puy_reg|d_out[14]~56 ));
// synopsys translate_off
defparam \puy_reg|d_out[14]~55 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \puy_reg|d_out[15]~57 (
// Equation(s):
// \puy_reg|d_out[15]~57_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout  & ((\adder2|Add6~30_combout  & (\puy_reg|d_out[14]~56  & VCC)) # (!\adder2|Add6~30_combout  & (!\puy_reg|d_out[14]~56 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout  & ((\adder2|Add6~30_combout  & (!\puy_reg|d_out[14]~56 )) # (!\adder2|Add6~30_combout  & ((\puy_reg|d_out[14]~56 ) # (GND)))))
// \puy_reg|d_out[15]~58  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout  & (!\adder2|Add6~30_combout  & !\puy_reg|d_out[14]~56 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout  & ((!\puy_reg|d_out[14]~56 ) # (!\adder2|Add6~30_combout 
// ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~42_combout ),
	.datab(\adder2|Add6~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[14]~56 ),
	.combout(\puy_reg|d_out[15]~57_combout ),
	.cout(\puy_reg|d_out[15]~58 ));
// synopsys translate_off
defparam \puy_reg|d_out[15]~57 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \puy_reg|d_out[16]~59 (
// Equation(s):
// \puy_reg|d_out[16]~59_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~44_combout  $ (\adder2|Add6~32_combout  $ (!\puy_reg|d_out[15]~58 )))) # (GND)
// \puy_reg|d_out[16]~60  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~44_combout  & ((\adder2|Add6~32_combout ) # (!\puy_reg|d_out[15]~58 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~44_combout  & (\adder2|Add6~32_combout  & !\puy_reg|d_out[15]~58 
// )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~44_combout ),
	.datab(\adder2|Add6~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[15]~58 ),
	.combout(\puy_reg|d_out[16]~59_combout ),
	.cout(\puy_reg|d_out[16]~60 ));
// synopsys translate_off
defparam \puy_reg|d_out[16]~59 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \puy_reg|d_out[17]~61 (
// Equation(s):
// \puy_reg|d_out[17]~61_combout  = (\adder2|Add6~34_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  & (\puy_reg|d_out[16]~60  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  & (!\puy_reg|d_out[16]~60 )))) # 
// (!\adder2|Add6~34_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  & (!\puy_reg|d_out[16]~60 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  & ((\puy_reg|d_out[16]~60 ) # (GND)))))
// \puy_reg|d_out[17]~62  = CARRY((\adder2|Add6~34_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout  & !\puy_reg|d_out[16]~60 )) # (!\adder2|Add6~34_combout  & ((!\puy_reg|d_out[16]~60 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout 
// ))))

	.dataa(\adder2|Add6~34_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[16]~60 ),
	.combout(\puy_reg|d_out[17]~61_combout ),
	.cout(\puy_reg|d_out[17]~62 ));
// synopsys translate_off
defparam \puy_reg|d_out[17]~61 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \puy_reg|d_out[18]~63 (
// Equation(s):
// \puy_reg|d_out[18]~63_combout  = ((\adder2|Add6~36_combout  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~48_combout  $ (!\puy_reg|d_out[17]~62 )))) # (GND)
// \puy_reg|d_out[18]~64  = CARRY((\adder2|Add6~36_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~48_combout ) # (!\puy_reg|d_out[17]~62 ))) # (!\adder2|Add6~36_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~48_combout  & !\puy_reg|d_out[17]~62 
// )))

	.dataa(\adder2|Add6~36_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[17]~62 ),
	.combout(\puy_reg|d_out[18]~63_combout ),
	.cout(\puy_reg|d_out[18]~64 ));
// synopsys translate_off
defparam \puy_reg|d_out[18]~63 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \puy_reg|d_out[19]~65 (
// Equation(s):
// \puy_reg|d_out[19]~65_combout  = (\adder2|Add6~38_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  & (\puy_reg|d_out[18]~64  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  & (!\puy_reg|d_out[18]~64 )))) # 
// (!\adder2|Add6~38_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  & (!\puy_reg|d_out[18]~64 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  & ((\puy_reg|d_out[18]~64 ) # (GND)))))
// \puy_reg|d_out[19]~66  = CARRY((\adder2|Add6~38_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout  & !\puy_reg|d_out[18]~64 )) # (!\adder2|Add6~38_combout  & ((!\puy_reg|d_out[18]~64 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout 
// ))))

	.dataa(\adder2|Add6~38_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[18]~64 ),
	.combout(\puy_reg|d_out[19]~65_combout ),
	.cout(\puy_reg|d_out[19]~66 ));
// synopsys translate_off
defparam \puy_reg|d_out[19]~65 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \puy_reg|d_out[20]~67 (
// Equation(s):
// \puy_reg|d_out[20]~67_combout  = ((\adder2|Add6~40_combout  $ (\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  $ (!\puy_reg|d_out[19]~66 )))) # (GND)
// \puy_reg|d_out[20]~68  = CARRY((\adder2|Add6~40_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ) # (!\puy_reg|d_out[19]~66 ))) # (!\adder2|Add6~40_combout  & (\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & !\puy_reg|d_out[19]~66 
// )))

	.dataa(\adder2|Add6~40_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[19]~66 ),
	.combout(\puy_reg|d_out[20]~67_combout ),
	.cout(\puy_reg|d_out[20]~68 ));
// synopsys translate_off
defparam \puy_reg|d_out[20]~67 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \puy_reg|d_out[21]~69 (
// Equation(s):
// \puy_reg|d_out[21]~69_combout  = (\adder2|Add6~42_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (\puy_reg|d_out[20]~68  & VCC)) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (!\puy_reg|d_out[20]~68 )))) # 
// (!\adder2|Add6~42_combout  & ((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (!\puy_reg|d_out[20]~68 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\puy_reg|d_out[20]~68 ) # (GND)))))
// \puy_reg|d_out[21]~70  = CARRY((\adder2|Add6~42_combout  & (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & !\puy_reg|d_out[20]~68 )) # (!\adder2|Add6~42_combout  & ((!\puy_reg|d_out[20]~68 ) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout 
// ))))

	.dataa(\adder2|Add6~42_combout ),
	.datab(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[20]~68 ),
	.combout(\puy_reg|d_out[21]~69_combout ),
	.cout(\puy_reg|d_out[21]~70 ));
// synopsys translate_off
defparam \puy_reg|d_out[21]~69 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \puy_reg|d_out[22]~71 (
// Equation(s):
// \puy_reg|d_out[22]~71_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  $ (\adder2|Add6~44_combout  $ (!\puy_reg|d_out[21]~70 )))) # (GND)
// \puy_reg|d_out[22]~72  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~44_combout ) # (!\puy_reg|d_out[21]~70 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (\adder2|Add6~44_combout  & !\puy_reg|d_out[21]~70 
// )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datab(\adder2|Add6~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[21]~70 ),
	.combout(\puy_reg|d_out[22]~71_combout ),
	.cout(\puy_reg|d_out[22]~72 ));
// synopsys translate_off
defparam \puy_reg|d_out[22]~71 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \puy_reg|d_out[23]~73 (
// Equation(s):
// \puy_reg|d_out[23]~73_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~46_combout  & (\puy_reg|d_out[22]~72  & VCC)) # (!\adder2|Add6~46_combout  & (!\puy_reg|d_out[22]~72 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~46_combout  & (!\puy_reg|d_out[22]~72 )) # (!\adder2|Add6~46_combout  & ((\puy_reg|d_out[22]~72 ) # (GND)))))
// \puy_reg|d_out[23]~74  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (!\adder2|Add6~46_combout  & !\puy_reg|d_out[22]~72 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((!\puy_reg|d_out[22]~72 ) # (!\adder2|Add6~46_combout 
// ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datab(\adder2|Add6~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[22]~72 ),
	.combout(\puy_reg|d_out[23]~73_combout ),
	.cout(\puy_reg|d_out[23]~74 ));
// synopsys translate_off
defparam \puy_reg|d_out[23]~73 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \puy_reg|d_out[24]~75 (
// Equation(s):
// \puy_reg|d_out[24]~75_combout  = ((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  $ (\adder2|Add6~48_combout  $ (!\puy_reg|d_out[23]~74 )))) # (GND)
// \puy_reg|d_out[24]~76  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~48_combout ) # (!\puy_reg|d_out[23]~74 ))) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (\adder2|Add6~48_combout  & !\puy_reg|d_out[23]~74 
// )))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datab(\adder2|Add6~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[23]~74 ),
	.combout(\puy_reg|d_out[24]~75_combout ),
	.cout(\puy_reg|d_out[24]~76 ));
// synopsys translate_off
defparam \puy_reg|d_out[24]~75 .lut_mask = 16'h698E;
defparam \puy_reg|d_out[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \puy_reg|d_out[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[24]~75_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[24] .is_wysiwyg = "true";
defparam \puy_reg|d_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \adder2|Add6~50 (
// Equation(s):
// \adder2|Add6~50_combout  = (\adder2|Add4~48_combout  & ((\adder2|Add5~42_combout  & (\adder2|Add6~49  & VCC)) # (!\adder2|Add5~42_combout  & (!\adder2|Add6~49 )))) # (!\adder2|Add4~48_combout  & ((\adder2|Add5~42_combout  & (!\adder2|Add6~49 )) # 
// (!\adder2|Add5~42_combout  & ((\adder2|Add6~49 ) # (GND)))))
// \adder2|Add6~51  = CARRY((\adder2|Add4~48_combout  & (!\adder2|Add5~42_combout  & !\adder2|Add6~49 )) # (!\adder2|Add4~48_combout  & ((!\adder2|Add6~49 ) # (!\adder2|Add5~42_combout ))))

	.dataa(\adder2|Add4~48_combout ),
	.datab(\adder2|Add5~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder2|Add6~49 ),
	.combout(\adder2|Add6~50_combout ),
	.cout(\adder2|Add6~51 ));
// synopsys translate_off
defparam \adder2|Add6~50 .lut_mask = 16'h9617;
defparam \adder2|Add6~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \puy_reg|d_out[25]~77 (
// Equation(s):
// \puy_reg|d_out[25]~77_combout  = (\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~50_combout  & (\puy_reg|d_out[24]~76  & VCC)) # (!\adder2|Add6~50_combout  & (!\puy_reg|d_out[24]~76 )))) # 
// (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((\adder2|Add6~50_combout  & (!\puy_reg|d_out[24]~76 )) # (!\adder2|Add6~50_combout  & ((\puy_reg|d_out[24]~76 ) # (GND)))))
// \puy_reg|d_out[25]~78  = CARRY((\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & (!\adder2|Add6~50_combout  & !\puy_reg|d_out[24]~76 )) # (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout  & ((!\puy_reg|d_out[24]~76 ) # (!\adder2|Add6~50_combout 
// ))))

	.dataa(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.datab(\adder2|Add6~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\puy_reg|d_out[24]~76 ),
	.combout(\puy_reg|d_out[25]~77_combout ),
	.cout(\puy_reg|d_out[25]~78 ));
// synopsys translate_off
defparam \puy_reg|d_out[25]~77 .lut_mask = 16'h9617;
defparam \puy_reg|d_out[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \puy_reg|d_out[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[25]~77_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[25] .is_wysiwyg = "true";
defparam \puy_reg|d_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \puy_reg|d_out[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[16]~59_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[16] .is_wysiwyg = "true";
defparam \puy_reg|d_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \puy_reg|d_out[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[19]~65_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[19] .is_wysiwyg = "true";
defparam \puy_reg|d_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \puy_reg|d_out[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[17]~61_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[17] .is_wysiwyg = "true";
defparam \puy_reg|d_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \puy_reg|d_out[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[18]~63_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[18] .is_wysiwyg = "true";
defparam \puy_reg|d_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \div_uy|LessThan0~5 (
// Equation(s):
// \div_uy|LessThan0~5_combout  = (\puy_reg|d_out [16]) # ((\puy_reg|d_out [19]) # ((\puy_reg|d_out [17]) # (\puy_reg|d_out [18])))

	.dataa(\puy_reg|d_out [16]),
	.datab(\puy_reg|d_out [19]),
	.datac(\puy_reg|d_out [17]),
	.datad(\puy_reg|d_out [18]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \puy_reg|d_out[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[22]~71_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[22] .is_wysiwyg = "true";
defparam \puy_reg|d_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \puy_reg|d_out[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[21]~69_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[21] .is_wysiwyg = "true";
defparam \puy_reg|d_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \puy_reg|d_out[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[23]~73_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[23] .is_wysiwyg = "true";
defparam \puy_reg|d_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \puy_reg|d_out[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[20]~67_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[20] .is_wysiwyg = "true";
defparam \puy_reg|d_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N28
cycloneive_lcell_comb \div_uy|LessThan0~6 (
// Equation(s):
// \div_uy|LessThan0~6_combout  = (\puy_reg|d_out [22]) # ((\puy_reg|d_out [21]) # ((\puy_reg|d_out [23]) # (\puy_reg|d_out [20])))

	.dataa(\puy_reg|d_out [22]),
	.datab(\puy_reg|d_out [21]),
	.datac(\puy_reg|d_out [23]),
	.datad(\puy_reg|d_out [20]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N30
cycloneive_lcell_comb \div_uy|LessThan0~7 (
// Equation(s):
// \div_uy|LessThan0~7_combout  = (\puy_reg|d_out [24]) # ((\puy_reg|d_out [25]) # ((\div_uy|LessThan0~5_combout ) # (\div_uy|LessThan0~6_combout )))

	.dataa(\puy_reg|d_out [24]),
	.datab(\puy_reg|d_out [25]),
	.datac(\div_uy|LessThan0~5_combout ),
	.datad(\div_uy|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \adder2|Add6~52 (
// Equation(s):
// \adder2|Add6~52_combout  = \adder2|Add5~42_combout  $ (\adder2|Add6~51  $ (!\adder2|Add4~48_combout ))

	.dataa(gnd),
	.datab(\adder2|Add5~42_combout ),
	.datac(gnd),
	.datad(\adder2|Add4~48_combout ),
	.cin(\adder2|Add6~51 ),
	.combout(\adder2|Add6~52_combout ),
	.cout());
// synopsys translate_off
defparam \adder2|Add6~52 .lut_mask = 16'h3CC3;
defparam \adder2|Add6~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \puy_reg|d_out[31]~79 (
// Equation(s):
// \puy_reg|d_out[31]~79_combout  = \adder2|Add6~52_combout  $ (\puy_reg|d_out[25]~78  $ (!\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ))

	.dataa(\adder2|Add6~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prod_cy8fin8|Mult0|auto_generated|op_1~52_combout ),
	.cin(\puy_reg|d_out[25]~78 ),
	.combout(\puy_reg|d_out[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \puy_reg|d_out[31]~79 .lut_mask = 16'h5AA5;
defparam \puy_reg|d_out[31]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \puy_reg|d_out[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[31]~79_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[31] .is_wysiwyg = "true";
defparam \puy_reg|d_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \puy_reg|d_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[5]~37_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[5] .is_wysiwyg = "true";
defparam \puy_reg|d_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \puy_reg|d_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[6]~39_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[6] .is_wysiwyg = "true";
defparam \puy_reg|d_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \puy_reg|d_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[7]~41_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[7] .is_wysiwyg = "true";
defparam \puy_reg|d_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \puy_reg|d_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[4]~35_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[4] .is_wysiwyg = "true";
defparam \puy_reg|d_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N4
cycloneive_lcell_comb \div_uy|LessThan0~1 (
// Equation(s):
// \div_uy|LessThan0~1_combout  = (\puy_reg|d_out [5]) # ((\puy_reg|d_out [6]) # ((\puy_reg|d_out [7]) # (\puy_reg|d_out [4])))

	.dataa(\puy_reg|d_out [5]),
	.datab(\puy_reg|d_out [6]),
	.datac(\puy_reg|d_out [7]),
	.datad(\puy_reg|d_out [4]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \puy_reg|d_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[12]~51_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[12] .is_wysiwyg = "true";
defparam \puy_reg|d_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \puy_reg|d_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[13]~53_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[13] .is_wysiwyg = "true";
defparam \puy_reg|d_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \puy_reg|d_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[15]~57_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[15] .is_wysiwyg = "true";
defparam \puy_reg|d_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \puy_reg|d_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[14]~55_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[14] .is_wysiwyg = "true";
defparam \puy_reg|d_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \div_uy|LessThan0~3 (
// Equation(s):
// \div_uy|LessThan0~3_combout  = (\puy_reg|d_out [12]) # ((\puy_reg|d_out [13]) # ((\puy_reg|d_out [15]) # (\puy_reg|d_out [14])))

	.dataa(\puy_reg|d_out [12]),
	.datab(\puy_reg|d_out [13]),
	.datac(\puy_reg|d_out [15]),
	.datad(\puy_reg|d_out [14]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \puy_reg|d_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[2]~31_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[2] .is_wysiwyg = "true";
defparam \puy_reg|d_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \puy_reg|d_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[0]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[0] .is_wysiwyg = "true";
defparam \puy_reg|d_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \puy_reg|d_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[1]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[1] .is_wysiwyg = "true";
defparam \puy_reg|d_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \puy_reg|d_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[3]~33_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[3] .is_wysiwyg = "true";
defparam \puy_reg|d_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \div_uy|LessThan0~0 (
// Equation(s):
// \div_uy|LessThan0~0_combout  = (\puy_reg|d_out [2]) # ((\puy_reg|d_out [0]) # ((\puy_reg|d_out [1]) # (\puy_reg|d_out [3])))

	.dataa(\puy_reg|d_out [2]),
	.datab(\puy_reg|d_out [0]),
	.datac(\puy_reg|d_out [1]),
	.datad(\puy_reg|d_out [3]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \puy_reg|d_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[10]~47_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[10] .is_wysiwyg = "true";
defparam \puy_reg|d_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \puy_reg|d_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[11]~49_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[11] .is_wysiwyg = "true";
defparam \puy_reg|d_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \puy_reg|d_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[8]~43_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[8] .is_wysiwyg = "true";
defparam \puy_reg|d_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \puy_reg|d_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\puy_reg|d_out[9]~45_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\puy_reg|d_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \puy_reg|d_out[9] .is_wysiwyg = "true";
defparam \puy_reg|d_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \div_uy|LessThan0~2 (
// Equation(s):
// \div_uy|LessThan0~2_combout  = (\puy_reg|d_out [10]) # ((\puy_reg|d_out [11]) # ((\puy_reg|d_out [8]) # (\puy_reg|d_out [9])))

	.dataa(\puy_reg|d_out [10]),
	.datab(\puy_reg|d_out [11]),
	.datac(\puy_reg|d_out [8]),
	.datad(\puy_reg|d_out [9]),
	.cin(gnd),
	.combout(\div_uy|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \div_uy|LessThan0~4 (
// Equation(s):
// \div_uy|LessThan0~4_combout  = (\div_uy|LessThan0~1_combout ) # ((\div_uy|LessThan0~3_combout ) # ((\div_uy|LessThan0~0_combout ) # (\div_uy|LessThan0~2_combout )))

	.dataa(\div_uy|LessThan0~1_combout ),
	.datab(\div_uy|LessThan0~3_combout ),
	.datac(\div_uy|LessThan0~0_combout ),
	.datad(\div_uy|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \div_uy|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N10
cycloneive_lcell_comb \div_uy|LessThan0~8 (
// Equation(s):
// \div_uy|LessThan0~8_combout  = (!\puy_reg|d_out [31] & ((\div_uy|LessThan0~7_combout ) # (\div_uy|LessThan0~4_combout )))

	.dataa(\div_uy|LessThan0~7_combout ),
	.datab(gnd),
	.datac(\puy_reg|d_out [31]),
	.datad(\div_uy|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan0~8 .lut_mask = 16'h0F0A;
defparam \div_uy|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N0
cycloneive_lcell_comb \div_uy|Add0~56 (
// Equation(s):
// \div_uy|Add0~56_combout  = \puy_reg|d_out [0] $ (((!\puy_reg|d_out [31] & ((\div_uy|LessThan0~7_combout ) # (\div_uy|LessThan0~4_combout )))))

	.dataa(\div_uy|LessThan0~7_combout ),
	.datab(\puy_reg|d_out [0]),
	.datac(\puy_reg|d_out [31]),
	.datad(\div_uy|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\div_uy|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Add0~56 .lut_mask = 16'hC3C6;
defparam \div_uy|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N4
cycloneive_lcell_comb \div_uy|Add0~57 (
// Equation(s):
// \div_uy|Add0~57_combout  = (\div_uy|LessThan0~8_combout  & (!\div_uy|Add0~56_combout  & VCC)) # (!\div_uy|LessThan0~8_combout  & (\div_uy|Add0~56_combout  $ (GND)))
// \div_uy|Add0~58  = CARRY((!\div_uy|LessThan0~8_combout  & !\div_uy|Add0~56_combout ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\div_uy|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_uy|Add0~57_combout ),
	.cout(\div_uy|Add0~58 ));
// synopsys translate_off
defparam \div_uy|Add0~57 .lut_mask = 16'h6611;
defparam \div_uy|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N6
cycloneive_lcell_comb \div_uy|Add0~59 (
// Equation(s):
// \div_uy|Add0~59_combout  = (\div_uy|Add0~58  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [1])))) # (!\div_uy|Add0~58  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [1])) # (GND)))
// \div_uy|Add0~60  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [1])) # (!\div_uy|Add0~58 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~58 ),
	.combout(\div_uy|Add0~59_combout ),
	.cout(\div_uy|Add0~60 ));
// synopsys translate_off
defparam \div_uy|Add0~59 .lut_mask = 16'h696F;
defparam \div_uy|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N8
cycloneive_lcell_comb \div_uy|Add0~61 (
// Equation(s):
// \div_uy|Add0~61_combout  = (\div_uy|Add0~60  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [2])))) # (!\div_uy|Add0~60  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [2] $ (GND))))
// \div_uy|Add0~62  = CARRY((!\div_uy|Add0~60  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [2]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~60 ),
	.combout(\div_uy|Add0~61_combout ),
	.cout(\div_uy|Add0~62 ));
// synopsys translate_off
defparam \div_uy|Add0~61 .lut_mask = 16'h9609;
defparam \div_uy|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N10
cycloneive_lcell_comb \div_uy|Add0~63 (
// Equation(s):
// \div_uy|Add0~63_combout  = (\div_uy|Add0~62  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [3])))) # (!\div_uy|Add0~62  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [3])) # (GND)))
// \div_uy|Add0~64  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [3])) # (!\div_uy|Add0~62 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~62 ),
	.combout(\div_uy|Add0~63_combout ),
	.cout(\div_uy|Add0~64 ));
// synopsys translate_off
defparam \div_uy|Add0~63 .lut_mask = 16'h696F;
defparam \div_uy|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N12
cycloneive_lcell_comb \div_uy|Add0~65 (
// Equation(s):
// \div_uy|Add0~65_combout  = (\div_uy|Add0~64  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [4])))) # (!\div_uy|Add0~64  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [4] $ (GND))))
// \div_uy|Add0~66  = CARRY((!\div_uy|Add0~64  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [4]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~64 ),
	.combout(\div_uy|Add0~65_combout ),
	.cout(\div_uy|Add0~66 ));
// synopsys translate_off
defparam \div_uy|Add0~65 .lut_mask = 16'h9609;
defparam \div_uy|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N14
cycloneive_lcell_comb \div_uy|Add0~67 (
// Equation(s):
// \div_uy|Add0~67_combout  = (\div_uy|Add0~66  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [5])))) # (!\div_uy|Add0~66  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [5])) # (GND)))
// \div_uy|Add0~68  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [5])) # (!\div_uy|Add0~66 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~66 ),
	.combout(\div_uy|Add0~67_combout ),
	.cout(\div_uy|Add0~68 ));
// synopsys translate_off
defparam \div_uy|Add0~67 .lut_mask = 16'h696F;
defparam \div_uy|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N16
cycloneive_lcell_comb \div_uy|Add0~69 (
// Equation(s):
// \div_uy|Add0~69_combout  = (\div_uy|Add0~68  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [6])))) # (!\div_uy|Add0~68  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [6] $ (GND))))
// \div_uy|Add0~70  = CARRY((!\div_uy|Add0~68  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [6]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~68 ),
	.combout(\div_uy|Add0~69_combout ),
	.cout(\div_uy|Add0~70 ));
// synopsys translate_off
defparam \div_uy|Add0~69 .lut_mask = 16'h9609;
defparam \div_uy|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N18
cycloneive_lcell_comb \div_uy|Add0~71 (
// Equation(s):
// \div_uy|Add0~71_combout  = (\div_uy|Add0~70  & (\puy_reg|d_out [7] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~70  & ((\puy_reg|d_out [7] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~72  = CARRY((\puy_reg|d_out [7] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~70 ))

	.dataa(\puy_reg|d_out [7]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~70 ),
	.combout(\div_uy|Add0~71_combout ),
	.cout(\div_uy|Add0~72 ));
// synopsys translate_off
defparam \div_uy|Add0~71 .lut_mask = 16'h696F;
defparam \div_uy|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N20
cycloneive_lcell_comb \div_uy|Add0~73 (
// Equation(s):
// \div_uy|Add0~73_combout  = (\div_uy|Add0~72  & ((\puy_reg|d_out [8] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~72  & (\puy_reg|d_out [8] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~74  = CARRY((!\div_uy|Add0~72  & (\puy_reg|d_out [8] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [8]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~72 ),
	.combout(\div_uy|Add0~73_combout ),
	.cout(\div_uy|Add0~74 ));
// synopsys translate_off
defparam \div_uy|Add0~73 .lut_mask = 16'h9609;
defparam \div_uy|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N22
cycloneive_lcell_comb \div_uy|Add0~75 (
// Equation(s):
// \div_uy|Add0~75_combout  = (\div_uy|Add0~74  & (\puy_reg|d_out [9] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~74  & ((\puy_reg|d_out [9] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~76  = CARRY((\puy_reg|d_out [9] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~74 ))

	.dataa(\puy_reg|d_out [9]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~74 ),
	.combout(\div_uy|Add0~75_combout ),
	.cout(\div_uy|Add0~76 ));
// synopsys translate_off
defparam \div_uy|Add0~75 .lut_mask = 16'h696F;
defparam \div_uy|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N24
cycloneive_lcell_comb \div_uy|Add0~77 (
// Equation(s):
// \div_uy|Add0~77_combout  = (\div_uy|Add0~76  & ((\puy_reg|d_out [10] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~76  & (\puy_reg|d_out [10] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~78  = CARRY((!\div_uy|Add0~76  & (\puy_reg|d_out [10] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [10]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~76 ),
	.combout(\div_uy|Add0~77_combout ),
	.cout(\div_uy|Add0~78 ));
// synopsys translate_off
defparam \div_uy|Add0~77 .lut_mask = 16'h9609;
defparam \div_uy|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N26
cycloneive_lcell_comb \div_uy|Add0~79 (
// Equation(s):
// \div_uy|Add0~79_combout  = (\div_uy|Add0~78  & (\puy_reg|d_out [11] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~78  & ((\puy_reg|d_out [11] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~80  = CARRY((\puy_reg|d_out [11] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~78 ))

	.dataa(\puy_reg|d_out [11]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~78 ),
	.combout(\div_uy|Add0~79_combout ),
	.cout(\div_uy|Add0~80 ));
// synopsys translate_off
defparam \div_uy|Add0~79 .lut_mask = 16'h696F;
defparam \div_uy|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N28
cycloneive_lcell_comb \div_uy|Add0~81 (
// Equation(s):
// \div_uy|Add0~81_combout  = (\div_uy|Add0~80  & ((\puy_reg|d_out [12] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~80  & (\puy_reg|d_out [12] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~82  = CARRY((!\div_uy|Add0~80  & (\puy_reg|d_out [12] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [12]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~80 ),
	.combout(\div_uy|Add0~81_combout ),
	.cout(\div_uy|Add0~82 ));
// synopsys translate_off
defparam \div_uy|Add0~81 .lut_mask = 16'h9609;
defparam \div_uy|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N30
cycloneive_lcell_comb \div_uy|Add0~83 (
// Equation(s):
// \div_uy|Add0~83_combout  = (\div_uy|Add0~82  & (\puy_reg|d_out [13] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~82  & ((\puy_reg|d_out [13] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~84  = CARRY((\puy_reg|d_out [13] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~82 ))

	.dataa(\puy_reg|d_out [13]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~82 ),
	.combout(\div_uy|Add0~83_combout ),
	.cout(\div_uy|Add0~84 ));
// synopsys translate_off
defparam \div_uy|Add0~83 .lut_mask = 16'h696F;
defparam \div_uy|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N0
cycloneive_lcell_comb \div_uy|Add0~85 (
// Equation(s):
// \div_uy|Add0~85_combout  = (\div_uy|Add0~84  & ((\puy_reg|d_out [14] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~84  & (\puy_reg|d_out [14] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~86  = CARRY((!\div_uy|Add0~84  & (\puy_reg|d_out [14] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [14]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~84 ),
	.combout(\div_uy|Add0~85_combout ),
	.cout(\div_uy|Add0~86 ));
// synopsys translate_off
defparam \div_uy|Add0~85 .lut_mask = 16'h9609;
defparam \div_uy|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N2
cycloneive_lcell_comb \div_uy|Add0~87 (
// Equation(s):
// \div_uy|Add0~87_combout  = (\div_uy|Add0~86  & (\puy_reg|d_out [15] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~86  & ((\puy_reg|d_out [15] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~88  = CARRY((\puy_reg|d_out [15] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~86 ))

	.dataa(\puy_reg|d_out [15]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~86 ),
	.combout(\div_uy|Add0~87_combout ),
	.cout(\div_uy|Add0~88 ));
// synopsys translate_off
defparam \div_uy|Add0~87 .lut_mask = 16'h696F;
defparam \div_uy|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N4
cycloneive_lcell_comb \div_uy|Add0~89 (
// Equation(s):
// \div_uy|Add0~89_combout  = (\div_uy|Add0~88  & ((\puy_reg|d_out [16] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~88  & (\puy_reg|d_out [16] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~90  = CARRY((!\div_uy|Add0~88  & (\puy_reg|d_out [16] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [16]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~88 ),
	.combout(\div_uy|Add0~89_combout ),
	.cout(\div_uy|Add0~90 ));
// synopsys translate_off
defparam \div_uy|Add0~89 .lut_mask = 16'h9609;
defparam \div_uy|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N6
cycloneive_lcell_comb \div_uy|Add0~91 (
// Equation(s):
// \div_uy|Add0~91_combout  = (\div_uy|Add0~90  & (\puy_reg|d_out [17] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~90  & ((\puy_reg|d_out [17] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~92  = CARRY((\puy_reg|d_out [17] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~90 ))

	.dataa(\puy_reg|d_out [17]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~90 ),
	.combout(\div_uy|Add0~91_combout ),
	.cout(\div_uy|Add0~92 ));
// synopsys translate_off
defparam \div_uy|Add0~91 .lut_mask = 16'h696F;
defparam \div_uy|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N8
cycloneive_lcell_comb \div_uy|Add0~93 (
// Equation(s):
// \div_uy|Add0~93_combout  = (\div_uy|Add0~92  & ((\puy_reg|d_out [18] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~92  & (\puy_reg|d_out [18] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~94  = CARRY((!\div_uy|Add0~92  & (\puy_reg|d_out [18] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [18]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~92 ),
	.combout(\div_uy|Add0~93_combout ),
	.cout(\div_uy|Add0~94 ));
// synopsys translate_off
defparam \div_uy|Add0~93 .lut_mask = 16'h9609;
defparam \div_uy|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N10
cycloneive_lcell_comb \div_uy|Add0~95 (
// Equation(s):
// \div_uy|Add0~95_combout  = (\div_uy|Add0~94  & (\puy_reg|d_out [19] $ ((\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~94  & ((\puy_reg|d_out [19] $ (!\div_uy|LessThan0~8_combout )) # (GND)))
// \div_uy|Add0~96  = CARRY((\puy_reg|d_out [19] $ (\div_uy|LessThan0~8_combout )) # (!\div_uy|Add0~94 ))

	.dataa(\puy_reg|d_out [19]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~94 ),
	.combout(\div_uy|Add0~95_combout ),
	.cout(\div_uy|Add0~96 ));
// synopsys translate_off
defparam \div_uy|Add0~95 .lut_mask = 16'h696F;
defparam \div_uy|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N12
cycloneive_lcell_comb \div_uy|Add0~97 (
// Equation(s):
// \div_uy|Add0~97_combout  = (\div_uy|Add0~96  & ((\puy_reg|d_out [20] $ (!\div_uy|LessThan0~8_combout )))) # (!\div_uy|Add0~96  & (\puy_reg|d_out [20] $ (\div_uy|LessThan0~8_combout  $ (GND))))
// \div_uy|Add0~98  = CARRY((!\div_uy|Add0~96  & (\puy_reg|d_out [20] $ (!\div_uy|LessThan0~8_combout ))))

	.dataa(\puy_reg|d_out [20]),
	.datab(\div_uy|LessThan0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~96 ),
	.combout(\div_uy|Add0~97_combout ),
	.cout(\div_uy|Add0~98 ));
// synopsys translate_off
defparam \div_uy|Add0~97 .lut_mask = 16'h9609;
defparam \div_uy|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N14
cycloneive_lcell_comb \div_uy|Add0~99 (
// Equation(s):
// \div_uy|Add0~99_combout  = (\div_uy|Add0~98  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [21])))) # (!\div_uy|Add0~98  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [21])) # (GND)))
// \div_uy|Add0~100  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [21])) # (!\div_uy|Add0~98 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~98 ),
	.combout(\div_uy|Add0~99_combout ),
	.cout(\div_uy|Add0~100 ));
// synopsys translate_off
defparam \div_uy|Add0~99 .lut_mask = 16'h696F;
defparam \div_uy|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N16
cycloneive_lcell_comb \div_uy|Add0~101 (
// Equation(s):
// \div_uy|Add0~101_combout  = (\div_uy|Add0~100  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [22])))) # (!\div_uy|Add0~100  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [22] $ (GND))))
// \div_uy|Add0~102  = CARRY((!\div_uy|Add0~100  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [22]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~100 ),
	.combout(\div_uy|Add0~101_combout ),
	.cout(\div_uy|Add0~102 ));
// synopsys translate_off
defparam \div_uy|Add0~101 .lut_mask = 16'h9609;
defparam \div_uy|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N18
cycloneive_lcell_comb \div_uy|Add0~103 (
// Equation(s):
// \div_uy|Add0~103_combout  = (\div_uy|Add0~102  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [23])))) # (!\div_uy|Add0~102  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [23])) # (GND)))
// \div_uy|Add0~104  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [23])) # (!\div_uy|Add0~102 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~102 ),
	.combout(\div_uy|Add0~103_combout ),
	.cout(\div_uy|Add0~104 ));
// synopsys translate_off
defparam \div_uy|Add0~103 .lut_mask = 16'h696F;
defparam \div_uy|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N20
cycloneive_lcell_comb \div_uy|Add0~105 (
// Equation(s):
// \div_uy|Add0~105_combout  = (\div_uy|Add0~104  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [24])))) # (!\div_uy|Add0~104  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [24] $ (GND))))
// \div_uy|Add0~106  = CARRY((!\div_uy|Add0~104  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [24]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~104 ),
	.combout(\div_uy|Add0~105_combout ),
	.cout(\div_uy|Add0~106 ));
// synopsys translate_off
defparam \div_uy|Add0~105 .lut_mask = 16'h9609;
defparam \div_uy|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N6
cycloneive_lcell_comb \div_uy|Add0~3 (
// Equation(s):
// \div_uy|Add0~3_cout  = CARRY((!\puy_reg|d_out [1] & !\puy_reg|d_out [0]))

	.dataa(\puy_reg|d_out [1]),
	.datab(\puy_reg|d_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\div_uy|Add0~3_cout ));
// synopsys translate_off
defparam \div_uy|Add0~3 .lut_mask = 16'h0011;
defparam \div_uy|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N8
cycloneive_lcell_comb \div_uy|Add0~5 (
// Equation(s):
// \div_uy|Add0~5_cout  = CARRY((\puy_reg|d_out [2]) # (!\div_uy|Add0~3_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~3_cout ),
	.combout(),
	.cout(\div_uy|Add0~5_cout ));
// synopsys translate_off
defparam \div_uy|Add0~5 .lut_mask = 16'h00CF;
defparam \div_uy|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N10
cycloneive_lcell_comb \div_uy|Add0~7 (
// Equation(s):
// \div_uy|Add0~7_cout  = CARRY((!\puy_reg|d_out [3] & !\div_uy|Add0~5_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~5_cout ),
	.combout(),
	.cout(\div_uy|Add0~7_cout ));
// synopsys translate_off
defparam \div_uy|Add0~7 .lut_mask = 16'h0003;
defparam \div_uy|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N12
cycloneive_lcell_comb \div_uy|Add0~9 (
// Equation(s):
// \div_uy|Add0~9_cout  = CARRY((\puy_reg|d_out [4]) # (!\div_uy|Add0~7_cout ))

	.dataa(\puy_reg|d_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~7_cout ),
	.combout(),
	.cout(\div_uy|Add0~9_cout ));
// synopsys translate_off
defparam \div_uy|Add0~9 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N14
cycloneive_lcell_comb \div_uy|Add0~11 (
// Equation(s):
// \div_uy|Add0~11_cout  = CARRY((!\puy_reg|d_out [5] & !\div_uy|Add0~9_cout ))

	.dataa(\puy_reg|d_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~9_cout ),
	.combout(),
	.cout(\div_uy|Add0~11_cout ));
// synopsys translate_off
defparam \div_uy|Add0~11 .lut_mask = 16'h0005;
defparam \div_uy|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N16
cycloneive_lcell_comb \div_uy|Add0~13 (
// Equation(s):
// \div_uy|Add0~13_cout  = CARRY((\puy_reg|d_out [6]) # (!\div_uy|Add0~11_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~11_cout ),
	.combout(),
	.cout(\div_uy|Add0~13_cout ));
// synopsys translate_off
defparam \div_uy|Add0~13 .lut_mask = 16'h00CF;
defparam \div_uy|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N18
cycloneive_lcell_comb \div_uy|Add0~15 (
// Equation(s):
// \div_uy|Add0~15_cout  = CARRY((!\puy_reg|d_out [7] & !\div_uy|Add0~13_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~13_cout ),
	.combout(),
	.cout(\div_uy|Add0~15_cout ));
// synopsys translate_off
defparam \div_uy|Add0~15 .lut_mask = 16'h0003;
defparam \div_uy|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N20
cycloneive_lcell_comb \div_uy|Add0~17 (
// Equation(s):
// \div_uy|Add0~17_cout  = CARRY((\puy_reg|d_out [8]) # (!\div_uy|Add0~15_cout ))

	.dataa(\puy_reg|d_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~15_cout ),
	.combout(),
	.cout(\div_uy|Add0~17_cout ));
// synopsys translate_off
defparam \div_uy|Add0~17 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N22
cycloneive_lcell_comb \div_uy|Add0~19 (
// Equation(s):
// \div_uy|Add0~19_cout  = CARRY((!\puy_reg|d_out [9] & !\div_uy|Add0~17_cout ))

	.dataa(\puy_reg|d_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~17_cout ),
	.combout(),
	.cout(\div_uy|Add0~19_cout ));
// synopsys translate_off
defparam \div_uy|Add0~19 .lut_mask = 16'h0005;
defparam \div_uy|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N24
cycloneive_lcell_comb \div_uy|Add0~21 (
// Equation(s):
// \div_uy|Add0~21_cout  = CARRY((\puy_reg|d_out [10]) # (!\div_uy|Add0~19_cout ))

	.dataa(\puy_reg|d_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~19_cout ),
	.combout(),
	.cout(\div_uy|Add0~21_cout ));
// synopsys translate_off
defparam \div_uy|Add0~21 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N26
cycloneive_lcell_comb \div_uy|Add0~23 (
// Equation(s):
// \div_uy|Add0~23_cout  = CARRY((!\puy_reg|d_out [11] & !\div_uy|Add0~21_cout ))

	.dataa(\puy_reg|d_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~21_cout ),
	.combout(),
	.cout(\div_uy|Add0~23_cout ));
// synopsys translate_off
defparam \div_uy|Add0~23 .lut_mask = 16'h0005;
defparam \div_uy|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N28
cycloneive_lcell_comb \div_uy|Add0~25 (
// Equation(s):
// \div_uy|Add0~25_cout  = CARRY((\puy_reg|d_out [12]) # (!\div_uy|Add0~23_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~23_cout ),
	.combout(),
	.cout(\div_uy|Add0~25_cout ));
// synopsys translate_off
defparam \div_uy|Add0~25 .lut_mask = 16'h00CF;
defparam \div_uy|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N30
cycloneive_lcell_comb \div_uy|Add0~27 (
// Equation(s):
// \div_uy|Add0~27_cout  = CARRY((!\puy_reg|d_out [13] & !\div_uy|Add0~25_cout ))

	.dataa(\puy_reg|d_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~25_cout ),
	.combout(),
	.cout(\div_uy|Add0~27_cout ));
// synopsys translate_off
defparam \div_uy|Add0~27 .lut_mask = 16'h0005;
defparam \div_uy|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N0
cycloneive_lcell_comb \div_uy|Add0~29 (
// Equation(s):
// \div_uy|Add0~29_cout  = CARRY((\puy_reg|d_out [14]) # (!\div_uy|Add0~27_cout ))

	.dataa(\puy_reg|d_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~27_cout ),
	.combout(),
	.cout(\div_uy|Add0~29_cout ));
// synopsys translate_off
defparam \div_uy|Add0~29 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N2
cycloneive_lcell_comb \div_uy|Add0~31 (
// Equation(s):
// \div_uy|Add0~31_cout  = CARRY((!\puy_reg|d_out [15] & !\div_uy|Add0~29_cout ))

	.dataa(\puy_reg|d_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~29_cout ),
	.combout(),
	.cout(\div_uy|Add0~31_cout ));
// synopsys translate_off
defparam \div_uy|Add0~31 .lut_mask = 16'h0005;
defparam \div_uy|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N4
cycloneive_lcell_comb \div_uy|Add0~33 (
// Equation(s):
// \div_uy|Add0~33_cout  = CARRY((\puy_reg|d_out [16]) # (!\div_uy|Add0~31_cout ))

	.dataa(\puy_reg|d_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~31_cout ),
	.combout(),
	.cout(\div_uy|Add0~33_cout ));
// synopsys translate_off
defparam \div_uy|Add0~33 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N6
cycloneive_lcell_comb \div_uy|Add0~35 (
// Equation(s):
// \div_uy|Add0~35_cout  = CARRY((!\puy_reg|d_out [17] & !\div_uy|Add0~33_cout ))

	.dataa(\puy_reg|d_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~33_cout ),
	.combout(),
	.cout(\div_uy|Add0~35_cout ));
// synopsys translate_off
defparam \div_uy|Add0~35 .lut_mask = 16'h0005;
defparam \div_uy|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N8
cycloneive_lcell_comb \div_uy|Add0~37 (
// Equation(s):
// \div_uy|Add0~37_cout  = CARRY((\puy_reg|d_out [18]) # (!\div_uy|Add0~35_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~35_cout ),
	.combout(),
	.cout(\div_uy|Add0~37_cout ));
// synopsys translate_off
defparam \div_uy|Add0~37 .lut_mask = 16'h00CF;
defparam \div_uy|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N10
cycloneive_lcell_comb \div_uy|Add0~39 (
// Equation(s):
// \div_uy|Add0~39_cout  = CARRY((!\puy_reg|d_out [19] & !\div_uy|Add0~37_cout ))

	.dataa(\puy_reg|d_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~37_cout ),
	.combout(),
	.cout(\div_uy|Add0~39_cout ));
// synopsys translate_off
defparam \div_uy|Add0~39 .lut_mask = 16'h0005;
defparam \div_uy|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N12
cycloneive_lcell_comb \div_uy|Add0~41 (
// Equation(s):
// \div_uy|Add0~41_cout  = CARRY((\puy_reg|d_out [20]) # (!\div_uy|Add0~39_cout ))

	.dataa(\puy_reg|d_out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~39_cout ),
	.combout(),
	.cout(\div_uy|Add0~41_cout ));
// synopsys translate_off
defparam \div_uy|Add0~41 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N14
cycloneive_lcell_comb \div_uy|Add0~43 (
// Equation(s):
// \div_uy|Add0~43_cout  = CARRY((!\puy_reg|d_out [21] & !\div_uy|Add0~41_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~41_cout ),
	.combout(),
	.cout(\div_uy|Add0~43_cout ));
// synopsys translate_off
defparam \div_uy|Add0~43 .lut_mask = 16'h0003;
defparam \div_uy|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N16
cycloneive_lcell_comb \div_uy|Add0~45 (
// Equation(s):
// \div_uy|Add0~45_cout  = CARRY((\puy_reg|d_out [22]) # (!\div_uy|Add0~43_cout ))

	.dataa(\puy_reg|d_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~43_cout ),
	.combout(),
	.cout(\div_uy|Add0~45_cout ));
// synopsys translate_off
defparam \div_uy|Add0~45 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N18
cycloneive_lcell_comb \div_uy|Add0~47 (
// Equation(s):
// \div_uy|Add0~47_cout  = CARRY((!\puy_reg|d_out [23] & !\div_uy|Add0~45_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~45_cout ),
	.combout(),
	.cout(\div_uy|Add0~47_cout ));
// synopsys translate_off
defparam \div_uy|Add0~47 .lut_mask = 16'h0003;
defparam \div_uy|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N20
cycloneive_lcell_comb \div_uy|Add0~49 (
// Equation(s):
// \div_uy|Add0~49_cout  = CARRY((\puy_reg|d_out [24]) # (!\div_uy|Add0~47_cout ))

	.dataa(\puy_reg|d_out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~47_cout ),
	.combout(),
	.cout(\div_uy|Add0~49_cout ));
// synopsys translate_off
defparam \div_uy|Add0~49 .lut_mask = 16'h00AF;
defparam \div_uy|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N22
cycloneive_lcell_comb \div_uy|Add0~51 (
// Equation(s):
// \div_uy|Add0~51_cout  = CARRY((!\puy_reg|d_out [25] & !\div_uy|Add0~49_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~49_cout ),
	.combout(),
	.cout(\div_uy|Add0~51_cout ));
// synopsys translate_off
defparam \div_uy|Add0~51 .lut_mask = 16'h0003;
defparam \div_uy|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N24
cycloneive_lcell_comb \div_uy|Add0~53 (
// Equation(s):
// \div_uy|Add0~53_cout  = CARRY((\puy_reg|d_out [31]) # (!\div_uy|Add0~51_cout ))

	.dataa(gnd),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~51_cout ),
	.combout(),
	.cout(\div_uy|Add0~53_cout ));
// synopsys translate_off
defparam \div_uy|Add0~53 .lut_mask = 16'h00CF;
defparam \div_uy|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N26
cycloneive_lcell_comb \div_uy|Add0~54 (
// Equation(s):
// \div_uy|Add0~54_combout  = \puy_reg|d_out [31] $ (\div_uy|Add0~53_cout )

	.dataa(gnd),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_uy|Add0~53_cout ),
	.combout(\div_uy|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Add0~54 .lut_mask = 16'h3C3C;
defparam \div_uy|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N2
cycloneive_lcell_comb \div_uy|Add0~113 (
// Equation(s):
// \div_uy|Add0~113_combout  = (\div_uy|Add0~54_combout  & ((\puy_reg|d_out [31]) # ((!\div_uy|LessThan0~7_combout  & !\div_uy|LessThan0~4_combout ))))

	.dataa(\div_uy|LessThan0~7_combout ),
	.datab(\div_uy|Add0~54_combout ),
	.datac(\puy_reg|d_out [31]),
	.datad(\div_uy|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\div_uy|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Add0~113 .lut_mask = 16'hC0C4;
defparam \div_uy|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N18
cycloneive_lcell_comb \div_uy|ac[0]~feeder (
// Equation(s):
// \div_uy|ac[0]~feeder_combout  = \div_uy|Add0~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|Add0~113_combout ),
	.cin(gnd),
	.combout(\div_uy|ac[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|ac[0]~feeder .lut_mask = 16'hFF00;
defparam \div_uy|ac[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N22
cycloneive_lcell_comb \div_uy|Add0~107 (
// Equation(s):
// \div_uy|Add0~107_combout  = (\div_uy|Add0~106  & (\div_uy|LessThan0~8_combout  $ ((\puy_reg|d_out [25])))) # (!\div_uy|Add0~106  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [25])) # (GND)))
// \div_uy|Add0~108  = CARRY((\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [25])) # (!\div_uy|Add0~106 ))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~106 ),
	.combout(\div_uy|Add0~107_combout ),
	.cout(\div_uy|Add0~108 ));
// synopsys translate_off
defparam \div_uy|Add0~107 .lut_mask = 16'h696F;
defparam \div_uy|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N24
cycloneive_lcell_comb \div_uy|Add0~109 (
// Equation(s):
// \div_uy|Add0~109_combout  = (\div_uy|Add0~108  & ((\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [31])))) # (!\div_uy|Add0~108  & (\div_uy|LessThan0~8_combout  $ (\puy_reg|d_out [31] $ (GND))))
// \div_uy|Add0~110  = CARRY((!\div_uy|Add0~108  & (\div_uy|LessThan0~8_combout  $ (!\puy_reg|d_out [31]))))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|Add0~108 ),
	.combout(\div_uy|Add0~109_combout ),
	.cout(\div_uy|Add0~110 ));
// synopsys translate_off
defparam \div_uy|Add0~109 .lut_mask = 16'h9609;
defparam \div_uy|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N26
cycloneive_lcell_comb \div_uy|Add0~111 (
// Equation(s):
// \div_uy|Add0~111_combout  = \div_uy|LessThan0~8_combout  $ (\div_uy|Add0~110  $ (!\puy_reg|d_out [31]))

	.dataa(\div_uy|LessThan0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\puy_reg|d_out [31]),
	.cin(\div_uy|Add0~110 ),
	.combout(\div_uy|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Add0~111 .lut_mask = 16'h5AA5;
defparam \div_uy|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N8
cycloneive_lcell_comb \div_uy|q1[30]~feeder (
// Equation(s):
// \div_uy|q1[30]~feeder_combout  = \div_uy|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_uy|q1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q1[30]~feeder .lut_mask = 16'hFF00;
defparam \div_uy|q1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N10
cycloneive_lcell_comb \div_uy|q1[29]~feeder (
// Equation(s):
// \div_uy|q1[29]~feeder_combout  = \div_uy|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_uy|q1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q1[29]~feeder .lut_mask = 16'hFF00;
defparam \div_uy|q1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N16
cycloneive_lcell_comb \div_uy|q1[28]~feeder (
// Equation(s):
// \div_uy|q1[28]~feeder_combout  = \div_uy|Add0~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|Add0~111_combout ),
	.cin(gnd),
	.combout(\div_uy|q1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q1[28]~feeder .lut_mask = 16'hFF00;
defparam \div_uy|q1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N4
cycloneive_lcell_comb \div_uy|q1[25]~3 (
// Equation(s):
// \div_uy|q1[25]~3_combout  = (\fsm|State.CALC_MOMENT_3~q  & (((\div_ux|LessThan1~0_combout )))) # (!\fsm|State.CALC_MOMENT_3~q  & (\div_uy|q[0]~34_combout  & ((\div_uy|busy~q ))))

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(\div_uy|q[0]~34_combout ),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_uy|busy~q ),
	.cin(gnd),
	.combout(\div_uy|q1[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q1[25]~3 .lut_mask = 16'hE4A0;
defparam \div_uy|q1[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y43_N23
dffeas \div_uy|q1[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~107_combout ),
	.asdata(\div_uy|q1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[26] .is_wysiwyg = "true";
defparam \div_uy|q1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N25
dffeas \div_uy|q1[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~109_combout ),
	.asdata(\div_uy|q1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[27] .is_wysiwyg = "true";
defparam \div_uy|q1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N17
dffeas \div_uy|q1[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q1[28]~feeder_combout ),
	.asdata(\div_uy|q1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[28] .is_wysiwyg = "true";
defparam \div_uy|q1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N11
dffeas \div_uy|q1[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q1[29]~feeder_combout ),
	.asdata(\div_uy|q1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[29] .is_wysiwyg = "true";
defparam \div_uy|q1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N9
dffeas \div_uy|q1[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q1[30]~feeder_combout ),
	.asdata(\div_uy|q1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[30] .is_wysiwyg = "true";
defparam \div_uy|q1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N27
dffeas \div_uy|q1[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~111_combout ),
	.asdata(\div_uy|q1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[31] .is_wysiwyg = "true";
defparam \div_uy|q1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y43_N19
dffeas \div_uy|ac[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[0]~feeder_combout ),
	.asdata(\div_uy|q1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[0] .is_wysiwyg = "true";
defparam \div_uy|ac[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N0
cycloneive_lcell_comb \div_uy|ac[1]~32 (
// Equation(s):
// \div_uy|ac[1]~32_combout  = (\div_uy|ac [0] & ((GND) # (!\p_reg|d_out [0]))) # (!\div_uy|ac [0] & (\p_reg|d_out [0] $ (GND)))
// \div_uy|ac[1]~33  = CARRY((\div_uy|ac [0]) # (!\p_reg|d_out [0]))

	.dataa(\div_uy|ac [0]),
	.datab(\p_reg|d_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_uy|ac[1]~32_combout ),
	.cout(\div_uy|ac[1]~33 ));
// synopsys translate_off
defparam \div_uy|ac[1]~32 .lut_mask = 16'h66BB;
defparam \div_uy|ac[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y43_N1
dffeas \div_uy|ac[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[1]~32_combout ),
	.asdata(\div_uy|ac [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[1] .is_wysiwyg = "true";
defparam \div_uy|ac[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N2
cycloneive_lcell_comb \div_uy|ac[2]~34 (
// Equation(s):
// \div_uy|ac[2]~34_combout  = (\div_ux|y1[1]~20_combout  & ((\div_uy|ac [1] & (!\div_uy|ac[1]~33 )) # (!\div_uy|ac [1] & ((\div_uy|ac[1]~33 ) # (GND))))) # (!\div_ux|y1[1]~20_combout  & ((\div_uy|ac [1] & (\div_uy|ac[1]~33  & VCC)) # (!\div_uy|ac [1] & 
// (!\div_uy|ac[1]~33 ))))
// \div_uy|ac[2]~35  = CARRY((\div_ux|y1[1]~20_combout  & ((!\div_uy|ac[1]~33 ) # (!\div_uy|ac [1]))) # (!\div_ux|y1[1]~20_combout  & (!\div_uy|ac [1] & !\div_uy|ac[1]~33 )))

	.dataa(\div_ux|y1[1]~20_combout ),
	.datab(\div_uy|ac [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[1]~33 ),
	.combout(\div_uy|ac[2]~34_combout ),
	.cout(\div_uy|ac[2]~35 ));
// synopsys translate_off
defparam \div_uy|ac[2]~34 .lut_mask = 16'h692B;
defparam \div_uy|ac[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N3
dffeas \div_uy|ac[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[2]~34_combout ),
	.asdata(\div_uy|ac [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[2] .is_wysiwyg = "true";
defparam \div_uy|ac[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N4
cycloneive_lcell_comb \div_uy|ac[3]~36 (
// Equation(s):
// \div_uy|ac[3]~36_combout  = ((\div_ux|y1[2]~19_combout  $ (\div_uy|ac [2] $ (\div_uy|ac[2]~35 )))) # (GND)
// \div_uy|ac[3]~37  = CARRY((\div_ux|y1[2]~19_combout  & (\div_uy|ac [2] & !\div_uy|ac[2]~35 )) # (!\div_ux|y1[2]~19_combout  & ((\div_uy|ac [2]) # (!\div_uy|ac[2]~35 ))))

	.dataa(\div_ux|y1[2]~19_combout ),
	.datab(\div_uy|ac [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[2]~35 ),
	.combout(\div_uy|ac[3]~36_combout ),
	.cout(\div_uy|ac[3]~37 ));
// synopsys translate_off
defparam \div_uy|ac[3]~36 .lut_mask = 16'h964D;
defparam \div_uy|ac[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N5
dffeas \div_uy|ac[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[3]~36_combout ),
	.asdata(\div_uy|ac [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[3] .is_wysiwyg = "true";
defparam \div_uy|ac[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N6
cycloneive_lcell_comb \div_uy|ac[4]~38 (
// Equation(s):
// \div_uy|ac[4]~38_combout  = (\div_ux|y1[3]~18_combout  & ((\div_uy|ac [3] & (!\div_uy|ac[3]~37 )) # (!\div_uy|ac [3] & ((\div_uy|ac[3]~37 ) # (GND))))) # (!\div_ux|y1[3]~18_combout  & ((\div_uy|ac [3] & (\div_uy|ac[3]~37  & VCC)) # (!\div_uy|ac [3] & 
// (!\div_uy|ac[3]~37 ))))
// \div_uy|ac[4]~39  = CARRY((\div_ux|y1[3]~18_combout  & ((!\div_uy|ac[3]~37 ) # (!\div_uy|ac [3]))) # (!\div_ux|y1[3]~18_combout  & (!\div_uy|ac [3] & !\div_uy|ac[3]~37 )))

	.dataa(\div_ux|y1[3]~18_combout ),
	.datab(\div_uy|ac [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[3]~37 ),
	.combout(\div_uy|ac[4]~38_combout ),
	.cout(\div_uy|ac[4]~39 ));
// synopsys translate_off
defparam \div_uy|ac[4]~38 .lut_mask = 16'h692B;
defparam \div_uy|ac[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N7
dffeas \div_uy|ac[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[4]~38_combout ),
	.asdata(\div_uy|ac [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[4] .is_wysiwyg = "true";
defparam \div_uy|ac[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N8
cycloneive_lcell_comb \div_uy|ac[5]~40 (
// Equation(s):
// \div_uy|ac[5]~40_combout  = ((\div_uy|ac [4] $ (\div_ux|y1[4]~17_combout  $ (\div_uy|ac[4]~39 )))) # (GND)
// \div_uy|ac[5]~41  = CARRY((\div_uy|ac [4] & ((!\div_uy|ac[4]~39 ) # (!\div_ux|y1[4]~17_combout ))) # (!\div_uy|ac [4] & (!\div_ux|y1[4]~17_combout  & !\div_uy|ac[4]~39 )))

	.dataa(\div_uy|ac [4]),
	.datab(\div_ux|y1[4]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[4]~39 ),
	.combout(\div_uy|ac[5]~40_combout ),
	.cout(\div_uy|ac[5]~41 ));
// synopsys translate_off
defparam \div_uy|ac[5]~40 .lut_mask = 16'h962B;
defparam \div_uy|ac[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N9
dffeas \div_uy|ac[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[5]~40_combout ),
	.asdata(\div_uy|ac [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[5] .is_wysiwyg = "true";
defparam \div_uy|ac[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N10
cycloneive_lcell_comb \div_uy|ac[6]~42 (
// Equation(s):
// \div_uy|ac[6]~42_combout  = (\div_ux|y1[5]~16_combout  & ((\div_uy|ac [5] & (!\div_uy|ac[5]~41 )) # (!\div_uy|ac [5] & ((\div_uy|ac[5]~41 ) # (GND))))) # (!\div_ux|y1[5]~16_combout  & ((\div_uy|ac [5] & (\div_uy|ac[5]~41  & VCC)) # (!\div_uy|ac [5] & 
// (!\div_uy|ac[5]~41 ))))
// \div_uy|ac[6]~43  = CARRY((\div_ux|y1[5]~16_combout  & ((!\div_uy|ac[5]~41 ) # (!\div_uy|ac [5]))) # (!\div_ux|y1[5]~16_combout  & (!\div_uy|ac [5] & !\div_uy|ac[5]~41 )))

	.dataa(\div_ux|y1[5]~16_combout ),
	.datab(\div_uy|ac [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[5]~41 ),
	.combout(\div_uy|ac[6]~42_combout ),
	.cout(\div_uy|ac[6]~43 ));
// synopsys translate_off
defparam \div_uy|ac[6]~42 .lut_mask = 16'h692B;
defparam \div_uy|ac[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N11
dffeas \div_uy|ac[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[6]~42_combout ),
	.asdata(\div_uy|ac [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[6] .is_wysiwyg = "true";
defparam \div_uy|ac[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N12
cycloneive_lcell_comb \div_uy|ac[7]~44 (
// Equation(s):
// \div_uy|ac[7]~44_combout  = ((\div_ux|y1[6]~15_combout  $ (\div_uy|ac [6] $ (\div_uy|ac[6]~43 )))) # (GND)
// \div_uy|ac[7]~45  = CARRY((\div_ux|y1[6]~15_combout  & (\div_uy|ac [6] & !\div_uy|ac[6]~43 )) # (!\div_ux|y1[6]~15_combout  & ((\div_uy|ac [6]) # (!\div_uy|ac[6]~43 ))))

	.dataa(\div_ux|y1[6]~15_combout ),
	.datab(\div_uy|ac [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[6]~43 ),
	.combout(\div_uy|ac[7]~44_combout ),
	.cout(\div_uy|ac[7]~45 ));
// synopsys translate_off
defparam \div_uy|ac[7]~44 .lut_mask = 16'h964D;
defparam \div_uy|ac[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N13
dffeas \div_uy|ac[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[7]~44_combout ),
	.asdata(\div_uy|ac [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[7] .is_wysiwyg = "true";
defparam \div_uy|ac[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N14
cycloneive_lcell_comb \div_uy|ac[8]~46 (
// Equation(s):
// \div_uy|ac[8]~46_combout  = (\div_uy|ac [7] & ((\div_ux|y1[7]~14_combout  & (!\div_uy|ac[7]~45 )) # (!\div_ux|y1[7]~14_combout  & (\div_uy|ac[7]~45  & VCC)))) # (!\div_uy|ac [7] & ((\div_ux|y1[7]~14_combout  & ((\div_uy|ac[7]~45 ) # (GND))) # 
// (!\div_ux|y1[7]~14_combout  & (!\div_uy|ac[7]~45 ))))
// \div_uy|ac[8]~47  = CARRY((\div_uy|ac [7] & (\div_ux|y1[7]~14_combout  & !\div_uy|ac[7]~45 )) # (!\div_uy|ac [7] & ((\div_ux|y1[7]~14_combout ) # (!\div_uy|ac[7]~45 ))))

	.dataa(\div_uy|ac [7]),
	.datab(\div_ux|y1[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[7]~45 ),
	.combout(\div_uy|ac[8]~46_combout ),
	.cout(\div_uy|ac[8]~47 ));
// synopsys translate_off
defparam \div_uy|ac[8]~46 .lut_mask = 16'h694D;
defparam \div_uy|ac[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N15
dffeas \div_uy|ac[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[8]~46_combout ),
	.asdata(\div_uy|ac [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[8] .is_wysiwyg = "true";
defparam \div_uy|ac[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N16
cycloneive_lcell_comb \div_uy|ac[9]~48 (
// Equation(s):
// \div_uy|ac[9]~48_combout  = ((\div_ux|y1[8]~13_combout  $ (\div_uy|ac [8] $ (\div_uy|ac[8]~47 )))) # (GND)
// \div_uy|ac[9]~49  = CARRY((\div_ux|y1[8]~13_combout  & (\div_uy|ac [8] & !\div_uy|ac[8]~47 )) # (!\div_ux|y1[8]~13_combout  & ((\div_uy|ac [8]) # (!\div_uy|ac[8]~47 ))))

	.dataa(\div_ux|y1[8]~13_combout ),
	.datab(\div_uy|ac [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[8]~47 ),
	.combout(\div_uy|ac[9]~48_combout ),
	.cout(\div_uy|ac[9]~49 ));
// synopsys translate_off
defparam \div_uy|ac[9]~48 .lut_mask = 16'h964D;
defparam \div_uy|ac[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N17
dffeas \div_uy|ac[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[9]~48_combout ),
	.asdata(\div_uy|ac [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[9] .is_wysiwyg = "true";
defparam \div_uy|ac[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N18
cycloneive_lcell_comb \div_uy|ac[10]~50 (
// Equation(s):
// \div_uy|ac[10]~50_combout  = (\div_ux|y1[9]~24_combout  & ((\div_uy|ac [9] & (!\div_uy|ac[9]~49 )) # (!\div_uy|ac [9] & ((\div_uy|ac[9]~49 ) # (GND))))) # (!\div_ux|y1[9]~24_combout  & ((\div_uy|ac [9] & (\div_uy|ac[9]~49  & VCC)) # (!\div_uy|ac [9] & 
// (!\div_uy|ac[9]~49 ))))
// \div_uy|ac[10]~51  = CARRY((\div_ux|y1[9]~24_combout  & ((!\div_uy|ac[9]~49 ) # (!\div_uy|ac [9]))) # (!\div_ux|y1[9]~24_combout  & (!\div_uy|ac [9] & !\div_uy|ac[9]~49 )))

	.dataa(\div_ux|y1[9]~24_combout ),
	.datab(\div_uy|ac [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[9]~49 ),
	.combout(\div_uy|ac[10]~50_combout ),
	.cout(\div_uy|ac[10]~51 ));
// synopsys translate_off
defparam \div_uy|ac[10]~50 .lut_mask = 16'h692B;
defparam \div_uy|ac[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N19
dffeas \div_uy|ac[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[10]~50_combout ),
	.asdata(\div_uy|ac [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[10] .is_wysiwyg = "true";
defparam \div_uy|ac[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N20
cycloneive_lcell_comb \div_uy|ac[11]~52 (
// Equation(s):
// \div_uy|ac[11]~52_combout  = ((\div_uy|ac [10] $ (\div_ux|y1[10]~12_combout  $ (\div_uy|ac[10]~51 )))) # (GND)
// \div_uy|ac[11]~53  = CARRY((\div_uy|ac [10] & ((!\div_uy|ac[10]~51 ) # (!\div_ux|y1[10]~12_combout ))) # (!\div_uy|ac [10] & (!\div_ux|y1[10]~12_combout  & !\div_uy|ac[10]~51 )))

	.dataa(\div_uy|ac [10]),
	.datab(\div_ux|y1[10]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[10]~51 ),
	.combout(\div_uy|ac[11]~52_combout ),
	.cout(\div_uy|ac[11]~53 ));
// synopsys translate_off
defparam \div_uy|ac[11]~52 .lut_mask = 16'h962B;
defparam \div_uy|ac[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N21
dffeas \div_uy|ac[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[11]~52_combout ),
	.asdata(\div_uy|ac [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[11] .is_wysiwyg = "true";
defparam \div_uy|ac[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N22
cycloneive_lcell_comb \div_uy|ac[12]~54 (
// Equation(s):
// \div_uy|ac[12]~54_combout  = (\div_uy|ac [11] & ((\div_ux|y1[11]~11_combout  & (!\div_uy|ac[11]~53 )) # (!\div_ux|y1[11]~11_combout  & (\div_uy|ac[11]~53  & VCC)))) # (!\div_uy|ac [11] & ((\div_ux|y1[11]~11_combout  & ((\div_uy|ac[11]~53 ) # (GND))) # 
// (!\div_ux|y1[11]~11_combout  & (!\div_uy|ac[11]~53 ))))
// \div_uy|ac[12]~55  = CARRY((\div_uy|ac [11] & (\div_ux|y1[11]~11_combout  & !\div_uy|ac[11]~53 )) # (!\div_uy|ac [11] & ((\div_ux|y1[11]~11_combout ) # (!\div_uy|ac[11]~53 ))))

	.dataa(\div_uy|ac [11]),
	.datab(\div_ux|y1[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[11]~53 ),
	.combout(\div_uy|ac[12]~54_combout ),
	.cout(\div_uy|ac[12]~55 ));
// synopsys translate_off
defparam \div_uy|ac[12]~54 .lut_mask = 16'h694D;
defparam \div_uy|ac[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N23
dffeas \div_uy|ac[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[12]~54_combout ),
	.asdata(\div_uy|ac [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[12] .is_wysiwyg = "true";
defparam \div_uy|ac[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N24
cycloneive_lcell_comb \div_uy|ac[13]~56 (
// Equation(s):
// \div_uy|ac[13]~56_combout  = ((\div_uy|ac [12] $ (\div_ux|y1[12]~21_combout  $ (\div_uy|ac[12]~55 )))) # (GND)
// \div_uy|ac[13]~57  = CARRY((\div_uy|ac [12] & ((!\div_uy|ac[12]~55 ) # (!\div_ux|y1[12]~21_combout ))) # (!\div_uy|ac [12] & (!\div_ux|y1[12]~21_combout  & !\div_uy|ac[12]~55 )))

	.dataa(\div_uy|ac [12]),
	.datab(\div_ux|y1[12]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[12]~55 ),
	.combout(\div_uy|ac[13]~56_combout ),
	.cout(\div_uy|ac[13]~57 ));
// synopsys translate_off
defparam \div_uy|ac[13]~56 .lut_mask = 16'h962B;
defparam \div_uy|ac[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N25
dffeas \div_uy|ac[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[13]~56_combout ),
	.asdata(\div_uy|ac [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[13] .is_wysiwyg = "true";
defparam \div_uy|ac[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N26
cycloneive_lcell_comb \div_uy|ac[14]~58 (
// Equation(s):
// \div_uy|ac[14]~58_combout  = (\div_uy|ac [13] & ((\div_ux|y1[13]~10_combout  & (!\div_uy|ac[13]~57 )) # (!\div_ux|y1[13]~10_combout  & (\div_uy|ac[13]~57  & VCC)))) # (!\div_uy|ac [13] & ((\div_ux|y1[13]~10_combout  & ((\div_uy|ac[13]~57 ) # (GND))) # 
// (!\div_ux|y1[13]~10_combout  & (!\div_uy|ac[13]~57 ))))
// \div_uy|ac[14]~59  = CARRY((\div_uy|ac [13] & (\div_ux|y1[13]~10_combout  & !\div_uy|ac[13]~57 )) # (!\div_uy|ac [13] & ((\div_ux|y1[13]~10_combout ) # (!\div_uy|ac[13]~57 ))))

	.dataa(\div_uy|ac [13]),
	.datab(\div_ux|y1[13]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[13]~57 ),
	.combout(\div_uy|ac[14]~58_combout ),
	.cout(\div_uy|ac[14]~59 ));
// synopsys translate_off
defparam \div_uy|ac[14]~58 .lut_mask = 16'h694D;
defparam \div_uy|ac[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N27
dffeas \div_uy|ac[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[14]~58_combout ),
	.asdata(\div_uy|ac [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[14] .is_wysiwyg = "true";
defparam \div_uy|ac[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N28
cycloneive_lcell_comb \div_uy|ac[15]~60 (
// Equation(s):
// \div_uy|ac[15]~60_combout  = ((\div_uy|ac [14] $ (\div_ux|y1[14]~9_combout  $ (\div_uy|ac[14]~59 )))) # (GND)
// \div_uy|ac[15]~61  = CARRY((\div_uy|ac [14] & ((!\div_uy|ac[14]~59 ) # (!\div_ux|y1[14]~9_combout ))) # (!\div_uy|ac [14] & (!\div_ux|y1[14]~9_combout  & !\div_uy|ac[14]~59 )))

	.dataa(\div_uy|ac [14]),
	.datab(\div_ux|y1[14]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[14]~59 ),
	.combout(\div_uy|ac[15]~60_combout ),
	.cout(\div_uy|ac[15]~61 ));
// synopsys translate_off
defparam \div_uy|ac[15]~60 .lut_mask = 16'h962B;
defparam \div_uy|ac[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N29
dffeas \div_uy|ac[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[15]~60_combout ),
	.asdata(\div_uy|ac [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[15] .is_wysiwyg = "true";
defparam \div_uy|ac[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y43_N30
cycloneive_lcell_comb \div_uy|ac[16]~62 (
// Equation(s):
// \div_uy|ac[16]~62_combout  = (\div_ux|y1[15]~3_combout  & ((\div_uy|ac [15] & (!\div_uy|ac[15]~61 )) # (!\div_uy|ac [15] & ((\div_uy|ac[15]~61 ) # (GND))))) # (!\div_ux|y1[15]~3_combout  & ((\div_uy|ac [15] & (\div_uy|ac[15]~61  & VCC)) # (!\div_uy|ac 
// [15] & (!\div_uy|ac[15]~61 ))))
// \div_uy|ac[16]~63  = CARRY((\div_ux|y1[15]~3_combout  & ((!\div_uy|ac[15]~61 ) # (!\div_uy|ac [15]))) # (!\div_ux|y1[15]~3_combout  & (!\div_uy|ac [15] & !\div_uy|ac[15]~61 )))

	.dataa(\div_ux|y1[15]~3_combout ),
	.datab(\div_uy|ac [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[15]~61 ),
	.combout(\div_uy|ac[16]~62_combout ),
	.cout(\div_uy|ac[16]~63 ));
// synopsys translate_off
defparam \div_uy|ac[16]~62 .lut_mask = 16'h692B;
defparam \div_uy|ac[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y43_N31
dffeas \div_uy|ac[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[16]~62_combout ),
	.asdata(\div_uy|ac [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[16] .is_wysiwyg = "true";
defparam \div_uy|ac[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N0
cycloneive_lcell_comb \div_uy|ac[17]~64 (
// Equation(s):
// \div_uy|ac[17]~64_combout  = ((\div_uy|ac [16] $ (\div_ux|y1[16]~23_combout  $ (\div_uy|ac[16]~63 )))) # (GND)
// \div_uy|ac[17]~65  = CARRY((\div_uy|ac [16] & ((!\div_uy|ac[16]~63 ) # (!\div_ux|y1[16]~23_combout ))) # (!\div_uy|ac [16] & (!\div_ux|y1[16]~23_combout  & !\div_uy|ac[16]~63 )))

	.dataa(\div_uy|ac [16]),
	.datab(\div_ux|y1[16]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[16]~63 ),
	.combout(\div_uy|ac[17]~64_combout ),
	.cout(\div_uy|ac[17]~65 ));
// synopsys translate_off
defparam \div_uy|ac[17]~64 .lut_mask = 16'h962B;
defparam \div_uy|ac[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N1
dffeas \div_uy|ac[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[17]~64_combout ),
	.asdata(\div_uy|ac [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[17] .is_wysiwyg = "true";
defparam \div_uy|ac[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N2
cycloneive_lcell_comb \div_uy|ac[18]~66 (
// Equation(s):
// \div_uy|ac[18]~66_combout  = (\div_ux|y1[17]~5_combout  & ((\div_uy|ac [17] & (!\div_uy|ac[17]~65 )) # (!\div_uy|ac [17] & ((\div_uy|ac[17]~65 ) # (GND))))) # (!\div_ux|y1[17]~5_combout  & ((\div_uy|ac [17] & (\div_uy|ac[17]~65  & VCC)) # (!\div_uy|ac 
// [17] & (!\div_uy|ac[17]~65 ))))
// \div_uy|ac[18]~67  = CARRY((\div_ux|y1[17]~5_combout  & ((!\div_uy|ac[17]~65 ) # (!\div_uy|ac [17]))) # (!\div_ux|y1[17]~5_combout  & (!\div_uy|ac [17] & !\div_uy|ac[17]~65 )))

	.dataa(\div_ux|y1[17]~5_combout ),
	.datab(\div_uy|ac [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[17]~65 ),
	.combout(\div_uy|ac[18]~66_combout ),
	.cout(\div_uy|ac[18]~67 ));
// synopsys translate_off
defparam \div_uy|ac[18]~66 .lut_mask = 16'h692B;
defparam \div_uy|ac[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N3
dffeas \div_uy|ac[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[18]~66_combout ),
	.asdata(\div_uy|ac [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[18] .is_wysiwyg = "true";
defparam \div_uy|ac[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N4
cycloneive_lcell_comb \div_uy|ac[19]~68 (
// Equation(s):
// \div_uy|ac[19]~68_combout  = ((\div_ux|y1[18]~6_combout  $ (\div_uy|ac [18] $ (\div_uy|ac[18]~67 )))) # (GND)
// \div_uy|ac[19]~69  = CARRY((\div_ux|y1[18]~6_combout  & (\div_uy|ac [18] & !\div_uy|ac[18]~67 )) # (!\div_ux|y1[18]~6_combout  & ((\div_uy|ac [18]) # (!\div_uy|ac[18]~67 ))))

	.dataa(\div_ux|y1[18]~6_combout ),
	.datab(\div_uy|ac [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[18]~67 ),
	.combout(\div_uy|ac[19]~68_combout ),
	.cout(\div_uy|ac[19]~69 ));
// synopsys translate_off
defparam \div_uy|ac[19]~68 .lut_mask = 16'h964D;
defparam \div_uy|ac[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N5
dffeas \div_uy|ac[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[19]~68_combout ),
	.asdata(\div_uy|ac [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[19] .is_wysiwyg = "true";
defparam \div_uy|ac[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N6
cycloneive_lcell_comb \div_uy|ac[20]~70 (
// Equation(s):
// \div_uy|ac[20]~70_combout  = (\div_ux|y1[19]~4_combout  & ((\div_uy|ac [19] & (!\div_uy|ac[19]~69 )) # (!\div_uy|ac [19] & ((\div_uy|ac[19]~69 ) # (GND))))) # (!\div_ux|y1[19]~4_combout  & ((\div_uy|ac [19] & (\div_uy|ac[19]~69  & VCC)) # (!\div_uy|ac 
// [19] & (!\div_uy|ac[19]~69 ))))
// \div_uy|ac[20]~71  = CARRY((\div_ux|y1[19]~4_combout  & ((!\div_uy|ac[19]~69 ) # (!\div_uy|ac [19]))) # (!\div_ux|y1[19]~4_combout  & (!\div_uy|ac [19] & !\div_uy|ac[19]~69 )))

	.dataa(\div_ux|y1[19]~4_combout ),
	.datab(\div_uy|ac [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[19]~69 ),
	.combout(\div_uy|ac[20]~70_combout ),
	.cout(\div_uy|ac[20]~71 ));
// synopsys translate_off
defparam \div_uy|ac[20]~70 .lut_mask = 16'h692B;
defparam \div_uy|ac[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N7
dffeas \div_uy|ac[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[20]~70_combout ),
	.asdata(\div_uy|ac [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[20] .is_wysiwyg = "true";
defparam \div_uy|ac[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N8
cycloneive_lcell_comb \div_uy|ac[21]~72 (
// Equation(s):
// \div_uy|ac[21]~72_combout  = ((\div_ux|y1[20]~7_combout  $ (\div_uy|ac [20] $ (\div_uy|ac[20]~71 )))) # (GND)
// \div_uy|ac[21]~73  = CARRY((\div_ux|y1[20]~7_combout  & (\div_uy|ac [20] & !\div_uy|ac[20]~71 )) # (!\div_ux|y1[20]~7_combout  & ((\div_uy|ac [20]) # (!\div_uy|ac[20]~71 ))))

	.dataa(\div_ux|y1[20]~7_combout ),
	.datab(\div_uy|ac [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[20]~71 ),
	.combout(\div_uy|ac[21]~72_combout ),
	.cout(\div_uy|ac[21]~73 ));
// synopsys translate_off
defparam \div_uy|ac[21]~72 .lut_mask = 16'h964D;
defparam \div_uy|ac[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N9
dffeas \div_uy|ac[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[21]~72_combout ),
	.asdata(\div_uy|ac [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[21] .is_wysiwyg = "true";
defparam \div_uy|ac[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N10
cycloneive_lcell_comb \div_uy|ac[22]~74 (
// Equation(s):
// \div_uy|ac[22]~74_combout  = (\div_ux|y1[21]~8_combout  & ((\div_uy|ac [21] & (!\div_uy|ac[21]~73 )) # (!\div_uy|ac [21] & ((\div_uy|ac[21]~73 ) # (GND))))) # (!\div_ux|y1[21]~8_combout  & ((\div_uy|ac [21] & (\div_uy|ac[21]~73  & VCC)) # (!\div_uy|ac 
// [21] & (!\div_uy|ac[21]~73 ))))
// \div_uy|ac[22]~75  = CARRY((\div_ux|y1[21]~8_combout  & ((!\div_uy|ac[21]~73 ) # (!\div_uy|ac [21]))) # (!\div_ux|y1[21]~8_combout  & (!\div_uy|ac [21] & !\div_uy|ac[21]~73 )))

	.dataa(\div_ux|y1[21]~8_combout ),
	.datab(\div_uy|ac [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[21]~73 ),
	.combout(\div_uy|ac[22]~74_combout ),
	.cout(\div_uy|ac[22]~75 ));
// synopsys translate_off
defparam \div_uy|ac[22]~74 .lut_mask = 16'h692B;
defparam \div_uy|ac[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N11
dffeas \div_uy|ac[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[22]~74_combout ),
	.asdata(\div_uy|ac [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[22] .is_wysiwyg = "true";
defparam \div_uy|ac[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N12
cycloneive_lcell_comb \div_uy|ac[23]~76 (
// Equation(s):
// \div_uy|ac[23]~76_combout  = ((\div_uy|ac [22] $ (\div_ux|y1[22]~22_combout  $ (\div_uy|ac[22]~75 )))) # (GND)
// \div_uy|ac[23]~77  = CARRY((\div_uy|ac [22] & ((!\div_uy|ac[22]~75 ) # (!\div_ux|y1[22]~22_combout ))) # (!\div_uy|ac [22] & (!\div_ux|y1[22]~22_combout  & !\div_uy|ac[22]~75 )))

	.dataa(\div_uy|ac [22]),
	.datab(\div_ux|y1[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[22]~75 ),
	.combout(\div_uy|ac[23]~76_combout ),
	.cout(\div_uy|ac[23]~77 ));
// synopsys translate_off
defparam \div_uy|ac[23]~76 .lut_mask = 16'h962B;
defparam \div_uy|ac[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N13
dffeas \div_uy|ac[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[23]~76_combout ),
	.asdata(\div_uy|ac [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[23] .is_wysiwyg = "true";
defparam \div_uy|ac[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N14
cycloneive_lcell_comb \div_uy|ac[24]~78 (
// Equation(s):
// \div_uy|ac[24]~78_combout  = (\div_uy|ac [23] & ((\div_ux|y1[23]~2_combout  & (!\div_uy|ac[23]~77 )) # (!\div_ux|y1[23]~2_combout  & (\div_uy|ac[23]~77  & VCC)))) # (!\div_uy|ac [23] & ((\div_ux|y1[23]~2_combout  & ((\div_uy|ac[23]~77 ) # (GND))) # 
// (!\div_ux|y1[23]~2_combout  & (!\div_uy|ac[23]~77 ))))
// \div_uy|ac[24]~79  = CARRY((\div_uy|ac [23] & (\div_ux|y1[23]~2_combout  & !\div_uy|ac[23]~77 )) # (!\div_uy|ac [23] & ((\div_ux|y1[23]~2_combout ) # (!\div_uy|ac[23]~77 ))))

	.dataa(\div_uy|ac [23]),
	.datab(\div_ux|y1[23]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[23]~77 ),
	.combout(\div_uy|ac[24]~78_combout ),
	.cout(\div_uy|ac[24]~79 ));
// synopsys translate_off
defparam \div_uy|ac[24]~78 .lut_mask = 16'h694D;
defparam \div_uy|ac[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N15
dffeas \div_uy|ac[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[24]~78_combout ),
	.asdata(\div_uy|ac [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[24] .is_wysiwyg = "true";
defparam \div_uy|ac[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N16
cycloneive_lcell_comb \div_uy|ac[25]~80 (
// Equation(s):
// \div_uy|ac[25]~80_combout  = ((\div_ux|y1[24]~1_combout  $ (\div_uy|ac [24] $ (\div_uy|ac[24]~79 )))) # (GND)
// \div_uy|ac[25]~81  = CARRY((\div_ux|y1[24]~1_combout  & (\div_uy|ac [24] & !\div_uy|ac[24]~79 )) # (!\div_ux|y1[24]~1_combout  & ((\div_uy|ac [24]) # (!\div_uy|ac[24]~79 ))))

	.dataa(\div_ux|y1[24]~1_combout ),
	.datab(\div_uy|ac [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[24]~79 ),
	.combout(\div_uy|ac[25]~80_combout ),
	.cout(\div_uy|ac[25]~81 ));
// synopsys translate_off
defparam \div_uy|ac[25]~80 .lut_mask = 16'h964D;
defparam \div_uy|ac[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N17
dffeas \div_uy|ac[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[25]~80_combout ),
	.asdata(\div_uy|ac [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[25] .is_wysiwyg = "true";
defparam \div_uy|ac[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N18
cycloneive_lcell_comb \div_uy|ac[26]~82 (
// Equation(s):
// \div_uy|ac[26]~82_combout  = (\div_ux|y1[25]~0_combout  & ((\div_uy|ac [25] & (!\div_uy|ac[25]~81 )) # (!\div_uy|ac [25] & ((\div_uy|ac[25]~81 ) # (GND))))) # (!\div_ux|y1[25]~0_combout  & ((\div_uy|ac [25] & (\div_uy|ac[25]~81  & VCC)) # (!\div_uy|ac 
// [25] & (!\div_uy|ac[25]~81 ))))
// \div_uy|ac[26]~83  = CARRY((\div_ux|y1[25]~0_combout  & ((!\div_uy|ac[25]~81 ) # (!\div_uy|ac [25]))) # (!\div_ux|y1[25]~0_combout  & (!\div_uy|ac [25] & !\div_uy|ac[25]~81 )))

	.dataa(\div_ux|y1[25]~0_combout ),
	.datab(\div_uy|ac [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[25]~81 ),
	.combout(\div_uy|ac[26]~82_combout ),
	.cout(\div_uy|ac[26]~83 ));
// synopsys translate_off
defparam \div_uy|ac[26]~82 .lut_mask = 16'h692B;
defparam \div_uy|ac[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N19
dffeas \div_uy|ac[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[26]~82_combout ),
	.asdata(\div_uy|ac [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[26] .is_wysiwyg = "true";
defparam \div_uy|ac[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N20
cycloneive_lcell_comb \div_uy|ac[27]~84 (
// Equation(s):
// \div_uy|ac[27]~84_combout  = ((\div_ux|y1[25]~0_combout  $ (\div_uy|ac [26] $ (\div_uy|ac[26]~83 )))) # (GND)
// \div_uy|ac[27]~85  = CARRY((\div_ux|y1[25]~0_combout  & (\div_uy|ac [26] & !\div_uy|ac[26]~83 )) # (!\div_ux|y1[25]~0_combout  & ((\div_uy|ac [26]) # (!\div_uy|ac[26]~83 ))))

	.dataa(\div_ux|y1[25]~0_combout ),
	.datab(\div_uy|ac [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[26]~83 ),
	.combout(\div_uy|ac[27]~84_combout ),
	.cout(\div_uy|ac[27]~85 ));
// synopsys translate_off
defparam \div_uy|ac[27]~84 .lut_mask = 16'h964D;
defparam \div_uy|ac[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N21
dffeas \div_uy|ac[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[27]~84_combout ),
	.asdata(\div_uy|ac [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[27] .is_wysiwyg = "true";
defparam \div_uy|ac[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N22
cycloneive_lcell_comb \div_uy|ac[28]~86 (
// Equation(s):
// \div_uy|ac[28]~86_combout  = (\div_ux|y1[25]~0_combout  & ((\div_uy|ac [27] & (!\div_uy|ac[27]~85 )) # (!\div_uy|ac [27] & ((\div_uy|ac[27]~85 ) # (GND))))) # (!\div_ux|y1[25]~0_combout  & ((\div_uy|ac [27] & (\div_uy|ac[27]~85  & VCC)) # (!\div_uy|ac 
// [27] & (!\div_uy|ac[27]~85 ))))
// \div_uy|ac[28]~87  = CARRY((\div_ux|y1[25]~0_combout  & ((!\div_uy|ac[27]~85 ) # (!\div_uy|ac [27]))) # (!\div_ux|y1[25]~0_combout  & (!\div_uy|ac [27] & !\div_uy|ac[27]~85 )))

	.dataa(\div_ux|y1[25]~0_combout ),
	.datab(\div_uy|ac [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[27]~85 ),
	.combout(\div_uy|ac[28]~86_combout ),
	.cout(\div_uy|ac[28]~87 ));
// synopsys translate_off
defparam \div_uy|ac[28]~86 .lut_mask = 16'h692B;
defparam \div_uy|ac[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N23
dffeas \div_uy|ac[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[28]~86_combout ),
	.asdata(\div_uy|ac [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[28] .is_wysiwyg = "true";
defparam \div_uy|ac[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N24
cycloneive_lcell_comb \div_uy|ac[29]~88 (
// Equation(s):
// \div_uy|ac[29]~88_combout  = ((\div_uy|ac [28] $ (\div_ux|y1[25]~0_combout  $ (\div_uy|ac[28]~87 )))) # (GND)
// \div_uy|ac[29]~89  = CARRY((\div_uy|ac [28] & ((!\div_uy|ac[28]~87 ) # (!\div_ux|y1[25]~0_combout ))) # (!\div_uy|ac [28] & (!\div_ux|y1[25]~0_combout  & !\div_uy|ac[28]~87 )))

	.dataa(\div_uy|ac [28]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[28]~87 ),
	.combout(\div_uy|ac[29]~88_combout ),
	.cout(\div_uy|ac[29]~89 ));
// synopsys translate_off
defparam \div_uy|ac[29]~88 .lut_mask = 16'h962B;
defparam \div_uy|ac[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N25
dffeas \div_uy|ac[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[29]~88_combout ),
	.asdata(\div_uy|ac [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[29] .is_wysiwyg = "true";
defparam \div_uy|ac[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N26
cycloneive_lcell_comb \div_uy|ac[30]~90 (
// Equation(s):
// \div_uy|ac[30]~90_combout  = (\div_ux|y1[25]~0_combout  & ((\div_uy|ac [29] & (!\div_uy|ac[29]~89 )) # (!\div_uy|ac [29] & ((\div_uy|ac[29]~89 ) # (GND))))) # (!\div_ux|y1[25]~0_combout  & ((\div_uy|ac [29] & (\div_uy|ac[29]~89  & VCC)) # (!\div_uy|ac 
// [29] & (!\div_uy|ac[29]~89 ))))
// \div_uy|ac[30]~91  = CARRY((\div_ux|y1[25]~0_combout  & ((!\div_uy|ac[29]~89 ) # (!\div_uy|ac [29]))) # (!\div_ux|y1[25]~0_combout  & (!\div_uy|ac [29] & !\div_uy|ac[29]~89 )))

	.dataa(\div_ux|y1[25]~0_combout ),
	.datab(\div_uy|ac [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[29]~89 ),
	.combout(\div_uy|ac[30]~90_combout ),
	.cout(\div_uy|ac[30]~91 ));
// synopsys translate_off
defparam \div_uy|ac[30]~90 .lut_mask = 16'h692B;
defparam \div_uy|ac[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N27
dffeas \div_uy|ac[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[30]~90_combout ),
	.asdata(\div_uy|ac [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[30] .is_wysiwyg = "true";
defparam \div_uy|ac[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N28
cycloneive_lcell_comb \div_uy|ac[31]~92 (
// Equation(s):
// \div_uy|ac[31]~92_combout  = ((\div_uy|ac [30] $ (\div_ux|y1[25]~0_combout  $ (\div_uy|ac[30]~91 )))) # (GND)
// \div_uy|ac[31]~93  = CARRY((\div_uy|ac [30] & ((!\div_uy|ac[30]~91 ) # (!\div_ux|y1[25]~0_combout ))) # (!\div_uy|ac [30] & (!\div_ux|y1[25]~0_combout  & !\div_uy|ac[30]~91 )))

	.dataa(\div_uy|ac [30]),
	.datab(\div_ux|y1[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|ac[30]~91 ),
	.combout(\div_uy|ac[31]~92_combout ),
	.cout(\div_uy|ac[31]~93 ));
// synopsys translate_off
defparam \div_uy|ac[31]~92 .lut_mask = 16'h962B;
defparam \div_uy|ac[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N29
dffeas \div_uy|ac[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[31]~92_combout ),
	.asdata(\div_uy|ac [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[31] .is_wysiwyg = "true";
defparam \div_uy|ac[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N30
cycloneive_lcell_comb \div_uy|ac[32]~94 (
// Equation(s):
// \div_uy|ac[32]~94_combout  = \div_uy|ac [31] $ (\div_uy|ac[31]~93  $ (!\div_ux|y1[25]~0_combout ))

	.dataa(gnd),
	.datab(\div_uy|ac [31]),
	.datac(gnd),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(\div_uy|ac[31]~93 ),
	.combout(\div_uy|ac[32]~94_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|ac[32]~94 .lut_mask = 16'h3CC3;
defparam \div_uy|ac[32]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y42_N31
dffeas \div_uy|ac[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|ac[32]~94_combout ),
	.asdata(\div_uy|ac [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(!\div_uy|LessThan2~57_combout ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|ac [32]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|ac[32] .is_wysiwyg = "true";
defparam \div_uy|ac[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N6
cycloneive_lcell_comb \div_uy|LessThan2~4 (
// Equation(s):
// \div_uy|LessThan2~4_combout  = (\div_ux|y1[25]~0_combout  & (((!\div_uy|ac [30]) # (!\div_uy|ac [31])) # (!\div_uy|ac [29])))

	.dataa(\div_uy|ac [29]),
	.datab(\div_uy|ac [31]),
	.datac(\div_uy|ac [30]),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~4 .lut_mask = 16'h7F00;
defparam \div_uy|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N18
cycloneive_lcell_comb \div_uy|LessThan2~6 (
// Equation(s):
// \div_uy|LessThan2~6_combout  = (\div_uy|ac [28] & (\div_uy|ac [27] & (!\div_ux|LessThan1~0_combout  & \div_ux|Add1~50_combout ))) # (!\div_uy|ac [28] & (!\div_uy|ac [27] & ((\div_ux|LessThan1~0_combout ) # (!\div_ux|Add1~50_combout ))))

	.dataa(\div_uy|ac [28]),
	.datab(\div_uy|ac [27]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~6 .lut_mask = 16'h1811;
defparam \div_uy|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N4
cycloneive_lcell_comb \div_uy|LessThan2~7 (
// Equation(s):
// \div_uy|LessThan2~7_combout  = (\div_uy|LessThan2~6_combout  & ((\div_uy|ac [26] & (\div_uy|ac [25] & \div_ux|y1[25]~0_combout )) # (!\div_uy|ac [26] & (!\div_uy|ac [25] & !\div_ux|y1[25]~0_combout ))))

	.dataa(\div_uy|LessThan2~6_combout ),
	.datab(\div_uy|ac [26]),
	.datac(\div_uy|ac [25]),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~7 .lut_mask = 16'h8002;
defparam \div_uy|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N30
cycloneive_lcell_comb \div_uy|LessThan2~8 (
// Equation(s):
// \div_uy|LessThan2~8_combout  = \div_uy|ac [24] $ (((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~48_combout )))

	.dataa(\div_uy|ac [24]),
	.datab(gnd),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~48_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~8 .lut_mask = 16'hA5AA;
defparam \div_uy|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N28
cycloneive_lcell_comb \div_uy|LessThan2~9 (
// Equation(s):
// \div_uy|LessThan2~9_combout  = (\div_uy|LessThan2~7_combout  & (!\div_uy|LessThan2~8_combout  & (\div_uy|ac [23] $ (!\div_ux|y1[23]~2_combout ))))

	.dataa(\div_uy|ac [23]),
	.datab(\div_uy|LessThan2~7_combout ),
	.datac(\div_uy|LessThan2~8_combout ),
	.datad(\div_ux|y1[23]~2_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~9 .lut_mask = 16'h0804;
defparam \div_uy|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N12
cycloneive_lcell_comb \div_uy|LessThan2~5 (
// Equation(s):
// \div_uy|LessThan2~5_combout  = (\div_uy|ac [29] & (\div_uy|ac [31] & (\div_uy|ac [30] & \div_ux|y1[25]~0_combout ))) # (!\div_uy|ac [29] & (!\div_uy|ac [31] & (!\div_uy|ac [30] & !\div_ux|y1[25]~0_combout )))

	.dataa(\div_uy|ac [29]),
	.datab(\div_uy|ac [31]),
	.datac(\div_uy|ac [30]),
	.datad(\div_ux|y1[25]~0_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~5 .lut_mask = 16'h8001;
defparam \div_uy|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N12
cycloneive_lcell_comb \div_uy|LessThan2~58 (
// Equation(s):
// \div_uy|LessThan2~58_combout  = (\p_reg|d_out [22]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~44_combout ))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\div_ux|Add1~44_combout ),
	.datad(\p_reg|d_out [22]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~58_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~58 .lut_mask = 16'hFF50;
defparam \div_uy|LessThan2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N10
cycloneive_lcell_comb \div_uy|LessThan2~13 (
// Equation(s):
// \div_uy|LessThan2~13_combout  = (!\div_uy|ac [16] & ((\p_reg|d_out [16]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~32_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_uy|ac [16]),
	.datac(\p_reg|d_out [16]),
	.datad(\div_ux|Add1~32_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~13_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~13 .lut_mask = 16'h3130;
defparam \div_uy|LessThan2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N30
cycloneive_lcell_comb \div_uy|LessThan2~11 (
// Equation(s):
// \div_uy|LessThan2~11_combout  = (\div_uy|ac [19] & (\div_ux|y1[19]~4_combout  & (\div_ux|y1[20]~7_combout  $ (!\div_uy|ac [20])))) # (!\div_uy|ac [19] & (!\div_ux|y1[19]~4_combout  & (\div_ux|y1[20]~7_combout  $ (!\div_uy|ac [20]))))

	.dataa(\div_uy|ac [19]),
	.datab(\div_ux|y1[20]~7_combout ),
	.datac(\div_uy|ac [20]),
	.datad(\div_ux|y1[19]~4_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~11_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~11 .lut_mask = 16'h8241;
defparam \div_uy|LessThan2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N2
cycloneive_lcell_comb \div_uy|LessThan2~10 (
// Equation(s):
// \div_uy|LessThan2~10_combout  = \div_uy|ac [18] $ (((\p_reg|d_out [18]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~36_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|Add1~36_combout ),
	.datac(\div_uy|ac [18]),
	.datad(\p_reg|d_out [18]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~10_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~10 .lut_mask = 16'h0FB4;
defparam \div_uy|LessThan2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N4
cycloneive_lcell_comb \div_uy|LessThan2~12 (
// Equation(s):
// \div_uy|LessThan2~12_combout  = (\div_uy|LessThan2~11_combout  & (!\div_uy|LessThan2~10_combout  & (\div_ux|y1[21]~8_combout  $ (!\div_uy|ac [21]))))

	.dataa(\div_ux|y1[21]~8_combout ),
	.datab(\div_uy|ac [21]),
	.datac(\div_uy|LessThan2~11_combout ),
	.datad(\div_uy|LessThan2~10_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~12 .lut_mask = 16'h0090;
defparam \div_uy|LessThan2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N28
cycloneive_lcell_comb \div_uy|LessThan2~14 (
// Equation(s):
// \div_uy|LessThan2~14_combout  = (\div_uy|LessThan2~12_combout  & ((\div_uy|LessThan2~13_combout  & ((\div_ux|y1[17]~5_combout ) # (!\div_uy|ac [17]))) # (!\div_uy|LessThan2~13_combout  & (!\div_uy|ac [17] & \div_ux|y1[17]~5_combout ))))

	.dataa(\div_uy|LessThan2~13_combout ),
	.datab(\div_uy|ac [17]),
	.datac(\div_uy|LessThan2~12_combout ),
	.datad(\div_ux|y1[17]~5_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~14 .lut_mask = 16'hB020;
defparam \div_uy|LessThan2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N12
cycloneive_lcell_comb \div_uy|LessThan2~42 (
// Equation(s):
// \div_uy|LessThan2~42_combout  = (\div_uy|ac [13] & (\div_ux|y1[13]~10_combout  & (\div_uy|ac [14] $ (!\div_ux|y1[14]~9_combout )))) # (!\div_uy|ac [13] & (!\div_ux|y1[13]~10_combout  & (\div_uy|ac [14] $ (!\div_ux|y1[14]~9_combout ))))

	.dataa(\div_uy|ac [13]),
	.datab(\div_uy|ac [14]),
	.datac(\div_ux|y1[13]~10_combout ),
	.datad(\div_ux|y1[14]~9_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~42_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~42 .lut_mask = 16'h8421;
defparam \div_uy|LessThan2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N20
cycloneive_lcell_comb \div_uy|LessThan2~25 (
// Equation(s):
// \div_uy|LessThan2~25_combout  = \div_uy|ac [12] $ (((\p_reg|d_out [12]) # ((\div_ux|Add1~24_combout  & !\div_ux|LessThan1~0_combout ))))

	.dataa(\div_uy|ac [12]),
	.datab(\div_ux|Add1~24_combout ),
	.datac(\p_reg|d_out [12]),
	.datad(\div_ux|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~25_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~25 .lut_mask = 16'h5A56;
defparam \div_uy|LessThan2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N10
cycloneive_lcell_comb \div_uy|LessThan2~45 (
// Equation(s):
// \div_uy|LessThan2~45_combout  = (!\div_uy|ac [9] & ((\p_reg|d_out [9]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~18_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|Add1~18_combout ),
	.datac(\div_uy|ac [9]),
	.datad(\p_reg|d_out [9]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~45_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~45 .lut_mask = 16'h0F04;
defparam \div_uy|LessThan2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N16
cycloneive_lcell_comb \div_uy|LessThan2~46 (
// Equation(s):
// \div_uy|LessThan2~46_combout  = (\div_uy|ac [10] & (\div_uy|LessThan2~45_combout  & \div_ux|y1[10]~12_combout )) # (!\div_uy|ac [10] & ((\div_uy|LessThan2~45_combout ) # (\div_ux|y1[10]~12_combout )))

	.dataa(gnd),
	.datab(\div_uy|ac [10]),
	.datac(\div_uy|LessThan2~45_combout ),
	.datad(\div_ux|y1[10]~12_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~46_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~46 .lut_mask = 16'hF330;
defparam \div_uy|LessThan2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N4
cycloneive_lcell_comb \div_uy|LessThan2~47 (
// Equation(s):
// \div_uy|LessThan2~47_combout  = (\div_uy|ac [11] & (\div_uy|LessThan2~46_combout  & \div_ux|y1[11]~11_combout )) # (!\div_uy|ac [11] & ((\div_uy|LessThan2~46_combout ) # (\div_ux|y1[11]~11_combout )))

	.dataa(\div_uy|ac [11]),
	.datab(gnd),
	.datac(\div_uy|LessThan2~46_combout ),
	.datad(\div_ux|y1[11]~11_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~47_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~47 .lut_mask = 16'hF550;
defparam \div_uy|LessThan2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N26
cycloneive_lcell_comb \div_uy|LessThan2~43 (
// Equation(s):
// \div_uy|LessThan2~43_combout  = (\div_uy|ac [14] & (!\div_uy|ac [13] & (\div_ux|y1[13]~10_combout  & \div_ux|y1[14]~9_combout ))) # (!\div_uy|ac [14] & ((\div_ux|y1[14]~9_combout ) # ((!\div_uy|ac [13] & \div_ux|y1[13]~10_combout ))))

	.dataa(\div_uy|ac [13]),
	.datab(\div_uy|ac [14]),
	.datac(\div_ux|y1[13]~10_combout ),
	.datad(\div_ux|y1[14]~9_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~43_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~43 .lut_mask = 16'h7310;
defparam \div_uy|LessThan2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N24
cycloneive_lcell_comb \div_uy|LessThan2~44 (
// Equation(s):
// \div_uy|LessThan2~44_combout  = (\div_uy|LessThan2~43_combout ) # ((!\div_uy|ac [12] & (\div_ux|y1[12]~21_combout  & \div_uy|LessThan2~42_combout )))

	.dataa(\div_uy|ac [12]),
	.datab(\div_ux|y1[12]~21_combout ),
	.datac(\div_uy|LessThan2~43_combout ),
	.datad(\div_uy|LessThan2~42_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~44_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~44 .lut_mask = 16'hF4F0;
defparam \div_uy|LessThan2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N22
cycloneive_lcell_comb \div_uy|LessThan2~48 (
// Equation(s):
// \div_uy|LessThan2~48_combout  = (\div_uy|LessThan2~44_combout ) # ((\div_uy|LessThan2~42_combout  & (!\div_uy|LessThan2~25_combout  & \div_uy|LessThan2~47_combout )))

	.dataa(\div_uy|LessThan2~42_combout ),
	.datab(\div_uy|LessThan2~25_combout ),
	.datac(\div_uy|LessThan2~47_combout ),
	.datad(\div_uy|LessThan2~44_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~48_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~48 .lut_mask = 16'hFF20;
defparam \div_uy|LessThan2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y43_N14
cycloneive_lcell_comb \div_uy|LessThan2~29 (
// Equation(s):
// \div_uy|LessThan2~29_combout  = \div_uy|ac [10] $ (((\p_reg|d_out [10]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~20_combout ))))

	.dataa(\p_reg|d_out [10]),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\div_ux|Add1~20_combout ),
	.datad(\div_uy|ac [10]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~29_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~29 .lut_mask = 16'h45BA;
defparam \div_uy|LessThan2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N30
cycloneive_lcell_comb \div_uy|LessThan2~30 (
// Equation(s):
// \div_uy|LessThan2~30_combout  = \div_uy|ac [11] $ (((\p_reg|d_out [11]) # ((\div_ux|Add1~22_combout  & !\div_ux|LessThan1~0_combout ))))

	.dataa(\div_uy|ac [11]),
	.datab(\div_ux|Add1~22_combout ),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\p_reg|d_out [11]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~30 .lut_mask = 16'h55A6;
defparam \div_uy|LessThan2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N0
cycloneive_lcell_comb \div_uy|LessThan2~28 (
// Equation(s):
// \div_uy|LessThan2~28_combout  = \div_uy|ac [9] $ (((\p_reg|d_out [9]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~18_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|Add1~18_combout ),
	.datac(\div_uy|ac [9]),
	.datad(\p_reg|d_out [9]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~28_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~28 .lut_mask = 16'h0FB4;
defparam \div_uy|LessThan2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N16
cycloneive_lcell_comb \div_uy|LessThan2~31 (
// Equation(s):
// \div_uy|LessThan2~31_combout  = (\div_uy|LessThan2~29_combout ) # ((\div_uy|LessThan2~30_combout ) # (\div_uy|LessThan2~28_combout ))

	.dataa(\div_uy|LessThan2~29_combout ),
	.datab(gnd),
	.datac(\div_uy|LessThan2~30_combout ),
	.datad(\div_uy|LessThan2~28_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~31_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~31 .lut_mask = 16'hFFFA;
defparam \div_uy|LessThan2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N28
cycloneive_lcell_comb \div_uy|LessThan2~26 (
// Equation(s):
// \div_uy|LessThan2~26_combout  = \div_uy|ac [13] $ (((\p_reg|d_out [13]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~26_combout ))))

	.dataa(\div_uy|ac [13]),
	.datab(\p_reg|d_out [13]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_ux|Add1~26_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~26_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~26 .lut_mask = 16'h6566;
defparam \div_uy|LessThan2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N18
cycloneive_lcell_comb \div_uy|LessThan2~27 (
// Equation(s):
// \div_uy|LessThan2~27_combout  = (!\div_uy|LessThan2~25_combout  & (!\div_uy|LessThan2~26_combout  & (\div_uy|ac [14] $ (!\div_ux|y1[14]~9_combout ))))

	.dataa(\div_uy|ac [14]),
	.datab(\div_uy|LessThan2~25_combout ),
	.datac(\div_uy|LessThan2~26_combout ),
	.datad(\div_ux|y1[14]~9_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~27_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~27 .lut_mask = 16'h0201;
defparam \div_uy|LessThan2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N10
cycloneive_lcell_comb \div_uy|LessThan2~38 (
// Equation(s):
// \div_uy|LessThan2~38_combout  = (\div_ux|y1[6]~15_combout  & (((!\div_uy|ac [5] & \div_ux|y1[5]~16_combout )) # (!\div_uy|ac [6]))) # (!\div_ux|y1[6]~15_combout  & (!\div_uy|ac [6] & (!\div_uy|ac [5] & \div_ux|y1[5]~16_combout )))

	.dataa(\div_ux|y1[6]~15_combout ),
	.datab(\div_uy|ac [6]),
	.datac(\div_uy|ac [5]),
	.datad(\div_ux|y1[5]~16_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~38_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~38 .lut_mask = 16'h2B22;
defparam \div_uy|LessThan2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N12
cycloneive_lcell_comb \div_uy|LessThan2~39 (
// Equation(s):
// \div_uy|LessThan2~39_combout  = (\div_uy|LessThan2~38_combout  & ((\div_ux|y1[7]~14_combout ) # (!\div_uy|ac [7]))) # (!\div_uy|LessThan2~38_combout  & (!\div_uy|ac [7] & \div_ux|y1[7]~14_combout ))

	.dataa(\div_uy|LessThan2~38_combout ),
	.datab(gnd),
	.datac(\div_uy|ac [7]),
	.datad(\div_ux|y1[7]~14_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~39_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~39 .lut_mask = 16'hAF0A;
defparam \div_uy|LessThan2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N16
cycloneive_lcell_comb \div_uy|LessThan2~32 (
// Equation(s):
// \div_uy|LessThan2~32_combout  = (\div_ux|y1[6]~15_combout  & (\div_uy|ac [6] & (\div_uy|ac [7] $ (!\div_ux|y1[7]~14_combout )))) # (!\div_ux|y1[6]~15_combout  & (!\div_uy|ac [6] & (\div_uy|ac [7] $ (!\div_ux|y1[7]~14_combout ))))

	.dataa(\div_ux|y1[6]~15_combout ),
	.datab(\div_uy|ac [7]),
	.datac(\div_uy|ac [6]),
	.datad(\div_ux|y1[7]~14_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~32_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~32 .lut_mask = 16'h8421;
defparam \div_uy|LessThan2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N22
cycloneive_lcell_comb \div_uy|LessThan2~33 (
// Equation(s):
// \div_uy|LessThan2~33_combout  = (\div_uy|LessThan2~32_combout  & (\div_ux|y1[5]~16_combout  $ (!\div_uy|ac [5])))

	.dataa(gnd),
	.datab(\div_ux|y1[5]~16_combout ),
	.datac(\div_uy|ac [5]),
	.datad(\div_uy|LessThan2~32_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~33_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~33 .lut_mask = 16'hC300;
defparam \div_uy|LessThan2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N28
cycloneive_lcell_comb \div_uy|LessThan2~34 (
// Equation(s):
// \div_uy|LessThan2~34_combout  = (\div_ux|y1[1]~20_combout  & (((\p_reg|d_out [0] & !\div_uy|ac [0])) # (!\div_uy|ac [1]))) # (!\div_ux|y1[1]~20_combout  & (\p_reg|d_out [0] & (!\div_uy|ac [0] & !\div_uy|ac [1])))

	.dataa(\div_ux|y1[1]~20_combout ),
	.datab(\p_reg|d_out [0]),
	.datac(\div_uy|ac [0]),
	.datad(\div_uy|ac [1]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~34_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~34 .lut_mask = 16'h08AE;
defparam \div_uy|LessThan2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N14
cycloneive_lcell_comb \div_uy|LessThan2~35 (
// Equation(s):
// \div_uy|LessThan2~35_combout  = (\div_uy|LessThan2~34_combout  & ((\div_ux|y1[2]~19_combout ) # (!\div_uy|ac [2]))) # (!\div_uy|LessThan2~34_combout  & (!\div_uy|ac [2] & \div_ux|y1[2]~19_combout ))

	.dataa(gnd),
	.datab(\div_uy|LessThan2~34_combout ),
	.datac(\div_uy|ac [2]),
	.datad(\div_ux|y1[2]~19_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~35_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~35 .lut_mask = 16'hCF0C;
defparam \div_uy|LessThan2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N24
cycloneive_lcell_comb \div_uy|LessThan2~36 (
// Equation(s):
// \div_uy|LessThan2~36_combout  = (\div_uy|ac [3] & (((\div_uy|LessThan2~35_combout  & \div_ux|y1[3]~18_combout )))) # (!\div_uy|ac [3] & ((\div_ux|LessThan2~43_combout ) # ((\div_uy|LessThan2~35_combout  & !\div_ux|y1[3]~18_combout ))))

	.dataa(\div_uy|ac [3]),
	.datab(\div_ux|LessThan2~43_combout ),
	.datac(\div_uy|LessThan2~35_combout ),
	.datad(\div_ux|y1[3]~18_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~36_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~36 .lut_mask = 16'hE454;
defparam \div_uy|LessThan2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N24
cycloneive_lcell_comb \div_uy|LessThan2~37 (
// Equation(s):
// \div_uy|LessThan2~37_combout  = (\div_uy|LessThan2~33_combout  & ((\div_uy|ac [4] & (\div_ux|y1[4]~17_combout  & \div_uy|LessThan2~36_combout )) # (!\div_uy|ac [4] & ((\div_ux|y1[4]~17_combout ) # (\div_uy|LessThan2~36_combout )))))

	.dataa(\div_uy|ac [4]),
	.datab(\div_ux|y1[4]~17_combout ),
	.datac(\div_uy|LessThan2~33_combout ),
	.datad(\div_uy|LessThan2~36_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~37_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~37 .lut_mask = 16'hD040;
defparam \div_uy|LessThan2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N2
cycloneive_lcell_comb \div_uy|LessThan2~40 (
// Equation(s):
// \div_uy|LessThan2~40_combout  = (\div_uy|ac [8] & (\div_ux|y1[8]~13_combout  & ((\div_uy|LessThan2~39_combout ) # (\div_uy|LessThan2~37_combout )))) # (!\div_uy|ac [8] & ((\div_uy|LessThan2~39_combout ) # ((\div_uy|LessThan2~37_combout ) # 
// (\div_ux|y1[8]~13_combout ))))

	.dataa(\div_uy|LessThan2~39_combout ),
	.datab(\div_uy|LessThan2~37_combout ),
	.datac(\div_uy|ac [8]),
	.datad(\div_ux|y1[8]~13_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~40_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~40 .lut_mask = 16'hEF0E;
defparam \div_uy|LessThan2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N0
cycloneive_lcell_comb \div_uy|LessThan2~41 (
// Equation(s):
// \div_uy|LessThan2~41_combout  = (!\div_uy|LessThan2~31_combout  & (\div_uy|LessThan2~27_combout  & \div_uy|LessThan2~40_combout ))

	.dataa(gnd),
	.datab(\div_uy|LessThan2~31_combout ),
	.datac(\div_uy|LessThan2~27_combout ),
	.datad(\div_uy|LessThan2~40_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~41_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~41 .lut_mask = 16'h3000;
defparam \div_uy|LessThan2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N14
cycloneive_lcell_comb \div_uy|LessThan2~49 (
// Equation(s):
// \div_uy|LessThan2~49_combout  = (\div_ux|y1[15]~3_combout  & (((\div_uy|LessThan2~48_combout ) # (\div_uy|LessThan2~41_combout )) # (!\div_uy|ac [15]))) # (!\div_ux|y1[15]~3_combout  & (!\div_uy|ac [15] & ((\div_uy|LessThan2~48_combout ) # 
// (\div_uy|LessThan2~41_combout ))))

	.dataa(\div_ux|y1[15]~3_combout ),
	.datab(\div_uy|ac [15]),
	.datac(\div_uy|LessThan2~48_combout ),
	.datad(\div_uy|LessThan2~41_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~49_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~49 .lut_mask = 16'hBBB2;
defparam \div_uy|LessThan2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N18
cycloneive_lcell_comb \div_uy|LessThan2~16 (
// Equation(s):
// \div_uy|LessThan2~16_combout  = \div_uy|ac [21] $ (((\p_reg|d_out [21]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~42_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_uy|ac [21]),
	.datac(\p_reg|d_out [21]),
	.datad(\div_ux|Add1~42_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~16 .lut_mask = 16'h393C;
defparam \div_uy|LessThan2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N8
cycloneive_lcell_comb \div_uy|LessThan2~15 (
// Equation(s):
// \div_uy|LessThan2~15_combout  = \div_uy|ac [20] $ (((\p_reg|d_out [20]) # ((\div_ux|Add1~40_combout  & !\div_ux|LessThan1~0_combout ))))

	.dataa(\div_ux|Add1~40_combout ),
	.datab(\p_reg|d_out [20]),
	.datac(\div_ux|LessThan1~0_combout ),
	.datad(\div_uy|ac [20]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~15_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~15 .lut_mask = 16'h31CE;
defparam \div_uy|LessThan2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N28
cycloneive_lcell_comb \div_uy|LessThan2~17 (
// Equation(s):
// \div_uy|LessThan2~17_combout  = (!\div_uy|LessThan2~16_combout  & (!\div_uy|LessThan2~15_combout  & (\div_uy|ac [19] $ (!\div_ux|y1[19]~4_combout ))))

	.dataa(\div_uy|ac [19]),
	.datab(\div_uy|LessThan2~16_combout ),
	.datac(\div_uy|LessThan2~15_combout ),
	.datad(\div_ux|y1[19]~4_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~17 .lut_mask = 16'h0201;
defparam \div_uy|LessThan2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N20
cycloneive_lcell_comb \div_uy|LessThan2~21 (
// Equation(s):
// \div_uy|LessThan2~21_combout  = (\div_ux|y1[18]~6_combout  & (!\div_uy|ac [18] & \div_uy|LessThan2~17_combout ))

	.dataa(\div_ux|y1[18]~6_combout ),
	.datab(gnd),
	.datac(\div_uy|ac [18]),
	.datad(\div_uy|LessThan2~17_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~21_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~21 .lut_mask = 16'h0A00;
defparam \div_uy|LessThan2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N10
cycloneive_lcell_comb \div_uy|LessThan2~22 (
// Equation(s):
// \div_uy|LessThan2~22_combout  = (!\div_uy|ac [20] & (\div_ux|y1[20]~7_combout  & (\div_uy|ac [21] $ (!\div_ux|y1[21]~8_combout ))))

	.dataa(\div_uy|ac [20]),
	.datab(\div_ux|y1[20]~7_combout ),
	.datac(\div_uy|ac [21]),
	.datad(\div_ux|y1[21]~8_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~22_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~22 .lut_mask = 16'h4004;
defparam \div_uy|LessThan2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N4
cycloneive_lcell_comb \div_uy|LessThan2~23 (
// Equation(s):
// \div_uy|LessThan2~23_combout  = (!\div_uy|ac [19] & (!\div_uy|LessThan2~16_combout  & (!\div_uy|LessThan2~15_combout  & \div_ux|y1[19]~4_combout )))

	.dataa(\div_uy|ac [19]),
	.datab(\div_uy|LessThan2~16_combout ),
	.datac(\div_uy|LessThan2~15_combout ),
	.datad(\div_ux|y1[19]~4_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~23_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~23 .lut_mask = 16'h0100;
defparam \div_uy|LessThan2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N14
cycloneive_lcell_comb \div_uy|LessThan2~24 (
// Equation(s):
// \div_uy|LessThan2~24_combout  = (\div_uy|LessThan2~22_combout ) # ((\div_uy|LessThan2~23_combout ) # ((!\div_uy|ac [21] & \div_ux|y1[21]~8_combout )))

	.dataa(\div_uy|LessThan2~22_combout ),
	.datab(\div_uy|ac [21]),
	.datac(\div_uy|LessThan2~23_combout ),
	.datad(\div_ux|y1[21]~8_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~24_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~24 .lut_mask = 16'hFBFA;
defparam \div_uy|LessThan2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \div_uy|LessThan2~18 (
// Equation(s):
// \div_uy|LessThan2~18_combout  = \div_uy|ac [16] $ (((\p_reg|d_out [16]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~32_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_ux|Add1~32_combout ),
	.datac(\p_reg|d_out [16]),
	.datad(\div_uy|ac [16]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~18 .lut_mask = 16'h0BF4;
defparam \div_uy|LessThan2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N8
cycloneive_lcell_comb \div_uy|LessThan2~19 (
// Equation(s):
// \div_uy|LessThan2~19_combout  = \div_uy|ac [17] $ (((\p_reg|d_out [17]) # ((!\div_ux|LessThan1~0_combout  & \div_ux|Add1~34_combout ))))

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_uy|ac [17]),
	.datac(\p_reg|d_out [17]),
	.datad(\div_ux|Add1~34_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~19_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~19 .lut_mask = 16'h393C;
defparam \div_uy|LessThan2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N6
cycloneive_lcell_comb \div_uy|LessThan2~20 (
// Equation(s):
// \div_uy|LessThan2~20_combout  = (!\div_uy|LessThan2~18_combout  & (!\div_uy|LessThan2~10_combout  & (!\div_uy|LessThan2~19_combout  & \div_uy|LessThan2~17_combout )))

	.dataa(\div_uy|LessThan2~18_combout ),
	.datab(\div_uy|LessThan2~10_combout ),
	.datac(\div_uy|LessThan2~19_combout ),
	.datad(\div_uy|LessThan2~17_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~20_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~20 .lut_mask = 16'h0100;
defparam \div_uy|LessThan2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N18
cycloneive_lcell_comb \div_uy|LessThan2~50 (
// Equation(s):
// \div_uy|LessThan2~50_combout  = (\div_uy|LessThan2~21_combout ) # ((\div_uy|LessThan2~24_combout ) # ((\div_uy|LessThan2~49_combout  & \div_uy|LessThan2~20_combout )))

	.dataa(\div_uy|LessThan2~49_combout ),
	.datab(\div_uy|LessThan2~21_combout ),
	.datac(\div_uy|LessThan2~24_combout ),
	.datad(\div_uy|LessThan2~20_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~50_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~50 .lut_mask = 16'hFEFC;
defparam \div_uy|LessThan2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N22
cycloneive_lcell_comb \div_uy|LessThan2~59 (
// Equation(s):
// \div_uy|LessThan2~59_combout  = (\div_uy|LessThan2~58_combout  & ((\div_uy|LessThan2~14_combout ) # ((\div_uy|LessThan2~50_combout ) # (!\div_uy|ac [22])))) # (!\div_uy|LessThan2~58_combout  & (!\div_uy|ac [22] & ((\div_uy|LessThan2~14_combout ) # 
// (\div_uy|LessThan2~50_combout ))))

	.dataa(\div_uy|LessThan2~58_combout ),
	.datab(\div_uy|LessThan2~14_combout ),
	.datac(\div_uy|ac [22]),
	.datad(\div_uy|LessThan2~50_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~59_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~59 .lut_mask = 16'hAF8E;
defparam \div_uy|LessThan2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N14
cycloneive_lcell_comb \div_uy|LessThan2~51 (
// Equation(s):
// \div_uy|LessThan2~51_combout  = (!\div_uy|ac [23] & ((\p_reg|d_out [23]) # ((\div_ux|Equal0~7_combout  & \div_ux|Add1~46_combout ))))

	.dataa(\div_ux|Equal0~7_combout ),
	.datab(\div_ux|Add1~46_combout ),
	.datac(\p_reg|d_out [23]),
	.datad(\div_uy|ac [23]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~51_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~51 .lut_mask = 16'h00F8;
defparam \div_uy|LessThan2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N20
cycloneive_lcell_comb \div_uy|LessThan2~52 (
// Equation(s):
// \div_uy|LessThan2~52_combout  = (\div_uy|ac [24] & (\div_uy|LessThan2~51_combout  & (!\div_uy|LessThan2~8_combout ))) # (!\div_uy|ac [24] & ((\div_ux|y1[24]~1_combout ) # ((\div_uy|LessThan2~51_combout  & !\div_uy|LessThan2~8_combout ))))

	.dataa(\div_uy|ac [24]),
	.datab(\div_uy|LessThan2~51_combout ),
	.datac(\div_uy|LessThan2~8_combout ),
	.datad(\div_ux|y1[24]~1_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~52_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~52 .lut_mask = 16'h5D0C;
defparam \div_uy|LessThan2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N22
cycloneive_lcell_comb \div_uy|LessThan2~53 (
// Equation(s):
// \div_uy|LessThan2~53_combout  = (((!\div_ux|LessThan1~0_combout  & !\div_uy|ac [25])) # (!\div_uy|ac [26])) # (!\div_uy|ac [28])

	.dataa(\div_ux|LessThan1~0_combout ),
	.datab(\div_uy|ac [28]),
	.datac(\div_uy|ac [25]),
	.datad(\div_uy|ac [26]),
	.cin(gnd),
	.combout(\div_uy|LessThan2~53_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~53 .lut_mask = 16'h37FF;
defparam \div_uy|LessThan2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N0
cycloneive_lcell_comb \div_uy|LessThan2~54 (
// Equation(s):
// \div_uy|LessThan2~54_combout  = (\div_ux|LessThan2~64_combout  & (\div_ux|Add1~50_combout  & ((\div_uy|LessThan2~53_combout ) # (!\div_uy|ac [27]))))

	.dataa(\div_uy|LessThan2~53_combout ),
	.datab(\div_uy|ac [27]),
	.datac(\div_ux|LessThan2~64_combout ),
	.datad(\div_ux|Add1~50_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~54_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~54 .lut_mask = 16'hB000;
defparam \div_uy|LessThan2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N10
cycloneive_lcell_comb \div_uy|LessThan2~55 (
// Equation(s):
// \div_uy|LessThan2~55_combout  = (\div_uy|LessThan2~54_combout ) # ((\div_uy|LessThan2~52_combout  & \div_uy|LessThan2~7_combout ))

	.dataa(gnd),
	.datab(\div_uy|LessThan2~52_combout ),
	.datac(\div_uy|LessThan2~7_combout ),
	.datad(\div_uy|LessThan2~54_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~55_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~55 .lut_mask = 16'hFFC0;
defparam \div_uy|LessThan2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y44_N0
cycloneive_lcell_comb \div_uy|LessThan2~56 (
// Equation(s):
// \div_uy|LessThan2~56_combout  = (\div_uy|LessThan2~5_combout  & ((\div_uy|LessThan2~55_combout ) # ((\div_uy|LessThan2~9_combout  & \div_uy|LessThan2~59_combout ))))

	.dataa(\div_uy|LessThan2~9_combout ),
	.datab(\div_uy|LessThan2~5_combout ),
	.datac(\div_uy|LessThan2~59_combout ),
	.datad(\div_uy|LessThan2~55_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~56_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~56 .lut_mask = 16'hCC80;
defparam \div_uy|LessThan2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y44_N16
cycloneive_lcell_comb \div_uy|LessThan2~57 (
// Equation(s):
// \div_uy|LessThan2~57_combout  = (\div_uy|ac [32]) # ((!\div_uy|LessThan2~4_combout  & !\div_uy|LessThan2~56_combout ))

	.dataa(\div_uy|ac [32]),
	.datab(\div_uy|LessThan2~4_combout ),
	.datac(gnd),
	.datad(\div_uy|LessThan2~56_combout ),
	.cin(gnd),
	.combout(\div_uy|LessThan2~57_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|LessThan2~57 .lut_mask = 16'hAABB;
defparam \div_uy|LessThan2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N24
cycloneive_lcell_comb \div_uy|q1~2 (
// Equation(s):
// \div_uy|q1~2_combout  = (\div_uy|busy~q  & ((\div_uy|q[0]~34_combout  & ((\div_uy|LessThan2~57_combout ))) # (!\div_uy|q[0]~34_combout  & (\div_uy|q1 [0])))) # (!\div_uy|busy~q  & (((\div_uy|q1 [0]))))

	.dataa(\div_uy|busy~q ),
	.datab(\div_uy|q[0]~34_combout ),
	.datac(\div_uy|q1 [0]),
	.datad(\div_uy|LessThan2~57_combout ),
	.cin(gnd),
	.combout(\div_uy|q1~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q1~2 .lut_mask = 16'hF870;
defparam \div_uy|q1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N25
dffeas \div_uy|q1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_ux|q1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[0] .is_wysiwyg = "true";
defparam \div_uy|q1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N5
dffeas \div_uy|q1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~57_combout ),
	.asdata(\div_uy|q1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[1] .is_wysiwyg = "true";
defparam \div_uy|q1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N7
dffeas \div_uy|q1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~59_combout ),
	.asdata(\div_uy|q1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[2] .is_wysiwyg = "true";
defparam \div_uy|q1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N9
dffeas \div_uy|q1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~61_combout ),
	.asdata(\div_uy|q1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[3] .is_wysiwyg = "true";
defparam \div_uy|q1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N11
dffeas \div_uy|q1[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~63_combout ),
	.asdata(\div_uy|q1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[4] .is_wysiwyg = "true";
defparam \div_uy|q1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N13
dffeas \div_uy|q1[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~65_combout ),
	.asdata(\div_uy|q1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[5] .is_wysiwyg = "true";
defparam \div_uy|q1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N15
dffeas \div_uy|q1[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~67_combout ),
	.asdata(\div_uy|q1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[6] .is_wysiwyg = "true";
defparam \div_uy|q1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N17
dffeas \div_uy|q1[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~69_combout ),
	.asdata(\div_uy|q1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[7] .is_wysiwyg = "true";
defparam \div_uy|q1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N19
dffeas \div_uy|q1[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~71_combout ),
	.asdata(\div_uy|q1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[8] .is_wysiwyg = "true";
defparam \div_uy|q1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N21
dffeas \div_uy|q1[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~73_combout ),
	.asdata(\div_uy|q1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[9] .is_wysiwyg = "true";
defparam \div_uy|q1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N23
dffeas \div_uy|q1[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~75_combout ),
	.asdata(\div_uy|q1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[10] .is_wysiwyg = "true";
defparam \div_uy|q1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N25
dffeas \div_uy|q1[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~77_combout ),
	.asdata(\div_uy|q1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[11] .is_wysiwyg = "true";
defparam \div_uy|q1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N27
dffeas \div_uy|q1[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~79_combout ),
	.asdata(\div_uy|q1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[12] .is_wysiwyg = "true";
defparam \div_uy|q1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N29
dffeas \div_uy|q1[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~81_combout ),
	.asdata(\div_uy|q1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[13] .is_wysiwyg = "true";
defparam \div_uy|q1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y44_N31
dffeas \div_uy|q1[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~83_combout ),
	.asdata(\div_uy|q1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[14] .is_wysiwyg = "true";
defparam \div_uy|q1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N1
dffeas \div_uy|q1[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~85_combout ),
	.asdata(\div_uy|q1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[15] .is_wysiwyg = "true";
defparam \div_uy|q1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N3
dffeas \div_uy|q1[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~87_combout ),
	.asdata(\div_uy|q1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[16] .is_wysiwyg = "true";
defparam \div_uy|q1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N5
dffeas \div_uy|q1[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~89_combout ),
	.asdata(\div_uy|q1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[17] .is_wysiwyg = "true";
defparam \div_uy|q1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N7
dffeas \div_uy|q1[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~91_combout ),
	.asdata(\div_uy|q1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[18] .is_wysiwyg = "true";
defparam \div_uy|q1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N9
dffeas \div_uy|q1[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~93_combout ),
	.asdata(\div_uy|q1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[19] .is_wysiwyg = "true";
defparam \div_uy|q1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N11
dffeas \div_uy|q1[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~95_combout ),
	.asdata(\div_uy|q1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[20] .is_wysiwyg = "true";
defparam \div_uy|q1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N13
dffeas \div_uy|q1[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~97_combout ),
	.asdata(\div_uy|q1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[21] .is_wysiwyg = "true";
defparam \div_uy|q1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N15
dffeas \div_uy|q1[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~99_combout ),
	.asdata(\div_uy|q1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[22] .is_wysiwyg = "true";
defparam \div_uy|q1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N17
dffeas \div_uy|q1[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~101_combout ),
	.asdata(\div_uy|q1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[23] .is_wysiwyg = "true";
defparam \div_uy|q1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N19
dffeas \div_uy|q1[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~103_combout ),
	.asdata(\div_uy|q1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[24] .is_wysiwyg = "true";
defparam \div_uy|q1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y43_N21
dffeas \div_uy|q1[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|Add0~105_combout ),
	.asdata(\div_uy|q1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fsm|State.CALC_MOMENT_3~q ),
	.ena(\div_uy|q1[25]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q1[25] .is_wysiwyg = "true";
defparam \div_uy|q1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N0
cycloneive_lcell_comb \div_uy|WideOr0~5 (
// Equation(s):
// \div_uy|WideOr0~5_combout  = (\div_uy|q1 [25]) # ((\div_uy|q1 [26]) # ((\div_uy|q1 [23]) # (\div_uy|q1 [24])))

	.dataa(\div_uy|q1 [25]),
	.datab(\div_uy|q1 [26]),
	.datac(\div_uy|q1 [23]),
	.datad(\div_uy|q1 [24]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N26
cycloneive_lcell_comb \div_uy|WideOr0~6 (
// Equation(s):
// \div_uy|WideOr0~6_combout  = (\div_uy|q1 [29]) # ((\div_uy|q1 [27]) # ((\div_uy|q1 [30]) # (\div_uy|q1 [28])))

	.dataa(\div_uy|q1 [29]),
	.datab(\div_uy|q1 [27]),
	.datac(\div_uy|q1 [30]),
	.datad(\div_uy|q1 [28]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~6 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N28
cycloneive_lcell_comb \div_uy|WideOr0~2 (
// Equation(s):
// \div_uy|WideOr0~2_combout  = (\div_uy|q1 [18]) # ((\div_uy|q1 [15]) # ((\div_uy|q1 [17]) # (\div_uy|q1 [16])))

	.dataa(\div_uy|q1 [18]),
	.datab(\div_uy|q1 [15]),
	.datac(\div_uy|q1 [17]),
	.datad(\div_uy|q1 [16]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y43_N30
cycloneive_lcell_comb \div_uy|WideOr0~3 (
// Equation(s):
// \div_uy|WideOr0~3_combout  = (\div_uy|q1 [21]) # ((\div_uy|q1 [19]) # ((\div_uy|q1 [22]) # (\div_uy|q1 [20])))

	.dataa(\div_uy|q1 [21]),
	.datab(\div_uy|q1 [19]),
	.datac(\div_uy|q1 [22]),
	.datad(\div_uy|q1 [20]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N0
cycloneive_lcell_comb \div_uy|WideOr0~0 (
// Equation(s):
// \div_uy|WideOr0~0_combout  = (\div_uy|q1 [8]) # ((\div_uy|q1 [9]) # ((\div_uy|q1 [10]) # (\div_uy|q1 [7])))

	.dataa(\div_uy|q1 [8]),
	.datab(\div_uy|q1 [9]),
	.datac(\div_uy|q1 [10]),
	.datad(\div_uy|q1 [7]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y44_N2
cycloneive_lcell_comb \div_uy|WideOr0~1 (
// Equation(s):
// \div_uy|WideOr0~1_combout  = (\div_uy|q1 [14]) # ((\div_uy|q1 [13]) # ((\div_uy|q1 [12]) # (\div_uy|q1 [11])))

	.dataa(\div_uy|q1 [14]),
	.datab(\div_uy|q1 [13]),
	.datac(\div_uy|q1 [12]),
	.datad(\div_uy|q1 [11]),
	.cin(gnd),
	.combout(\div_uy|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N16
cycloneive_lcell_comb \div_uy|WideOr0~4 (
// Equation(s):
// \div_uy|WideOr0~4_combout  = (\div_uy|WideOr0~2_combout ) # ((\div_uy|WideOr0~3_combout ) # ((\div_uy|WideOr0~0_combout ) # (\div_uy|WideOr0~1_combout )))

	.dataa(\div_uy|WideOr0~2_combout ),
	.datab(\div_uy|WideOr0~3_combout ),
	.datac(\div_uy|WideOr0~0_combout ),
	.datad(\div_uy|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\div_uy|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \div_uy|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N10
cycloneive_lcell_comb \div_uy|WideOr0 (
// Equation(s):
// \div_uy|WideOr0~combout  = (\div_uy|WideOr0~5_combout ) # ((\div_uy|WideOr0~6_combout ) # (\div_uy|WideOr0~4_combout ))

	.dataa(gnd),
	.datab(\div_uy|WideOr0~5_combout ),
	.datac(\div_uy|WideOr0~6_combout ),
	.datad(\div_uy|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\div_uy|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|WideOr0 .lut_mask = 16'hFFFC;
defparam \div_uy|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N12
cycloneive_lcell_comb \div_uy|q[0]~34 (
// Equation(s):
// \div_uy|q[0]~34_combout  = ((\div_uy|i [5] & (\div_uy|i [3])) # (!\div_uy|i [5] & ((!\div_uy|WideOr0~combout ) # (!\div_uy|i [3])))) # (!\div_uy|Equal1~0_combout )

	.dataa(\div_uy|i [5]),
	.datab(\div_uy|Equal1~0_combout ),
	.datac(\div_uy|i [3]),
	.datad(\div_uy|WideOr0~combout ),
	.cin(gnd),
	.combout(\div_uy|q[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q[0]~34 .lut_mask = 16'hB7F7;
defparam \div_uy|q[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N12
cycloneive_lcell_comb \div_uy|busy~0 (
// Equation(s):
// \div_uy|busy~0_combout  = (\fsm|State.CALC_MOMENT_3~q  & (\div_ux|LessThan1~0_combout )) # (!\fsm|State.CALC_MOMENT_3~q  & (((\div_uy|busy~q  & \div_uy|q[0]~34_combout ))))

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(\div_ux|LessThan1~0_combout ),
	.datac(\div_uy|busy~q ),
	.datad(\div_uy|q[0]~34_combout ),
	.cin(gnd),
	.combout(\div_uy|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|busy~0 .lut_mask = 16'hD888;
defparam \div_uy|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N13
dffeas \div_uy|busy (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|busy .is_wysiwyg = "true";
defparam \div_uy|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N2
cycloneive_lcell_comb \div_uy|i[3]~8 (
// Equation(s):
// \div_uy|i[3]~8_combout  = (\fsm|State.CALC_MOMENT_3~q ) # ((\div_uy|busy~q  & \div_uy|q[0]~34_combout ))

	.dataa(\div_uy|busy~q ),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT_3~q ),
	.datad(\div_uy|q[0]~34_combout ),
	.cin(gnd),
	.combout(\div_uy|i[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|i[3]~8 .lut_mask = 16'hFAF0;
defparam \div_uy|i[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y44_N21
dffeas \div_uy|i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[0] .is_wysiwyg = "true";
defparam \div_uy|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N22
cycloneive_lcell_comb \div_uy|i[1]~9 (
// Equation(s):
// \div_uy|i[1]~9_combout  = (\div_uy|i [1] & (!\div_uy|i[0]~7 )) # (!\div_uy|i [1] & ((\div_uy|i[0]~7 ) # (GND)))
// \div_uy|i[1]~10  = CARRY((!\div_uy|i[0]~7 ) # (!\div_uy|i [1]))

	.dataa(\div_uy|i [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|i[0]~7 ),
	.combout(\div_uy|i[1]~9_combout ),
	.cout(\div_uy|i[1]~10 ));
// synopsys translate_off
defparam \div_uy|i[1]~9 .lut_mask = 16'h5A5F;
defparam \div_uy|i[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y44_N23
dffeas \div_uy|i[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[1] .is_wysiwyg = "true";
defparam \div_uy|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N24
cycloneive_lcell_comb \div_uy|i[2]~11 (
// Equation(s):
// \div_uy|i[2]~11_combout  = (\div_uy|i [2] & (\div_uy|i[1]~10  $ (GND))) # (!\div_uy|i [2] & (!\div_uy|i[1]~10  & VCC))
// \div_uy|i[2]~12  = CARRY((\div_uy|i [2] & !\div_uy|i[1]~10 ))

	.dataa(gnd),
	.datab(\div_uy|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|i[1]~10 ),
	.combout(\div_uy|i[2]~11_combout ),
	.cout(\div_uy|i[2]~12 ));
// synopsys translate_off
defparam \div_uy|i[2]~11 .lut_mask = 16'hC30C;
defparam \div_uy|i[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y44_N25
dffeas \div_uy|i[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[2] .is_wysiwyg = "true";
defparam \div_uy|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N26
cycloneive_lcell_comb \div_uy|i[3]~13 (
// Equation(s):
// \div_uy|i[3]~13_combout  = (\div_uy|i [3] & (!\div_uy|i[2]~12 )) # (!\div_uy|i [3] & ((\div_uy|i[2]~12 ) # (GND)))
// \div_uy|i[3]~14  = CARRY((!\div_uy|i[2]~12 ) # (!\div_uy|i [3]))

	.dataa(\div_uy|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|i[2]~12 ),
	.combout(\div_uy|i[3]~13_combout ),
	.cout(\div_uy|i[3]~14 ));
// synopsys translate_off
defparam \div_uy|i[3]~13 .lut_mask = 16'h5A5F;
defparam \div_uy|i[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y44_N27
dffeas \div_uy|i[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[3] .is_wysiwyg = "true";
defparam \div_uy|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N28
cycloneive_lcell_comb \div_uy|i[4]~15 (
// Equation(s):
// \div_uy|i[4]~15_combout  = (\div_uy|i [4] & (\div_uy|i[3]~14  $ (GND))) # (!\div_uy|i [4] & (!\div_uy|i[3]~14  & VCC))
// \div_uy|i[4]~16  = CARRY((\div_uy|i [4] & !\div_uy|i[3]~14 ))

	.dataa(gnd),
	.datab(\div_uy|i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|i[3]~14 ),
	.combout(\div_uy|i[4]~15_combout ),
	.cout(\div_uy|i[4]~16 ));
// synopsys translate_off
defparam \div_uy|i[4]~15 .lut_mask = 16'hC30C;
defparam \div_uy|i[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y44_N29
dffeas \div_uy|i[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[4] .is_wysiwyg = "true";
defparam \div_uy|i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N30
cycloneive_lcell_comb \div_uy|i[5]~17 (
// Equation(s):
// \div_uy|i[5]~17_combout  = \div_uy|i [5] $ (\div_uy|i[4]~16 )

	.dataa(\div_uy|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_uy|i[4]~16 ),
	.combout(\div_uy|i[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|i[5]~17 .lut_mask = 16'h5A5A;
defparam \div_uy|i[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y44_N31
dffeas \div_uy|i[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|i[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(\div_uy|i[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|i[5] .is_wysiwyg = "true";
defparam \div_uy|i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y44_N18
cycloneive_lcell_comb \div_uy|Equal1~1 (
// Equation(s):
// \div_uy|Equal1~1_combout  = (\div_uy|i [5] & (!\div_uy|i [3] & \div_uy|Equal1~0_combout ))

	.dataa(\div_uy|i [5]),
	.datab(gnd),
	.datac(\div_uy|i [3]),
	.datad(\div_uy|Equal1~0_combout ),
	.cin(gnd),
	.combout(\div_uy|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Equal1~1 .lut_mask = 16'h0A00;
defparam \div_uy|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N28
cycloneive_lcell_comb \div_uy|valid~0 (
// Equation(s):
// \div_uy|valid~0_combout  = (\div_uy|valid~q ) # ((\div_uy|Equal1~1_combout  & \div_uy|busy~q ))

	.dataa(gnd),
	.datab(\div_uy|Equal1~1_combout ),
	.datac(\div_uy|valid~q ),
	.datad(\div_uy|busy~q ),
	.cin(gnd),
	.combout(\div_uy|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|valid~0 .lut_mask = 16'hFCF0;
defparam \div_uy|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N29
dffeas \div_uy|valid (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fsm|State.CALC_MOMENT_3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|valid .is_wysiwyg = "true";
defparam \div_uy|valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N14
cycloneive_lcell_comb \fsm|Selector4~0 (
// Equation(s):
// \fsm|Selector4~0_combout  = (\fsm|State.CALC_MOMENT_3~q ) # ((\fsm|State.CALC_MOMENT_4~q  & ((!\div_uy|valid~q ) # (!\div_ux|valid~q ))))

	.dataa(\fsm|State.CALC_MOMENT_3~q ),
	.datab(\div_ux|valid~q ),
	.datac(\fsm|State.CALC_MOMENT_4~q ),
	.datad(\div_uy|valid~q ),
	.cin(gnd),
	.combout(\fsm|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Selector4~0 .lut_mask = 16'hBAFA;
defparam \fsm|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N15
dffeas \fsm|State.CALC_MOMENT_4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_4 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N6
cycloneive_lcell_comb \fsm|Selector5~0 (
// Equation(s):
// \fsm|Selector5~0_combout  = (\div_ux|valid~q  & (\fsm|State.CALC_MOMENT_4~q  & \div_uy|valid~q ))

	.dataa(gnd),
	.datab(\div_ux|valid~q ),
	.datac(\fsm|State.CALC_MOMENT_4~q ),
	.datad(\div_uy|valid~q ),
	.cin(gnd),
	.combout(\fsm|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Selector5~0 .lut_mask = 16'hC000;
defparam \fsm|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N7
dffeas \fsm|State.CALC_MOMENT_5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fsm|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_5 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N27
dffeas \fsm|State.CALC_MOMENT_6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|State.CALC_MOMENT_5~q ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|State.CALC_MOMENT_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|State.CALC_MOMENT_6 .is_wysiwyg = "true";
defparam \fsm|State.CALC_MOMENT_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N22
cycloneive_lcell_comb \fsm|WE_ux_mem (
// Equation(s):
// \fsm|WE_ux_mem~combout  = (\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\fsm|WE_ux_mem~combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WE_ux_mem .lut_mask = 16'hFF33;
defparam \fsm|WE_ux_mem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y42_N4
cycloneive_lcell_comb \div_ux|Add3~0 (
// Equation(s):
// \div_ux|Add3~0_combout  = \pux_reg|d_out [31] $ (((\div_ux|ac [32]) # ((!\div_ux|LessThan2~62_combout  & !\div_ux|LessThan2~2_combout ))))

	.dataa(\div_ux|LessThan2~62_combout ),
	.datab(\pux_reg|d_out [31]),
	.datac(\div_ux|ac [32]),
	.datad(\div_ux|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\div_ux|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|Add3~0 .lut_mask = 16'h3C39;
defparam \div_ux|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N0
cycloneive_lcell_comb \div_ux|q[0]~32 (
// Equation(s):
// \div_ux|q[0]~32_combout  = (\div_ux|Add3~0_combout  & (\pux_reg|d_out [31] $ (VCC))) # (!\div_ux|Add3~0_combout  & (\pux_reg|d_out [31] & VCC))
// \div_ux|q[0]~33  = CARRY((\div_ux|Add3~0_combout  & \pux_reg|d_out [31]))

	.dataa(\div_ux|Add3~0_combout ),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_ux|q[0]~32_combout ),
	.cout(\div_ux|q[0]~33 ));
// synopsys translate_off
defparam \div_ux|q[0]~32 .lut_mask = 16'h6688;
defparam \div_ux|q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y43_N30
cycloneive_lcell_comb \div_ux|q[0]~35 (
// Equation(s):
// \div_ux|q[0]~35_combout  = (\div_ux|busy~q  & (!\div_ux|q[0]~34_combout  & !\fsm|State.CALC_MOMENT_3~q ))

	.dataa(\div_ux|busy~q ),
	.datab(\div_ux|q[0]~34_combout ),
	.datac(\fsm|State.CALC_MOMENT_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_ux|q[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q[0]~35 .lut_mask = 16'h0202;
defparam \div_ux|q[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y46_N1
dffeas \div_ux|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[0] .is_wysiwyg = "true";
defparam \div_ux|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N8
cycloneive_lcell_comb \ux_reg|d_out[0]~feeder (
// Equation(s):
// \ux_reg|d_out[0]~feeder_combout  = \div_ux|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|q [0]),
	.cin(gnd),
	.combout(\ux_reg|d_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_reg|d_out[0]~feeder .lut_mask = 16'hFF00;
defparam \ux_reg|d_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y47_N9
dffeas \ux_reg|d_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_reg|d_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[0] .is_wysiwyg = "true";
defparam \ux_reg|d_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N12
cycloneive_lcell_comb \ux_mem_mux|Dout[0]~0 (
// Equation(s):
// \ux_mem_mux|Dout[0]~0_combout  = (\ux_reg|d_out [0] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\ux_reg|d_out [0]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[0]~0 .lut_mask = 16'hC0F0;
defparam \ux_mem_mux|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N2
cycloneive_lcell_comb \div_ux|q[1]~36 (
// Equation(s):
// \div_ux|q[1]~36_combout  = (\div_ux|q[0]~33  & (\div_ux|q1 [0] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[0]~33  & ((\div_ux|q1 [0] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[1]~37  = CARRY((\div_ux|q1 [0] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[0]~33 ))

	.dataa(\div_ux|q1 [0]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[0]~33 ),
	.combout(\div_ux|q[1]~36_combout ),
	.cout(\div_ux|q[1]~37 ));
// synopsys translate_off
defparam \div_ux|q[1]~36 .lut_mask = 16'h969F;
defparam \div_ux|q[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N3
dffeas \div_ux|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[1] .is_wysiwyg = "true";
defparam \div_ux|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N25
dffeas \ux_reg|d_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [1]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[1] .is_wysiwyg = "true";
defparam \ux_reg|d_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N24
cycloneive_lcell_comb \ux_mem_mux|Dout[1]~1 (
// Equation(s):
// \ux_mem_mux|Dout[1]~1_combout  = (\ux_reg|d_out [1] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [1]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[1]~1 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N4
cycloneive_lcell_comb \div_ux|q[2]~38 (
// Equation(s):
// \div_ux|q[2]~38_combout  = (\div_ux|q[1]~37  & ((\div_ux|q1 [1] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[1]~37  & (\div_ux|q1 [1] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[2]~39  = CARRY((!\div_ux|q[1]~37  & (\div_ux|q1 [1] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [1]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[1]~37 ),
	.combout(\div_ux|q[2]~38_combout ),
	.cout(\div_ux|q[2]~39 ));
// synopsys translate_off
defparam \div_ux|q[2]~38 .lut_mask = 16'h6906;
defparam \div_ux|q[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N5
dffeas \div_ux|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[2] .is_wysiwyg = "true";
defparam \div_ux|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N27
dffeas \ux_reg|d_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [2]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[2] .is_wysiwyg = "true";
defparam \ux_reg|d_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N26
cycloneive_lcell_comb \ux_mem_mux|Dout[2]~2 (
// Equation(s):
// \ux_mem_mux|Dout[2]~2_combout  = (\ux_reg|d_out [2] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [2]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[2]~2 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N6
cycloneive_lcell_comb \div_ux|q[3]~40 (
// Equation(s):
// \div_ux|q[3]~40_combout  = (\div_ux|q[2]~39  & (\div_ux|q1 [2] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[2]~39  & ((\div_ux|q1 [2] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[3]~41  = CARRY((\div_ux|q1 [2] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[2]~39 ))

	.dataa(\div_ux|q1 [2]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[2]~39 ),
	.combout(\div_ux|q[3]~40_combout ),
	.cout(\div_ux|q[3]~41 ));
// synopsys translate_off
defparam \div_ux|q[3]~40 .lut_mask = 16'h969F;
defparam \div_ux|q[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N7
dffeas \div_ux|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[3] .is_wysiwyg = "true";
defparam \div_ux|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N1
dffeas \ux_reg|d_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [3]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[3] .is_wysiwyg = "true";
defparam \ux_reg|d_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N0
cycloneive_lcell_comb \ux_mem_mux|Dout[3]~3 (
// Equation(s):
// \ux_mem_mux|Dout[3]~3_combout  = (\ux_reg|d_out [3] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [3]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[3]~3 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N8
cycloneive_lcell_comb \div_ux|q[4]~42 (
// Equation(s):
// \div_ux|q[4]~42_combout  = (\div_ux|q[3]~41  & ((\div_ux|q1 [3] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[3]~41  & (\div_ux|q1 [3] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[4]~43  = CARRY((!\div_ux|q[3]~41  & (\div_ux|q1 [3] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [3]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[3]~41 ),
	.combout(\div_ux|q[4]~42_combout ),
	.cout(\div_ux|q[4]~43 ));
// synopsys translate_off
defparam \div_ux|q[4]~42 .lut_mask = 16'h6906;
defparam \div_ux|q[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N9
dffeas \div_ux|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[4] .is_wysiwyg = "true";
defparam \div_ux|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N11
dffeas \ux_reg|d_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [4]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[4] .is_wysiwyg = "true";
defparam \ux_reg|d_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N10
cycloneive_lcell_comb \ux_mem_mux|Dout[4]~4 (
// Equation(s):
// \ux_mem_mux|Dout[4]~4_combout  = (\ux_reg|d_out [4] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [4]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[4]~4 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N10
cycloneive_lcell_comb \div_ux|q[5]~44 (
// Equation(s):
// \div_ux|q[5]~44_combout  = (\div_ux|q[4]~43  & (\div_ux|q1 [4] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[4]~43  & ((\div_ux|q1 [4] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[5]~45  = CARRY((\div_ux|q1 [4] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[4]~43 ))

	.dataa(\div_ux|q1 [4]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[4]~43 ),
	.combout(\div_ux|q[5]~44_combout ),
	.cout(\div_ux|q[5]~45 ));
// synopsys translate_off
defparam \div_ux|q[5]~44 .lut_mask = 16'h969F;
defparam \div_ux|q[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N11
dffeas \div_ux|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[5] .is_wysiwyg = "true";
defparam \div_ux|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N9
dffeas \ux_reg|d_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [5]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[5] .is_wysiwyg = "true";
defparam \ux_reg|d_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N8
cycloneive_lcell_comb \ux_mem_mux|Dout[5]~5 (
// Equation(s):
// \ux_mem_mux|Dout[5]~5_combout  = (\ux_reg|d_out [5] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\fsm|State.CALC_MOMENT_6~q ),
	.datad(\ux_reg|d_out [5]),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[5]~5 .lut_mask = 16'hF300;
defparam \ux_mem_mux|Dout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N12
cycloneive_lcell_comb \div_ux|q[6]~46 (
// Equation(s):
// \div_ux|q[6]~46_combout  = (\div_ux|q[5]~45  & ((\div_ux|q1 [5] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[5]~45  & (\div_ux|q1 [5] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[6]~47  = CARRY((!\div_ux|q[5]~45  & (\div_ux|q1 [5] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [5]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[5]~45 ),
	.combout(\div_ux|q[6]~46_combout ),
	.cout(\div_ux|q[6]~47 ));
// synopsys translate_off
defparam \div_ux|q[6]~46 .lut_mask = 16'h6906;
defparam \div_ux|q[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N13
dffeas \div_ux|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[6] .is_wysiwyg = "true";
defparam \div_ux|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N3
dffeas \ux_reg|d_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [6]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[6] .is_wysiwyg = "true";
defparam \ux_reg|d_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N22
cycloneive_lcell_comb \ux_mem_mux|Dout[6]~6 (
// Equation(s):
// \ux_mem_mux|Dout[6]~6_combout  = (\ux_reg|d_out [6] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\fsm|State.CALC_MOMENT_6~q ),
	.datad(\ux_reg|d_out [6]),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[6]~6 .lut_mask = 16'hF300;
defparam \ux_mem_mux|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N14
cycloneive_lcell_comb \div_ux|q[7]~48 (
// Equation(s):
// \div_ux|q[7]~48_combout  = (\div_ux|q[6]~47  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [6])))) # (!\div_ux|q[6]~47  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [6])) # (GND)))
// \div_ux|q[7]~49  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [6])) # (!\div_ux|q[6]~47 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[6]~47 ),
	.combout(\div_ux|q[7]~48_combout ),
	.cout(\div_ux|q[7]~49 ));
// synopsys translate_off
defparam \div_ux|q[7]~48 .lut_mask = 16'h969F;
defparam \div_ux|q[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N15
dffeas \div_ux|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[7] .is_wysiwyg = "true";
defparam \div_ux|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N5
dffeas \ux_reg|d_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [7]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[7] .is_wysiwyg = "true";
defparam \ux_reg|d_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N24
cycloneive_lcell_comb \ux_mem_mux|Dout[7]~7 (
// Equation(s):
// \ux_mem_mux|Dout[7]~7_combout  = (\ux_reg|d_out [7] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\ux_reg|d_out [7]),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[7]~7 .lut_mask = 16'hAF00;
defparam \ux_mem_mux|Dout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N16
cycloneive_lcell_comb \div_ux|q[8]~50 (
// Equation(s):
// \div_ux|q[8]~50_combout  = (\div_ux|q[7]~49  & ((\div_ux|q1 [7] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[7]~49  & (\div_ux|q1 [7] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[8]~51  = CARRY((!\div_ux|q[7]~49  & (\div_ux|q1 [7] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [7]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[7]~49 ),
	.combout(\div_ux|q[8]~50_combout ),
	.cout(\div_ux|q[8]~51 ));
// synopsys translate_off
defparam \div_ux|q[8]~50 .lut_mask = 16'h6906;
defparam \div_ux|q[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N17
dffeas \div_ux|q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[8] .is_wysiwyg = "true";
defparam \div_ux|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y46_N15
dffeas \ux_reg|d_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [8]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[8] .is_wysiwyg = "true";
defparam \ux_reg|d_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N14
cycloneive_lcell_comb \ux_mem_mux|Dout[8]~8 (
// Equation(s):
// \ux_mem_mux|Dout[8]~8_combout  = (\ux_reg|d_out [8] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [8]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[8]~8 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N18
cycloneive_lcell_comb \div_ux|q[9]~52 (
// Equation(s):
// \div_ux|q[9]~52_combout  = (\div_ux|q[8]~51  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [8])))) # (!\div_ux|q[8]~51  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [8])) # (GND)))
// \div_ux|q[9]~53  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [8])) # (!\div_ux|q[8]~51 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[8]~51 ),
	.combout(\div_ux|q[9]~52_combout ),
	.cout(\div_ux|q[9]~53 ));
// synopsys translate_off
defparam \div_ux|q[9]~52 .lut_mask = 16'h969F;
defparam \div_ux|q[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N19
dffeas \div_ux|q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[9] .is_wysiwyg = "true";
defparam \div_ux|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N9
dffeas \ux_reg|d_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [9]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[9] .is_wysiwyg = "true";
defparam \ux_reg|d_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N8
cycloneive_lcell_comb \ux_mem_mux|Dout[9]~9 (
// Equation(s):
// \ux_mem_mux|Dout[9]~9_combout  = (\ux_reg|d_out [9] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [9]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[9]~9 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N20
cycloneive_lcell_comb \div_ux|q[10]~54 (
// Equation(s):
// \div_ux|q[10]~54_combout  = (\div_ux|q[9]~53  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [9])))) # (!\div_ux|q[9]~53  & (\pux_reg|d_out [31] $ (\div_ux|q1 [9] $ (VCC))))
// \div_ux|q[10]~55  = CARRY((!\div_ux|q[9]~53  & (\pux_reg|d_out [31] $ (\div_ux|q1 [9]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[9]~53 ),
	.combout(\div_ux|q[10]~54_combout ),
	.cout(\div_ux|q[10]~55 ));
// synopsys translate_off
defparam \div_ux|q[10]~54 .lut_mask = 16'h6906;
defparam \div_ux|q[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N21
dffeas \div_ux|q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[10] .is_wysiwyg = "true";
defparam \div_ux|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N16
cycloneive_lcell_comb \ux_reg|d_out[10]~feeder (
// Equation(s):
// \ux_reg|d_out[10]~feeder_combout  = \div_ux|q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|q [10]),
	.cin(gnd),
	.combout(\ux_reg|d_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_reg|d_out[10]~feeder .lut_mask = 16'hFF00;
defparam \ux_reg|d_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N17
dffeas \ux_reg|d_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_reg|d_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[10] .is_wysiwyg = "true";
defparam \ux_reg|d_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N22
cycloneive_lcell_comb \ux_mem_mux|Dout[10]~10 (
// Equation(s):
// \ux_mem_mux|Dout[10]~10_combout  = (\ux_reg|d_out [10] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\ux_reg|d_out [10]),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[10]~10 .lut_mask = 16'h88AA;
defparam \ux_mem_mux|Dout[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N22
cycloneive_lcell_comb \div_ux|q[11]~56 (
// Equation(s):
// \div_ux|q[11]~56_combout  = (\div_ux|q[10]~55  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [10])))) # (!\div_ux|q[10]~55  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [10])) # (GND)))
// \div_ux|q[11]~57  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [10])) # (!\div_ux|q[10]~55 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[10]~55 ),
	.combout(\div_ux|q[11]~56_combout ),
	.cout(\div_ux|q[11]~57 ));
// synopsys translate_off
defparam \div_ux|q[11]~56 .lut_mask = 16'h969F;
defparam \div_ux|q[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N23
dffeas \div_ux|q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[11] .is_wysiwyg = "true";
defparam \div_ux|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N6
cycloneive_lcell_comb \ux_reg|d_out[11]~feeder (
// Equation(s):
// \ux_reg|d_out[11]~feeder_combout  = \div_ux|q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|q [11]),
	.cin(gnd),
	.combout(\ux_reg|d_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_reg|d_out[11]~feeder .lut_mask = 16'hFF00;
defparam \ux_reg|d_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N7
dffeas \ux_reg|d_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_reg|d_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[11] .is_wysiwyg = "true";
defparam \ux_reg|d_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N26
cycloneive_lcell_comb \ux_mem_mux|Dout[11]~11 (
// Equation(s):
// \ux_mem_mux|Dout[11]~11_combout  = (\ux_reg|d_out [11] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\ux_reg|d_out [11]),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[11]~11 .lut_mask = 16'h88AA;
defparam \ux_mem_mux|Dout[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N24
cycloneive_lcell_comb \div_ux|q[12]~58 (
// Equation(s):
// \div_ux|q[12]~58_combout  = (\div_ux|q[11]~57  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [11])))) # (!\div_ux|q[11]~57  & (\pux_reg|d_out [31] $ (\div_ux|q1 [11] $ (VCC))))
// \div_ux|q[12]~59  = CARRY((!\div_ux|q[11]~57  & (\pux_reg|d_out [31] $ (\div_ux|q1 [11]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[11]~57 ),
	.combout(\div_ux|q[12]~58_combout ),
	.cout(\div_ux|q[12]~59 ));
// synopsys translate_off
defparam \div_ux|q[12]~58 .lut_mask = 16'h6906;
defparam \div_ux|q[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N25
dffeas \div_ux|q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[12] .is_wysiwyg = "true";
defparam \div_ux|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N3
dffeas \ux_reg|d_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [12]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[12] .is_wysiwyg = "true";
defparam \ux_reg|d_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N2
cycloneive_lcell_comb \ux_mem_mux|Dout[12]~12 (
// Equation(s):
// \ux_mem_mux|Dout[12]~12_combout  = (\ux_reg|d_out [12] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [12]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[12]~12 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N26
cycloneive_lcell_comb \div_ux|q[13]~60 (
// Equation(s):
// \div_ux|q[13]~60_combout  = (\div_ux|q[12]~59  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [12])))) # (!\div_ux|q[12]~59  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [12])) # (GND)))
// \div_ux|q[13]~61  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [12])) # (!\div_ux|q[12]~59 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[12]~59 ),
	.combout(\div_ux|q[13]~60_combout ),
	.cout(\div_ux|q[13]~61 ));
// synopsys translate_off
defparam \div_ux|q[13]~60 .lut_mask = 16'h969F;
defparam \div_ux|q[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N27
dffeas \div_ux|q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[13] .is_wysiwyg = "true";
defparam \div_ux|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N5
dffeas \ux_reg|d_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [13]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[13] .is_wysiwyg = "true";
defparam \ux_reg|d_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N4
cycloneive_lcell_comb \ux_mem_mux|Dout[13]~13 (
// Equation(s):
// \ux_mem_mux|Dout[13]~13_combout  = (\ux_reg|d_out [13] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\ux_reg|d_out [13]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[13]~13 .lut_mask = 16'hA0F0;
defparam \ux_mem_mux|Dout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N28
cycloneive_lcell_comb \div_ux|q[14]~62 (
// Equation(s):
// \div_ux|q[14]~62_combout  = (\div_ux|q[13]~61  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [13])))) # (!\div_ux|q[13]~61  & (\pux_reg|d_out [31] $ (\div_ux|q1 [13] $ (VCC))))
// \div_ux|q[14]~63  = CARRY((!\div_ux|q[13]~61  & (\pux_reg|d_out [31] $ (\div_ux|q1 [13]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[13]~61 ),
	.combout(\div_ux|q[14]~62_combout ),
	.cout(\div_ux|q[14]~63 ));
// synopsys translate_off
defparam \div_ux|q[14]~62 .lut_mask = 16'h6906;
defparam \div_ux|q[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N29
dffeas \div_ux|q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[14] .is_wysiwyg = "true";
defparam \div_ux|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N5
dffeas \ux_reg|d_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [14]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[14] .is_wysiwyg = "true";
defparam \ux_reg|d_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N4
cycloneive_lcell_comb \ux_mem_mux|Dout[14]~14 (
// Equation(s):
// \ux_mem_mux|Dout[14]~14_combout  = (\ux_reg|d_out [14] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [14]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[14]~14 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y46_N30
cycloneive_lcell_comb \div_ux|q[15]~64 (
// Equation(s):
// \div_ux|q[15]~64_combout  = (\div_ux|q[14]~63  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [14])))) # (!\div_ux|q[14]~63  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [14])) # (GND)))
// \div_ux|q[15]~65  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [14])) # (!\div_ux|q[14]~63 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[14]~63 ),
	.combout(\div_ux|q[15]~64_combout ),
	.cout(\div_ux|q[15]~65 ));
// synopsys translate_off
defparam \div_ux|q[15]~64 .lut_mask = 16'h969F;
defparam \div_ux|q[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y46_N31
dffeas \div_ux|q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[15] .is_wysiwyg = "true";
defparam \div_ux|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N11
dffeas \ux_reg|d_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [15]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[15] .is_wysiwyg = "true";
defparam \ux_reg|d_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N10
cycloneive_lcell_comb \ux_mem_mux|Dout[15]~15 (
// Equation(s):
// \ux_mem_mux|Dout[15]~15_combout  = (\ux_reg|d_out [15] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\ux_reg|d_out [15]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[15]~15 .lut_mask = 16'hA0F0;
defparam \ux_mem_mux|Dout[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N0
cycloneive_lcell_comb \div_ux|q[16]~66 (
// Equation(s):
// \div_ux|q[16]~66_combout  = (\div_ux|q[15]~65  & ((\div_ux|q1 [15] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[15]~65  & (\div_ux|q1 [15] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[16]~67  = CARRY((!\div_ux|q[15]~65  & (\div_ux|q1 [15] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [15]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[15]~65 ),
	.combout(\div_ux|q[16]~66_combout ),
	.cout(\div_ux|q[16]~67 ));
// synopsys translate_off
defparam \div_ux|q[16]~66 .lut_mask = 16'h6906;
defparam \div_ux|q[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N1
dffeas \div_ux|q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[16] .is_wysiwyg = "true";
defparam \div_ux|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N24
cycloneive_lcell_comb \ux_reg|d_out[16]~feeder (
// Equation(s):
// \ux_reg|d_out[16]~feeder_combout  = \div_ux|q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|q [16]),
	.cin(gnd),
	.combout(\ux_reg|d_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_reg|d_out[16]~feeder .lut_mask = 16'hFF00;
defparam \ux_reg|d_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N25
dffeas \ux_reg|d_out[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_reg|d_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[16] .is_wysiwyg = "true";
defparam \ux_reg|d_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N8
cycloneive_lcell_comb \ux_mem_mux|Dout[16]~16 (
// Equation(s):
// \ux_mem_mux|Dout[16]~16_combout  = (\ux_reg|d_out [16] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\ux_reg|d_out [16]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[16]~16 .lut_mask = 16'hCC44;
defparam \ux_mem_mux|Dout[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N2
cycloneive_lcell_comb \div_ux|q[17]~68 (
// Equation(s):
// \div_ux|q[17]~68_combout  = (\div_ux|q[16]~67  & (\div_ux|q1 [16] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[16]~67  & ((\div_ux|q1 [16] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[17]~69  = CARRY((\div_ux|q1 [16] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[16]~67 ))

	.dataa(\div_ux|q1 [16]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[16]~67 ),
	.combout(\div_ux|q[17]~68_combout ),
	.cout(\div_ux|q[17]~69 ));
// synopsys translate_off
defparam \div_ux|q[17]~68 .lut_mask = 16'h969F;
defparam \div_ux|q[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N3
dffeas \div_ux|q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[17] .is_wysiwyg = "true";
defparam \div_ux|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N5
dffeas \ux_reg|d_out[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [17]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[17] .is_wysiwyg = "true";
defparam \ux_reg|d_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N4
cycloneive_lcell_comb \ux_mem_mux|Dout[17]~17 (
// Equation(s):
// \ux_mem_mux|Dout[17]~17_combout  = (\ux_reg|d_out [17] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\ux_reg|d_out [17]),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[17]~17 .lut_mask = 16'hAA22;
defparam \ux_mem_mux|Dout[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N4
cycloneive_lcell_comb \div_ux|q[18]~70 (
// Equation(s):
// \div_ux|q[18]~70_combout  = (\div_ux|q[17]~69  & ((\div_ux|q1 [17] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[17]~69  & (\div_ux|q1 [17] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[18]~71  = CARRY((!\div_ux|q[17]~69  & (\div_ux|q1 [17] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [17]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[17]~69 ),
	.combout(\div_ux|q[18]~70_combout ),
	.cout(\div_ux|q[18]~71 ));
// synopsys translate_off
defparam \div_ux|q[18]~70 .lut_mask = 16'h6906;
defparam \div_ux|q[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N5
dffeas \div_ux|q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[18] .is_wysiwyg = "true";
defparam \div_ux|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N31
dffeas \ux_reg|d_out[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [18]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[18] .is_wysiwyg = "true";
defparam \ux_reg|d_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N30
cycloneive_lcell_comb \ux_mem_mux|Dout[18]~18 (
// Equation(s):
// \ux_mem_mux|Dout[18]~18_combout  = (\ux_reg|d_out [18] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [18]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[18]~18 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N6
cycloneive_lcell_comb \div_ux|q[19]~72 (
// Equation(s):
// \div_ux|q[19]~72_combout  = (\div_ux|q[18]~71  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [18])))) # (!\div_ux|q[18]~71  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [18])) # (GND)))
// \div_ux|q[19]~73  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [18])) # (!\div_ux|q[18]~71 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[18]~71 ),
	.combout(\div_ux|q[19]~72_combout ),
	.cout(\div_ux|q[19]~73 ));
// synopsys translate_off
defparam \div_ux|q[19]~72 .lut_mask = 16'h969F;
defparam \div_ux|q[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N7
dffeas \div_ux|q[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[19] .is_wysiwyg = "true";
defparam \div_ux|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N3
dffeas \ux_reg|d_out[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [19]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[19] .is_wysiwyg = "true";
defparam \ux_reg|d_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N2
cycloneive_lcell_comb \ux_mem_mux|Dout[19]~19 (
// Equation(s):
// \ux_mem_mux|Dout[19]~19_combout  = (\ux_reg|d_out [19] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\ux_reg|d_out [19]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[19]~19 .lut_mask = 16'hA0F0;
defparam \ux_mem_mux|Dout[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N8
cycloneive_lcell_comb \div_ux|q[20]~74 (
// Equation(s):
// \div_ux|q[20]~74_combout  = (\div_ux|q[19]~73  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [19])))) # (!\div_ux|q[19]~73  & (\pux_reg|d_out [31] $ (\div_ux|q1 [19] $ (VCC))))
// \div_ux|q[20]~75  = CARRY((!\div_ux|q[19]~73  & (\pux_reg|d_out [31] $ (\div_ux|q1 [19]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[19]~73 ),
	.combout(\div_ux|q[20]~74_combout ),
	.cout(\div_ux|q[20]~75 ));
// synopsys translate_off
defparam \div_ux|q[20]~74 .lut_mask = 16'h6906;
defparam \div_ux|q[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N9
dffeas \div_ux|q[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[20] .is_wysiwyg = "true";
defparam \div_ux|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N13
dffeas \ux_reg|d_out[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [20]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[20] .is_wysiwyg = "true";
defparam \ux_reg|d_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N12
cycloneive_lcell_comb \ux_mem_mux|Dout[20]~20 (
// Equation(s):
// \ux_mem_mux|Dout[20]~20_combout  = (\ux_reg|d_out [20] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\ux_reg|d_out [20]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[20]~20 .lut_mask = 16'hA0F0;
defparam \ux_mem_mux|Dout[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N10
cycloneive_lcell_comb \div_ux|q[21]~76 (
// Equation(s):
// \div_ux|q[21]~76_combout  = (\div_ux|q[20]~75  & (\div_ux|q1 [20] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[20]~75  & ((\div_ux|q1 [20] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[21]~77  = CARRY((\div_ux|q1 [20] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[20]~75 ))

	.dataa(\div_ux|q1 [20]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[20]~75 ),
	.combout(\div_ux|q[21]~76_combout ),
	.cout(\div_ux|q[21]~77 ));
// synopsys translate_off
defparam \div_ux|q[21]~76 .lut_mask = 16'h969F;
defparam \div_ux|q[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N11
dffeas \div_ux|q[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[21] .is_wysiwyg = "true";
defparam \div_ux|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N11
dffeas \ux_reg|d_out[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [21]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[21] .is_wysiwyg = "true";
defparam \ux_reg|d_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N10
cycloneive_lcell_comb \ux_mem_mux|Dout[21]~21 (
// Equation(s):
// \ux_mem_mux|Dout[21]~21_combout  = (\ux_reg|d_out [21] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(gnd),
	.datac(\ux_reg|d_out [21]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[21]~21 .lut_mask = 16'hF050;
defparam \ux_mem_mux|Dout[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N12
cycloneive_lcell_comb \div_ux|q[22]~78 (
// Equation(s):
// \div_ux|q[22]~78_combout  = (\div_ux|q[21]~77  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [21])))) # (!\div_ux|q[21]~77  & (\pux_reg|d_out [31] $ (\div_ux|q1 [21] $ (VCC))))
// \div_ux|q[22]~79  = CARRY((!\div_ux|q[21]~77  & (\pux_reg|d_out [31] $ (\div_ux|q1 [21]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[21]~77 ),
	.combout(\div_ux|q[22]~78_combout ),
	.cout(\div_ux|q[22]~79 ));
// synopsys translate_off
defparam \div_ux|q[22]~78 .lut_mask = 16'h6906;
defparam \div_ux|q[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N13
dffeas \div_ux|q[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[22] .is_wysiwyg = "true";
defparam \div_ux|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N29
dffeas \ux_reg|d_out[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [22]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[22] .is_wysiwyg = "true";
defparam \ux_reg|d_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N28
cycloneive_lcell_comb \ux_mem_mux|Dout[22]~22 (
// Equation(s):
// \ux_mem_mux|Dout[22]~22_combout  = (\ux_reg|d_out [22] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [22]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[22]~22 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N14
cycloneive_lcell_comb \div_ux|q[23]~80 (
// Equation(s):
// \div_ux|q[23]~80_combout  = (\div_ux|q[22]~79  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [22])))) # (!\div_ux|q[22]~79  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [22])) # (GND)))
// \div_ux|q[23]~81  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [22])) # (!\div_ux|q[22]~79 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[22]~79 ),
	.combout(\div_ux|q[23]~80_combout ),
	.cout(\div_ux|q[23]~81 ));
// synopsys translate_off
defparam \div_ux|q[23]~80 .lut_mask = 16'h969F;
defparam \div_ux|q[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N15
dffeas \div_ux|q[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[23] .is_wysiwyg = "true";
defparam \div_ux|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N15
dffeas \ux_reg|d_out[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [23]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[23] .is_wysiwyg = "true";
defparam \ux_reg|d_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N14
cycloneive_lcell_comb \ux_mem_mux|Dout[23]~23 (
// Equation(s):
// \ux_mem_mux|Dout[23]~23_combout  = (\ux_reg|d_out [23] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [23]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[23]~23 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N16
cycloneive_lcell_comb \div_ux|q[24]~82 (
// Equation(s):
// \div_ux|q[24]~82_combout  = (\div_ux|q[23]~81  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [23])))) # (!\div_ux|q[23]~81  & (\pux_reg|d_out [31] $ (\div_ux|q1 [23] $ (VCC))))
// \div_ux|q[24]~83  = CARRY((!\div_ux|q[23]~81  & (\pux_reg|d_out [31] $ (\div_ux|q1 [23]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[23]~81 ),
	.combout(\div_ux|q[24]~82_combout ),
	.cout(\div_ux|q[24]~83 ));
// synopsys translate_off
defparam \div_ux|q[24]~82 .lut_mask = 16'h6906;
defparam \div_ux|q[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N17
dffeas \div_ux|q[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[24] .is_wysiwyg = "true";
defparam \div_ux|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N21
dffeas \ux_reg|d_out[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [24]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[24] .is_wysiwyg = "true";
defparam \ux_reg|d_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N20
cycloneive_lcell_comb \ux_mem_mux|Dout[24]~24 (
// Equation(s):
// \ux_mem_mux|Dout[24]~24_combout  = (\ux_reg|d_out [24] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [24]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[24]~24 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N18
cycloneive_lcell_comb \div_ux|q[25]~84 (
// Equation(s):
// \div_ux|q[25]~84_combout  = (\div_ux|q[24]~83  & (\pux_reg|d_out [31] $ ((!\div_ux|q1 [24])))) # (!\div_ux|q[24]~83  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [24])) # (GND)))
// \div_ux|q[25]~85  = CARRY((\pux_reg|d_out [31] $ (!\div_ux|q1 [24])) # (!\div_ux|q[24]~83 ))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[24]~83 ),
	.combout(\div_ux|q[25]~84_combout ),
	.cout(\div_ux|q[25]~85 ));
// synopsys translate_off
defparam \div_ux|q[25]~84 .lut_mask = 16'h969F;
defparam \div_ux|q[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N19
dffeas \div_ux|q[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[25] .is_wysiwyg = "true";
defparam \div_ux|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N11
dffeas \ux_reg|d_out[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [25]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[25] .is_wysiwyg = "true";
defparam \ux_reg|d_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N10
cycloneive_lcell_comb \ux_mem_mux|Dout[25]~25 (
// Equation(s):
// \ux_mem_mux|Dout[25]~25_combout  = (\ux_reg|d_out [25] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [25]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[25]~25 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N20
cycloneive_lcell_comb \div_ux|q[26]~86 (
// Equation(s):
// \div_ux|q[26]~86_combout  = (\div_ux|q[25]~85  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [25])))) # (!\div_ux|q[25]~85  & (\pux_reg|d_out [31] $ (\div_ux|q1 [25] $ (VCC))))
// \div_ux|q[26]~87  = CARRY((!\div_ux|q[25]~85  & (\pux_reg|d_out [31] $ (\div_ux|q1 [25]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[25]~85 ),
	.combout(\div_ux|q[26]~86_combout ),
	.cout(\div_ux|q[26]~87 ));
// synopsys translate_off
defparam \div_ux|q[26]~86 .lut_mask = 16'h6906;
defparam \div_ux|q[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N21
dffeas \div_ux|q[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[26] .is_wysiwyg = "true";
defparam \div_ux|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N20
cycloneive_lcell_comb \ux_reg|d_out[26]~feeder (
// Equation(s):
// \ux_reg|d_out[26]~feeder_combout  = \div_ux|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_ux|q [26]),
	.cin(gnd),
	.combout(\ux_reg|d_out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_reg|d_out[26]~feeder .lut_mask = 16'hFF00;
defparam \ux_reg|d_out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N21
dffeas \ux_reg|d_out[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_reg|d_out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[26] .is_wysiwyg = "true";
defparam \ux_reg|d_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N22
cycloneive_lcell_comb \ux_mem_mux|Dout[26]~26 (
// Equation(s):
// \ux_mem_mux|Dout[26]~26_combout  = (\ux_reg|d_out [26] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\fsm|State.CALC_MOMENT_6~q ),
	.datad(\ux_reg|d_out [26]),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[26]~26 .lut_mask = 16'hF300;
defparam \ux_mem_mux|Dout[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N22
cycloneive_lcell_comb \div_ux|q[27]~88 (
// Equation(s):
// \div_ux|q[27]~88_combout  = (\div_ux|q[26]~87  & (\div_ux|q1 [26] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[26]~87  & ((\div_ux|q1 [26] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[27]~89  = CARRY((\div_ux|q1 [26] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[26]~87 ))

	.dataa(\div_ux|q1 [26]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[26]~87 ),
	.combout(\div_ux|q[27]~88_combout ),
	.cout(\div_ux|q[27]~89 ));
// synopsys translate_off
defparam \div_ux|q[27]~88 .lut_mask = 16'h969F;
defparam \div_ux|q[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N23
dffeas \div_ux|q[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[27] .is_wysiwyg = "true";
defparam \div_ux|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N13
dffeas \ux_reg|d_out[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [27]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[27] .is_wysiwyg = "true";
defparam \ux_reg|d_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N12
cycloneive_lcell_comb \ux_mem_mux|Dout[27]~27 (
// Equation(s):
// \ux_mem_mux|Dout[27]~27_combout  = (\ux_reg|d_out [27] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [27]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[27]~27 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N24
cycloneive_lcell_comb \div_ux|q[28]~90 (
// Equation(s):
// \div_ux|q[28]~90_combout  = (\div_ux|q[27]~89  & ((\pux_reg|d_out [31] $ (\div_ux|q1 [27])))) # (!\div_ux|q[27]~89  & (\pux_reg|d_out [31] $ (\div_ux|q1 [27] $ (VCC))))
// \div_ux|q[28]~91  = CARRY((!\div_ux|q[27]~89  & (\pux_reg|d_out [31] $ (\div_ux|q1 [27]))))

	.dataa(\pux_reg|d_out [31]),
	.datab(\div_ux|q1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[27]~89 ),
	.combout(\div_ux|q[28]~90_combout ),
	.cout(\div_ux|q[28]~91 ));
// synopsys translate_off
defparam \div_ux|q[28]~90 .lut_mask = 16'h6906;
defparam \div_ux|q[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N25
dffeas \div_ux|q[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[28] .is_wysiwyg = "true";
defparam \div_ux|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N11
dffeas \ux_reg|d_out[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [28]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[28] .is_wysiwyg = "true";
defparam \ux_reg|d_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N10
cycloneive_lcell_comb \ux_mem_mux|Dout[28]~28 (
// Equation(s):
// \ux_mem_mux|Dout[28]~28_combout  = (\ux_reg|d_out [28] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\ux_reg|d_out [28]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[28]~28 .lut_mask = 16'hC0F0;
defparam \ux_mem_mux|Dout[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N26
cycloneive_lcell_comb \div_ux|q[29]~92 (
// Equation(s):
// \div_ux|q[29]~92_combout  = (\div_ux|q[28]~91  & (\div_ux|q1 [28] $ ((!\pux_reg|d_out [31])))) # (!\div_ux|q[28]~91  & ((\div_ux|q1 [28] $ (\pux_reg|d_out [31])) # (GND)))
// \div_ux|q[29]~93  = CARRY((\div_ux|q1 [28] $ (!\pux_reg|d_out [31])) # (!\div_ux|q[28]~91 ))

	.dataa(\div_ux|q1 [28]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[28]~91 ),
	.combout(\div_ux|q[29]~92_combout ),
	.cout(\div_ux|q[29]~93 ));
// synopsys translate_off
defparam \div_ux|q[29]~92 .lut_mask = 16'h969F;
defparam \div_ux|q[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N27
dffeas \div_ux|q[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[29] .is_wysiwyg = "true";
defparam \div_ux|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N27
dffeas \ux_reg|d_out[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [29]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[29] .is_wysiwyg = "true";
defparam \ux_reg|d_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N26
cycloneive_lcell_comb \ux_mem_mux|Dout[29]~29 (
// Equation(s):
// \ux_mem_mux|Dout[29]~29_combout  = (\ux_reg|d_out [29] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [29]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[29]~29 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N28
cycloneive_lcell_comb \div_ux|q[30]~94 (
// Equation(s):
// \div_ux|q[30]~94_combout  = (\div_ux|q[29]~93  & ((\div_ux|q1 [29] $ (\pux_reg|d_out [31])))) # (!\div_ux|q[29]~93  & (\div_ux|q1 [29] $ (\pux_reg|d_out [31] $ (VCC))))
// \div_ux|q[30]~95  = CARRY((!\div_ux|q[29]~93  & (\div_ux|q1 [29] $ (\pux_reg|d_out [31]))))

	.dataa(\div_ux|q1 [29]),
	.datab(\pux_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_ux|q[29]~93 ),
	.combout(\div_ux|q[30]~94_combout ),
	.cout(\div_ux|q[30]~95 ));
// synopsys translate_off
defparam \div_ux|q[30]~94 .lut_mask = 16'h6906;
defparam \div_ux|q[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N29
dffeas \div_ux|q[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[30] .is_wysiwyg = "true";
defparam \div_ux|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N25
dffeas \ux_reg|d_out[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [30]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[30] .is_wysiwyg = "true";
defparam \ux_reg|d_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N24
cycloneive_lcell_comb \ux_mem_mux|Dout[30]~30 (
// Equation(s):
// \ux_mem_mux|Dout[30]~30_combout  = (\ux_reg|d_out [30] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [30]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[30]~30 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y45_N30
cycloneive_lcell_comb \div_ux|q[31]~96 (
// Equation(s):
// \div_ux|q[31]~96_combout  = \div_ux|q1 [30] $ (\div_ux|q[30]~95  $ (\pux_reg|d_out [31]))

	.dataa(\div_ux|q1 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pux_reg|d_out [31]),
	.cin(\div_ux|q[30]~95 ),
	.combout(\div_ux|q[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \div_ux|q[31]~96 .lut_mask = 16'hA55A;
defparam \div_ux|q[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y45_N31
dffeas \div_ux|q[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_ux|q[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_ux|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_ux|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_ux|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_ux|q[31] .is_wysiwyg = "true";
defparam \div_ux|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y48_N23
dffeas \ux_reg|d_out[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_ux|q [31]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_reg|d_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_reg|d_out[31] .is_wysiwyg = "true";
defparam \ux_reg|d_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N22
cycloneive_lcell_comb \ux_mem_mux|Dout[31]~31 (
// Equation(s):
// \ux_mem_mux|Dout[31]~31_combout  = (\ux_reg|d_out [31] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\ux_reg|d_out [31]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_mem_mux|Dout[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ux_mem_mux|Dout[31]~31 .lut_mask = 16'hF030;
defparam \ux_mem_mux|Dout[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y44_N14
cycloneive_lcell_comb \div_uy|Add3~0 (
// Equation(s):
// \div_uy|Add3~0_combout  = \puy_reg|d_out [31] $ (((\div_uy|ac [32]) # ((!\div_uy|LessThan2~4_combout  & !\div_uy|LessThan2~56_combout ))))

	.dataa(\div_uy|ac [32]),
	.datab(\div_uy|LessThan2~4_combout ),
	.datac(\puy_reg|d_out [31]),
	.datad(\div_uy|LessThan2~56_combout ),
	.cin(gnd),
	.combout(\div_uy|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|Add3~0 .lut_mask = 16'h5A4B;
defparam \div_uy|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N0
cycloneive_lcell_comb \div_uy|q[0]~32 (
// Equation(s):
// \div_uy|q[0]~32_combout  = (\div_uy|Add3~0_combout  & (\puy_reg|d_out [31] $ (VCC))) # (!\div_uy|Add3~0_combout  & (\puy_reg|d_out [31] & VCC))
// \div_uy|q[0]~33  = CARRY((\div_uy|Add3~0_combout  & \puy_reg|d_out [31]))

	.dataa(\div_uy|Add3~0_combout ),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_uy|q[0]~32_combout ),
	.cout(\div_uy|q[0]~33 ));
// synopsys translate_off
defparam \div_uy|q[0]~32 .lut_mask = 16'h6688;
defparam \div_uy|q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N2
cycloneive_lcell_comb \div_uy|q[0]~35 (
// Equation(s):
// \div_uy|q[0]~35_combout  = (\div_uy|busy~q  & (!\fsm|State.CALC_MOMENT_3~q  & !\div_uy|q[0]~34_combout ))

	.dataa(\div_uy|busy~q ),
	.datab(gnd),
	.datac(\fsm|State.CALC_MOMENT_3~q ),
	.datad(\div_uy|q[0]~34_combout ),
	.cin(gnd),
	.combout(\div_uy|q[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q[0]~35 .lut_mask = 16'h000A;
defparam \div_uy|q[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y44_N1
dffeas \div_uy|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[0] .is_wysiwyg = "true";
defparam \div_uy|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N28
cycloneive_lcell_comb \uy_reg|d_out[0]~feeder (
// Equation(s):
// \uy_reg|d_out[0]~feeder_combout  = \div_uy|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [0]),
	.cin(gnd),
	.combout(\uy_reg|d_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[0]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N29
dffeas \uy_reg|d_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[0] .is_wysiwyg = "true";
defparam \uy_reg|d_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N18
cycloneive_lcell_comb \uy_mem_mux|Dout[0]~0 (
// Equation(s):
// \uy_mem_mux|Dout[0]~0_combout  = (\uy_reg|d_out [0] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\uy_reg|d_out [0]),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[0]~0 .lut_mask = 16'h88CC;
defparam \uy_mem_mux|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N2
cycloneive_lcell_comb \div_uy|q[1]~36 (
// Equation(s):
// \div_uy|q[1]~36_combout  = (\div_uy|q[0]~33  & (\div_uy|q1 [0] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[0]~33  & ((\div_uy|q1 [0] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[1]~37  = CARRY((\div_uy|q1 [0] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[0]~33 ))

	.dataa(\div_uy|q1 [0]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[0]~33 ),
	.combout(\div_uy|q[1]~36_combout ),
	.cout(\div_uy|q[1]~37 ));
// synopsys translate_off
defparam \div_uy|q[1]~36 .lut_mask = 16'h969F;
defparam \div_uy|q[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N3
dffeas \div_uy|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[1] .is_wysiwyg = "true";
defparam \div_uy|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N21
dffeas \uy_reg|d_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [1]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[1] .is_wysiwyg = "true";
defparam \uy_reg|d_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N20
cycloneive_lcell_comb \uy_mem_mux|Dout[1]~1 (
// Equation(s):
// \uy_mem_mux|Dout[1]~1_combout  = (\uy_reg|d_out [1] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [1]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[1]~1 .lut_mask = 16'hA0F0;
defparam \uy_mem_mux|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N4
cycloneive_lcell_comb \div_uy|q[2]~38 (
// Equation(s):
// \div_uy|q[2]~38_combout  = (\div_uy|q[1]~37  & ((\div_uy|q1 [1] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[1]~37  & (\div_uy|q1 [1] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[2]~39  = CARRY((!\div_uy|q[1]~37  & (\div_uy|q1 [1] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [1]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[1]~37 ),
	.combout(\div_uy|q[2]~38_combout ),
	.cout(\div_uy|q[2]~39 ));
// synopsys translate_off
defparam \div_uy|q[2]~38 .lut_mask = 16'h6906;
defparam \div_uy|q[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N5
dffeas \div_uy|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[2] .is_wysiwyg = "true";
defparam \div_uy|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N31
dffeas \uy_reg|d_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [2]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[2] .is_wysiwyg = "true";
defparam \uy_reg|d_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N30
cycloneive_lcell_comb \uy_mem_mux|Dout[2]~2 (
// Equation(s):
// \uy_mem_mux|Dout[2]~2_combout  = (\uy_reg|d_out [2] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\uy_reg|d_out [2]),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[2]~2 .lut_mask = 16'hAA22;
defparam \uy_mem_mux|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N6
cycloneive_lcell_comb \div_uy|q[3]~40 (
// Equation(s):
// \div_uy|q[3]~40_combout  = (\div_uy|q[2]~39  & (\div_uy|q1 [2] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[2]~39  & ((\div_uy|q1 [2] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[3]~41  = CARRY((\div_uy|q1 [2] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[2]~39 ))

	.dataa(\div_uy|q1 [2]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[2]~39 ),
	.combout(\div_uy|q[3]~40_combout ),
	.cout(\div_uy|q[3]~41 ));
// synopsys translate_off
defparam \div_uy|q[3]~40 .lut_mask = 16'h969F;
defparam \div_uy|q[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N7
dffeas \div_uy|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[3] .is_wysiwyg = "true";
defparam \div_uy|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N13
dffeas \uy_reg|d_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [3]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[3] .is_wysiwyg = "true";
defparam \uy_reg|d_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N12
cycloneive_lcell_comb \uy_mem_mux|Dout[3]~3 (
// Equation(s):
// \uy_mem_mux|Dout[3]~3_combout  = (\uy_reg|d_out [3] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [3]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[3]~3 .lut_mask = 16'hF050;
defparam \uy_mem_mux|Dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fsm|WE_ux_mem~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\fsm|WE_ux_mem~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uy_mem_mux|Dout[3]~3_combout ,\uy_mem_mux|Dout[2]~2_combout ,\uy_mem_mux|Dout[1]~1_combout ,\uy_mem_mux|Dout[0]~0_combout ,\ux_mem_mux|Dout[31]~31_combout ,\ux_mem_mux|Dout[30]~30_combout ,\ux_mem_mux|Dout[29]~29_combout ,\ux_mem_mux|Dout[28]~28_combout ,
\ux_mem_mux|Dout[27]~27_combout ,\ux_mem_mux|Dout[26]~26_combout ,\ux_mem_mux|Dout[25]~25_combout ,\ux_mem_mux|Dout[24]~24_combout ,\ux_mem_mux|Dout[23]~23_combout ,\ux_mem_mux|Dout[22]~22_combout ,\ux_mem_mux|Dout[21]~21_combout ,\ux_mem_mux|Dout[20]~20_combout ,
\ux_mem_mux|Dout[19]~19_combout ,\ux_mem_mux|Dout[18]~18_combout ,\ux_mem_mux|Dout[17]~17_combout ,\ux_mem_mux|Dout[16]~16_combout ,\ux_mem_mux|Dout[15]~15_combout ,\ux_mem_mux|Dout[14]~14_combout ,\ux_mem_mux|Dout[13]~13_combout ,\ux_mem_mux|Dout[12]~12_combout ,
\ux_mem_mux|Dout[11]~11_combout ,\ux_mem_mux|Dout[10]~10_combout ,\ux_mem_mux|Dout[9]~9_combout ,\ux_mem_mux|Dout[8]~8_combout ,\ux_mem_mux|Dout[7]~7_combout ,\ux_mem_mux|Dout[6]~6_combout ,\ux_mem_mux|Dout[5]~5_combout ,\ux_mem_mux|Dout[4]~4_combout ,
\ux_mem_mux|Dout[3]~3_combout ,\ux_mem_mux|Dout[2]~2_combout ,\ux_mem_mux|Dout[1]~1_combout ,\ux_mem_mux|Dout[0]~0_combout }),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ux_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "moment_ram:ux_ram|altsyncram:mem_rtl_0|altsyncram_jvd1:auto_generated|ALTSYNCRAM";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ux_ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N8
cycloneive_lcell_comb \ux_ram|mem~102 (
// Equation(s):
// \ux_ram|mem~102_combout  = (\p_ram|mem~80_combout  & (\p_ram|mem~79_combout  & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q ))))

	.dataa(\p_ram|mem~80_combout ),
	.datab(\fsm|State.START~q ),
	.datac(\p_ram|mem~79_combout ),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\ux_ram|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~102 .lut_mask = 16'hA020;
defparam \ux_ram|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N31
dffeas \ux_ram|mem~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~1 .is_wysiwyg = "true";
defparam \ux_ram|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N0
cycloneive_lcell_comb \ux_ram|mem~0feeder (
// Equation(s):
// \ux_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ux_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \ux_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N1
dffeas \ux_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~0 .is_wysiwyg = "true";
defparam \ux_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N30
cycloneive_lcell_comb \ux_ram|mem~33 (
// Equation(s):
// \ux_ram|mem~33_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~1_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(\ux_ram|mem~1_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~33 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N11
dffeas \ux_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~4_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N16
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[7]~feeder_combout  = \init_counter|count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [3]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N17
dffeas \ux_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y47_N9
dffeas \ux_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N18
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[5]~feeder_combout  = \init_counter|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N19
dffeas \ux_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N8
cycloneive_lcell_comb \ux_ram|mem~35 (
// Equation(s):
// \ux_ram|mem~35_combout  = (\ux_ram|mem_rtl_0_bypass [8] & (\ux_ram|mem_rtl_0_bypass [7] & (\ux_ram|mem_rtl_0_bypass [6] $ (!\ux_ram|mem_rtl_0_bypass [5])))) # (!\ux_ram|mem_rtl_0_bypass [8] & (!\ux_ram|mem_rtl_0_bypass [7] & (\ux_ram|mem_rtl_0_bypass [6] 
// $ (!\ux_ram|mem_rtl_0_bypass [5]))))

	.dataa(\ux_ram|mem_rtl_0_bypass [8]),
	.datab(\ux_ram|mem_rtl_0_bypass [7]),
	.datac(\ux_ram|mem_rtl_0_bypass [6]),
	.datad(\ux_ram|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\ux_ram|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~35 .lut_mask = 16'h9009;
defparam \ux_ram|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N30
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[2]~0_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \ux_ram|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N31
dffeas \ux_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N14
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[3]~feeder_combout  = \init_counter|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [1]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N15
dffeas \ux_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y47_N29
dffeas \ux_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y47_N13
dffeas \ux_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N28
cycloneive_lcell_comb \ux_ram|mem~34 (
// Equation(s):
// \ux_ram|mem~34_combout  = (\ux_ram|mem_rtl_0_bypass [2] & (\ux_ram|mem_rtl_0_bypass [1] & (\ux_ram|mem_rtl_0_bypass [3] $ (!\ux_ram|mem_rtl_0_bypass [4])))) # (!\ux_ram|mem_rtl_0_bypass [2] & (!\ux_ram|mem_rtl_0_bypass [1] & (\ux_ram|mem_rtl_0_bypass [3] 
// $ (!\ux_ram|mem_rtl_0_bypass [4]))))

	.dataa(\ux_ram|mem_rtl_0_bypass [2]),
	.datab(\ux_ram|mem_rtl_0_bypass [3]),
	.datac(\ux_ram|mem_rtl_0_bypass [4]),
	.datad(\ux_ram|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\ux_ram|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~34 .lut_mask = 16'h8241;
defparam \ux_ram|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N4
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[11]~feeder_combout  = \init_counter|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [5]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N5
dffeas \ux_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N28
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[12]~feeder_combout  = \init_counter|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N29
dffeas \ux_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y47_N27
dffeas \ux_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y47_N3
dffeas \ux_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N26
cycloneive_lcell_comb \ux_ram|mem~36 (
// Equation(s):
// \ux_ram|mem~36_combout  = (\ux_ram|mem_rtl_0_bypass [11] & (\ux_ram|mem_rtl_0_bypass [12] & (\ux_ram|mem_rtl_0_bypass [10] $ (!\ux_ram|mem_rtl_0_bypass [9])))) # (!\ux_ram|mem_rtl_0_bypass [11] & (!\ux_ram|mem_rtl_0_bypass [12] & (\ux_ram|mem_rtl_0_bypass 
// [10] $ (!\ux_ram|mem_rtl_0_bypass [9]))))

	.dataa(\ux_ram|mem_rtl_0_bypass [11]),
	.datab(\ux_ram|mem_rtl_0_bypass [12]),
	.datac(\ux_ram|mem_rtl_0_bypass [10]),
	.datad(\ux_ram|mem_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\ux_ram|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~36 .lut_mask = 16'h9009;
defparam \ux_ram|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N23
dffeas \ux_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N24
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N25
dffeas \ux_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y47_N1
dffeas \ux_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N10
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[13]~feeder_combout  = \init_counter|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [6]),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N11
dffeas \ux_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N0
cycloneive_lcell_comb \ux_ram|mem~37 (
// Equation(s):
// \ux_ram|mem~37_combout  = (\ux_ram|mem_rtl_0_bypass [16] & (\ux_ram|mem_rtl_0_bypass [15] & (\ux_ram|mem_rtl_0_bypass [14] $ (!\ux_ram|mem_rtl_0_bypass [13])))) # (!\ux_ram|mem_rtl_0_bypass [16] & (!\ux_ram|mem_rtl_0_bypass [15] & 
// (\ux_ram|mem_rtl_0_bypass [14] $ (!\ux_ram|mem_rtl_0_bypass [13]))))

	.dataa(\ux_ram|mem_rtl_0_bypass [16]),
	.datab(\ux_ram|mem_rtl_0_bypass [15]),
	.datac(\ux_ram|mem_rtl_0_bypass [14]),
	.datad(\ux_ram|mem_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\ux_ram|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~37 .lut_mask = 16'h9009;
defparam \ux_ram|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N18
cycloneive_lcell_comb \ux_ram|mem~38 (
// Equation(s):
// \ux_ram|mem~38_combout  = (\ux_ram|mem~35_combout  & (\ux_ram|mem~34_combout  & (\ux_ram|mem~36_combout  & \ux_ram|mem~37_combout )))

	.dataa(\ux_ram|mem~35_combout ),
	.datab(\ux_ram|mem~34_combout ),
	.datac(\ux_ram|mem~36_combout ),
	.datad(\ux_ram|mem~37_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~38 .lut_mask = 16'h8000;
defparam \ux_ram|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N13
dffeas \ux_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N0
cycloneive_lcell_comb \ux_ram|mem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \ux_ram|mem_rtl_0_bypass[0]~feeder_combout  = \fsm|WE_ux_mem~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fsm|WE_ux_mem~combout ),
	.cin(gnd),
	.combout(\ux_ram|mem_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \ux_ram|mem_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y48_N1
dffeas \ux_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ux_ram|mem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N12
cycloneive_lcell_comb \ux_ram|mem~39 (
// Equation(s):
// \ux_ram|mem~39_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [17]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~33_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~33_combout ))

	.dataa(\ux_ram|mem~33_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [17]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~39 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N11
dffeas \ux_ram|mem~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~2 .is_wysiwyg = "true";
defparam \ux_ram|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N10
cycloneive_lcell_comb \ux_ram|mem~40 (
// Equation(s):
// \ux_ram|mem~40_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~2_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\ux_ram|mem~2_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~40 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N29
dffeas \ux_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N28
cycloneive_lcell_comb \ux_ram|mem~41 (
// Equation(s):
// \ux_ram|mem~41_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [18]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~40_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~40_combout ))

	.dataa(\ux_ram|mem~40_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [18]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~41 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N7
dffeas \ux_ram|mem~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~3 .is_wysiwyg = "true";
defparam \ux_ram|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N6
cycloneive_lcell_comb \ux_ram|mem~42 (
// Equation(s):
// \ux_ram|mem~42_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~3_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\ux_ram|mem~3_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~42 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N5
dffeas \ux_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N4
cycloneive_lcell_comb \ux_ram|mem~43 (
// Equation(s):
// \ux_ram|mem~43_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [19]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~42_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~42_combout ))

	.dataa(\ux_ram|mem~42_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [19]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~43 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N27
dffeas \ux_ram|mem~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~4 .is_wysiwyg = "true";
defparam \ux_ram|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N26
cycloneive_lcell_comb \ux_ram|mem~44 (
// Equation(s):
// \ux_ram|mem~44_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a3 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~4_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\ux_ram|mem~4_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~44 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N21
dffeas \ux_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N20
cycloneive_lcell_comb \ux_ram|mem~45 (
// Equation(s):
// \ux_ram|mem~45_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [20]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~44_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~44_combout ))

	.dataa(\ux_ram|mem~44_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [20]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~45 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N19
dffeas \ux_ram|mem~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~5 .is_wysiwyg = "true";
defparam \ux_ram|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N18
cycloneive_lcell_comb \ux_ram|mem~46 (
// Equation(s):
// \ux_ram|mem~46_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a4 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~5_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\ux_ram|mem~5_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~46 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N9
dffeas \ux_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N8
cycloneive_lcell_comb \ux_ram|mem~47 (
// Equation(s):
// \ux_ram|mem~47_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [21]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~46_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~46_combout ))

	.dataa(\ux_ram|mem~46_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [21]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~47 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N5
dffeas \ux_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N3
dffeas \ux_ram|mem~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~6 .is_wysiwyg = "true";
defparam \ux_ram|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N2
cycloneive_lcell_comb \ux_ram|mem~48 (
// Equation(s):
// \ux_ram|mem~48_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~6_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(\ux_ram|mem~6_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~48 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N4
cycloneive_lcell_comb \ux_ram|mem~49 (
// Equation(s):
// \ux_ram|mem~49_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [22])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~48_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~48_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [22]),
	.datad(\ux_ram|mem~48_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~49 .lut_mask = 16'hF780;
defparam \ux_ram|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N15
dffeas \ux_ram|mem~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~7 .is_wysiwyg = "true";
defparam \ux_ram|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N14
cycloneive_lcell_comb \ux_ram|mem~50 (
// Equation(s):
// \ux_ram|mem~50_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~7_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\ux_ram|mem~7_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~50 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N17
dffeas \ux_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N16
cycloneive_lcell_comb \ux_ram|mem~51 (
// Equation(s):
// \ux_ram|mem~51_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [23]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~50_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~50_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~50_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [23]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~51 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N29
dffeas \ux_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N7
dffeas \ux_ram|mem~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~8 .is_wysiwyg = "true";
defparam \ux_ram|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N6
cycloneive_lcell_comb \ux_ram|mem~52 (
// Equation(s):
// \ux_ram|mem~52_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a7 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~8_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\ux_ram|mem~8_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~52 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N28
cycloneive_lcell_comb \ux_ram|mem~53 (
// Equation(s):
// \ux_ram|mem~53_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [24])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~52_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~52_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [24]),
	.datad(\ux_ram|mem~52_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~53 .lut_mask = 16'hF780;
defparam \ux_ram|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N21
dffeas \ux_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N11
dffeas \ux_ram|mem~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~9 .is_wysiwyg = "true";
defparam \ux_ram|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N10
cycloneive_lcell_comb \ux_ram|mem~54 (
// Equation(s):
// \ux_ram|mem~54_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a8 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~9_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(\ux_ram|mem~9_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~54 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N20
cycloneive_lcell_comb \ux_ram|mem~55 (
// Equation(s):
// \ux_ram|mem~55_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [25])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~54_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~54_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [25]),
	.datad(\ux_ram|mem~54_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~55 .lut_mask = 16'hF780;
defparam \ux_ram|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N25
dffeas \ux_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N19
dffeas \ux_ram|mem~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~10 .is_wysiwyg = "true";
defparam \ux_ram|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N18
cycloneive_lcell_comb \ux_ram|mem~56 (
// Equation(s):
// \ux_ram|mem~56_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a9 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~10_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\ux_ram|mem~10_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~56 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N24
cycloneive_lcell_comb \ux_ram|mem~57 (
// Equation(s):
// \ux_ram|mem~57_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [26])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~56_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~56_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [26]),
	.datad(\ux_ram|mem~56_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~57 .lut_mask = 16'hF780;
defparam \ux_ram|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N1
dffeas \ux_ram|mem~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~11 .is_wysiwyg = "true";
defparam \ux_ram|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N0
cycloneive_lcell_comb \ux_ram|mem~58 (
// Equation(s):
// \ux_ram|mem~58_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a10 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~11_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(\ux_ram|mem~11_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~58 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y48_N5
dffeas \ux_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y48_N4
cycloneive_lcell_comb \ux_ram|mem~59 (
// Equation(s):
// \ux_ram|mem~59_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [27]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~58_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~58_combout ))

	.dataa(\ux_ram|mem~58_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [27]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~59 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N23
dffeas \ux_ram|mem~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~12 .is_wysiwyg = "true";
defparam \ux_ram|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N22
cycloneive_lcell_comb \ux_ram|mem~60 (
// Equation(s):
// \ux_ram|mem~60_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a11 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~12_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\ux_ram|mem~12_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~60 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N13
dffeas \ux_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N12
cycloneive_lcell_comb \ux_ram|mem~61 (
// Equation(s):
// \ux_ram|mem~61_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [28]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~60_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~60_combout ))

	.dataa(\ux_ram|mem~60_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [28]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~61 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N29
dffeas \ux_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N7
dffeas \ux_ram|mem~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~13 .is_wysiwyg = "true";
defparam \ux_ram|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N6
cycloneive_lcell_comb \ux_ram|mem~62 (
// Equation(s):
// \ux_ram|mem~62_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a12 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~13_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\ux_ram|mem~13_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~62 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N28
cycloneive_lcell_comb \ux_ram|mem~63 (
// Equation(s):
// \ux_ram|mem~63_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [29])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~62_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~62_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [29]),
	.datad(\ux_ram|mem~62_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~63 .lut_mask = 16'hF780;
defparam \ux_ram|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N21
dffeas \ux_ram|mem~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~14 .is_wysiwyg = "true";
defparam \ux_ram|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N20
cycloneive_lcell_comb \ux_ram|mem~64 (
// Equation(s):
// \ux_ram|mem~64_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a13 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~14_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\ux_ram|mem~14_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~64 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N23
dffeas \ux_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N22
cycloneive_lcell_comb \ux_ram|mem~65 (
// Equation(s):
// \ux_ram|mem~65_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [30]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~64_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~64_combout ))

	.dataa(\ux_ram|mem~64_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [30]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~65 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N19
dffeas \ux_ram|mem~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~15 .is_wysiwyg = "true";
defparam \ux_ram|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N18
cycloneive_lcell_comb \ux_ram|mem~66 (
// Equation(s):
// \ux_ram|mem~66_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a14 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~15_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\ux_ram|mem~15_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~66 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N13
dffeas \ux_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N12
cycloneive_lcell_comb \ux_ram|mem~67 (
// Equation(s):
// \ux_ram|mem~67_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [31]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~66_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~66_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~66_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [31]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~67 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N17
dffeas \ux_ram|mem~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~16 .is_wysiwyg = "true";
defparam \ux_ram|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N16
cycloneive_lcell_comb \ux_ram|mem~68 (
// Equation(s):
// \ux_ram|mem~68_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a15 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~16_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\ux_ram|mem~16_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~68 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N11
dffeas \ux_ram|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N10
cycloneive_lcell_comb \ux_ram|mem~69 (
// Equation(s):
// \ux_ram|mem~69_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [32]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~68_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~68_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~68_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [32]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~69 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N15
dffeas \ux_ram|mem~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~17 .is_wysiwyg = "true";
defparam \ux_ram|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N14
cycloneive_lcell_comb \ux_ram|mem~70 (
// Equation(s):
// \ux_ram|mem~70_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a16 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~17_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(\ux_ram|mem~17_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~70 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N5
dffeas \ux_ram|mem_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N4
cycloneive_lcell_comb \ux_ram|mem~71 (
// Equation(s):
// \ux_ram|mem~71_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [33]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~70_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~70_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~70_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [33]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~71 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N11
dffeas \ux_ram|mem~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~18 .is_wysiwyg = "true";
defparam \ux_ram|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N10
cycloneive_lcell_comb \ux_ram|mem~72 (
// Equation(s):
// \ux_ram|mem~72_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a17 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~18_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\ux_ram|mem~18_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~72 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N25
dffeas \ux_ram|mem_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N24
cycloneive_lcell_comb \ux_ram|mem~73 (
// Equation(s):
// \ux_ram|mem~73_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [34]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~72_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~72_combout ))

	.dataa(\ux_ram|mem~72_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [34]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~73 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N13
dffeas \ux_ram|mem~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~19 .is_wysiwyg = "true";
defparam \ux_ram|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N12
cycloneive_lcell_comb \ux_ram|mem~74 (
// Equation(s):
// \ux_ram|mem~74_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a18 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~19_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(gnd),
	.datac(\ux_ram|mem~19_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~74 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N19
dffeas \ux_ram|mem_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N18
cycloneive_lcell_comb \ux_ram|mem~75 (
// Equation(s):
// \ux_ram|mem~75_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [35]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~74_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~74_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~74_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [35]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~75 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N31
dffeas \ux_ram|mem~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~20 .is_wysiwyg = "true";
defparam \ux_ram|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N30
cycloneive_lcell_comb \ux_ram|mem~76 (
// Equation(s):
// \ux_ram|mem~76_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a19 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~20_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\ux_ram|mem~20_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~76 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N25
dffeas \ux_ram|mem_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N24
cycloneive_lcell_comb \ux_ram|mem~77 (
// Equation(s):
// \ux_ram|mem~77_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [36]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~76_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~76_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~76_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [36]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~77 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N25
dffeas \ux_ram|mem~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~21 .is_wysiwyg = "true";
defparam \ux_ram|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N24
cycloneive_lcell_comb \ux_ram|mem~78 (
// Equation(s):
// \ux_ram|mem~78_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a20 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~21_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\ux_ram|mem~21_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~78 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N15
dffeas \ux_ram|mem_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N14
cycloneive_lcell_comb \ux_ram|mem~79 (
// Equation(s):
// \ux_ram|mem~79_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [37]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~78_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~78_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~78_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [37]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~79 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N23
dffeas \ux_ram|mem~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~22 .is_wysiwyg = "true";
defparam \ux_ram|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N22
cycloneive_lcell_comb \ux_ram|mem~80 (
// Equation(s):
// \ux_ram|mem~80_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a21 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~22_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\ux_ram|mem~22_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~80 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y47_N25
dffeas \ux_ram|mem_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N24
cycloneive_lcell_comb \ux_ram|mem~81 (
// Equation(s):
// \ux_ram|mem~81_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem_rtl_0_bypass [38]))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~80_combout )))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~80_combout ))

	.dataa(\ux_ram|mem~80_combout ),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [38]),
	.datad(\ux_ram|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\ux_ram|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~81 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N27
dffeas \ux_ram|mem~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~23 .is_wysiwyg = "true";
defparam \ux_ram|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N26
cycloneive_lcell_comb \ux_ram|mem~82 (
// Equation(s):
// \ux_ram|mem~82_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a22 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~23_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(\ux_ram|mem~23_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~82 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N17
dffeas \ux_ram|mem_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N16
cycloneive_lcell_comb \ux_ram|mem~83 (
// Equation(s):
// \ux_ram|mem~83_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [39]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~82_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~82_combout ))

	.dataa(\ux_ram|mem~82_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [39]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~83 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N27
dffeas \ux_ram|mem~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~24 .is_wysiwyg = "true";
defparam \ux_ram|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N26
cycloneive_lcell_comb \ux_ram|mem~84 (
// Equation(s):
// \ux_ram|mem~84_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a23 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~24_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\ux_ram|mem~24_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~84 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N21
dffeas \ux_ram|mem_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N20
cycloneive_lcell_comb \ux_ram|mem~85 (
// Equation(s):
// \ux_ram|mem~85_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [40]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~84_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~84_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~84_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [40]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~85 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N13
dffeas \ux_ram|mem_rtl_0_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N3
dffeas \ux_ram|mem~25 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~25 .is_wysiwyg = "true";
defparam \ux_ram|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N2
cycloneive_lcell_comb \ux_ram|mem~86 (
// Equation(s):
// \ux_ram|mem~86_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a24 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~25_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\ux_ram|mem~25_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~86 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N12
cycloneive_lcell_comb \ux_ram|mem~87 (
// Equation(s):
// \ux_ram|mem~87_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem_rtl_0_bypass [41])) # (!\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~86_combout ))))) # (!\ux_ram|mem~38_combout  & (((\ux_ram|mem~86_combout ))))

	.dataa(\ux_ram|mem~38_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [41]),
	.datad(\ux_ram|mem~86_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~87 .lut_mask = 16'hF780;
defparam \ux_ram|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N23
dffeas \ux_ram|mem~26 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~26 .is_wysiwyg = "true";
defparam \ux_ram|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N22
cycloneive_lcell_comb \ux_ram|mem~88 (
// Equation(s):
// \ux_ram|mem~88_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a25 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~26_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(\ux_ram|mem~26_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~88 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N21
dffeas \ux_ram|mem_rtl_0_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N20
cycloneive_lcell_comb \ux_ram|mem~89 (
// Equation(s):
// \ux_ram|mem~89_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [42]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~88_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~88_combout ))

	.dataa(\ux_ram|mem~88_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [42]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~89 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N9
dffeas \ux_ram|mem_rtl_0_bypass[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N19
dffeas \ux_ram|mem~27 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~27 .is_wysiwyg = "true";
defparam \ux_ram|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N18
cycloneive_lcell_comb \ux_ram|mem~90 (
// Equation(s):
// \ux_ram|mem~90_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a26 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~27_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(gnd),
	.datac(\ux_ram|mem~27_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~90 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N8
cycloneive_lcell_comb \ux_ram|mem~91 (
// Equation(s):
// \ux_ram|mem~91_combout  = (\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem_rtl_0_bypass [43])) # (!\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~90_combout ))))) # (!\ux_ram|mem~38_combout  & (((\ux_ram|mem~90_combout ))))

	.dataa(\ux_ram|mem~38_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [43]),
	.datad(\ux_ram|mem~90_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~91 .lut_mask = 16'hF780;
defparam \ux_ram|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N11
dffeas \ux_ram|mem~28 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~28 .is_wysiwyg = "true";
defparam \ux_ram|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N10
cycloneive_lcell_comb \ux_ram|mem~92 (
// Equation(s):
// \ux_ram|mem~92_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a27 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~28_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\ux_ram|mem~28_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~92 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N25
dffeas \ux_ram|mem_rtl_0_bypass[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N24
cycloneive_lcell_comb \ux_ram|mem~93 (
// Equation(s):
// \ux_ram|mem~93_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [44]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~92_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~92_combout ))

	.dataa(\ux_ram|mem~92_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [44]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~93 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N31
dffeas \ux_ram|mem_rtl_0_bypass[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N5
dffeas \ux_ram|mem~29 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~29 .is_wysiwyg = "true";
defparam \ux_ram|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N4
cycloneive_lcell_comb \ux_ram|mem~94 (
// Equation(s):
// \ux_ram|mem~94_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a28 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~29_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(\ux_ram|mem~29_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~94 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N30
cycloneive_lcell_comb \ux_ram|mem~95 (
// Equation(s):
// \ux_ram|mem~95_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & (\ux_ram|mem_rtl_0_bypass [45])) # (!\ux_ram|mem~38_combout  & ((\ux_ram|mem~94_combout ))))) # (!\ux_ram|mem_rtl_0_bypass [0] & (((\ux_ram|mem~94_combout ))))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~38_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [45]),
	.datad(\ux_ram|mem~94_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~95 .lut_mask = 16'hF780;
defparam \ux_ram|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N7
dffeas \ux_ram|mem~30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~30 .is_wysiwyg = "true";
defparam \ux_ram|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N6
cycloneive_lcell_comb \ux_ram|mem~96 (
// Equation(s):
// \ux_ram|mem~96_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a29 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~30_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\ux_ram|mem~30_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~96 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y48_N1
dffeas \ux_ram|mem_rtl_0_bypass[46] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y48_N0
cycloneive_lcell_comb \ux_ram|mem~97 (
// Equation(s):
// \ux_ram|mem~97_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [46]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~96_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~96_combout ))

	.dataa(\ux_ram|mem~96_combout ),
	.datab(\ux_ram|mem_rtl_0_bypass [0]),
	.datac(\ux_ram|mem_rtl_0_bypass [46]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~97 .lut_mask = 16'hE2AA;
defparam \ux_ram|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N3
dffeas \ux_ram|mem~31 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~31 .is_wysiwyg = "true";
defparam \ux_ram|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N2
cycloneive_lcell_comb \ux_ram|mem~98 (
// Equation(s):
// \ux_ram|mem~98_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a30 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~31_q )))

	.dataa(\ux_ram|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(gnd),
	.datac(\ux_ram|mem~31_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~98 .lut_mask = 16'hAAF0;
defparam \ux_ram|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N17
dffeas \ux_ram|mem_rtl_0_bypass[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N16
cycloneive_lcell_comb \ux_ram|mem~99 (
// Equation(s):
// \ux_ram|mem~99_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [47]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~98_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~98_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~98_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [47]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~99 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y48_N29
dffeas \ux_ram|mem~32 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem~32 .is_wysiwyg = "true";
defparam \ux_ram|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y48_N28
cycloneive_lcell_comb \ux_ram|mem~100 (
// Equation(s):
// \ux_ram|mem~100_combout  = (\ux_ram|mem~0_q  & (\ux_ram|mem_rtl_0|auto_generated|ram_block1a31 )) # (!\ux_ram|mem~0_q  & ((\ux_ram|mem~32_q )))

	.dataa(gnd),
	.datab(\ux_ram|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\ux_ram|mem~32_q ),
	.datad(\ux_ram|mem~0_q ),
	.cin(gnd),
	.combout(\ux_ram|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~100 .lut_mask = 16'hCCF0;
defparam \ux_ram|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N3
dffeas \ux_ram|mem_rtl_0_bypass[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ux_mem_mux|Dout[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ux_ram|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ux_ram|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \ux_ram|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N2
cycloneive_lcell_comb \ux_ram|mem~101 (
// Equation(s):
// \ux_ram|mem~101_combout  = (\ux_ram|mem_rtl_0_bypass [0] & ((\ux_ram|mem~38_combout  & ((\ux_ram|mem_rtl_0_bypass [48]))) # (!\ux_ram|mem~38_combout  & (\ux_ram|mem~100_combout )))) # (!\ux_ram|mem_rtl_0_bypass [0] & (\ux_ram|mem~100_combout ))

	.dataa(\ux_ram|mem_rtl_0_bypass [0]),
	.datab(\ux_ram|mem~100_combout ),
	.datac(\ux_ram|mem_rtl_0_bypass [48]),
	.datad(\ux_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\ux_ram|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \ux_ram|mem~101 .lut_mask = 16'hE4CC;
defparam \ux_ram|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N26
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[5]~feeder_combout  = \init_counter|count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [2]),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N27
dffeas \uy_ram|mem_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N18
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[8]~feeder_combout  = \init_counter|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~4_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N19
dffeas \uy_ram|mem_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N21
dffeas \uy_ram|mem_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~2_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N25
dffeas \uy_ram|mem_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N20
cycloneive_lcell_comb \uy_ram|mem~35 (
// Equation(s):
// \uy_ram|mem~35_combout  = (\uy_ram|mem_rtl_0_bypass [5] & (\uy_ram|mem_rtl_0_bypass [6] & (\uy_ram|mem_rtl_0_bypass [8] $ (!\uy_ram|mem_rtl_0_bypass [7])))) # (!\uy_ram|mem_rtl_0_bypass [5] & (!\uy_ram|mem_rtl_0_bypass [6] & (\uy_ram|mem_rtl_0_bypass [8] 
// $ (!\uy_ram|mem_rtl_0_bypass [7]))))

	.dataa(\uy_ram|mem_rtl_0_bypass [5]),
	.datab(\uy_ram|mem_rtl_0_bypass [8]),
	.datac(\uy_ram|mem_rtl_0_bypass [6]),
	.datad(\uy_ram|mem_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\uy_ram|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~35 .lut_mask = 16'h8421;
defparam \uy_ram|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N12
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[2]~0_combout  = !\init_counter|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_counter|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \uy_ram|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N13
dffeas \uy_ram|mem_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N0
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[3]~feeder_combout  = \init_counter|count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [1]),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y42_N1
dffeas \uy_ram|mem_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N23
dffeas \uy_ram|mem_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~0_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y42_N3
dffeas \uy_ram|mem_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N22
cycloneive_lcell_comb \uy_ram|mem~34 (
// Equation(s):
// \uy_ram|mem~34_combout  = (\uy_ram|mem_rtl_0_bypass [2] & (\uy_ram|mem_rtl_0_bypass [1] & (\uy_ram|mem_rtl_0_bypass [3] $ (!\uy_ram|mem_rtl_0_bypass [4])))) # (!\uy_ram|mem_rtl_0_bypass [2] & (!\uy_ram|mem_rtl_0_bypass [1] & (\uy_ram|mem_rtl_0_bypass [3] 
// $ (!\uy_ram|mem_rtl_0_bypass [4]))))

	.dataa(\uy_ram|mem_rtl_0_bypass [2]),
	.datab(\uy_ram|mem_rtl_0_bypass [3]),
	.datac(\uy_ram|mem_rtl_0_bypass [4]),
	.datad(\uy_ram|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\uy_ram|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~34 .lut_mask = 16'h8241;
defparam \uy_ram|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N10
cycloneive_lcell_comb \uy_ram|mem~36 (
// Equation(s):
// \uy_ram|mem~36_combout  = (\uy_ram|mem~35_combout  & \uy_ram|mem~34_combout )

	.dataa(gnd),
	.datab(\uy_ram|mem~35_combout ),
	.datac(\uy_ram|mem~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~36 .lut_mask = 16'hC0C0;
defparam \uy_ram|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N31
dffeas \uy_ram|mem_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N24
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[12]~feeder_combout  = \init_counter|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|Add0~8_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N25
dffeas \uy_ram|mem_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y47_N7
dffeas \uy_ram|mem_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N2
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[11]~feeder_combout  = \init_counter|count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [5]),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N3
dffeas \uy_ram|mem_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N6
cycloneive_lcell_comb \uy_ram|mem~37 (
// Equation(s):
// \uy_ram|mem~37_combout  = (\uy_ram|mem_rtl_0_bypass [9] & (\uy_ram|mem_rtl_0_bypass [10] & (\uy_ram|mem_rtl_0_bypass [12] $ (!\uy_ram|mem_rtl_0_bypass [11])))) # (!\uy_ram|mem_rtl_0_bypass [9] & (!\uy_ram|mem_rtl_0_bypass [10] & (\uy_ram|mem_rtl_0_bypass 
// [12] $ (!\uy_ram|mem_rtl_0_bypass [11]))))

	.dataa(\uy_ram|mem_rtl_0_bypass [9]),
	.datab(\uy_ram|mem_rtl_0_bypass [12]),
	.datac(\uy_ram|mem_rtl_0_bypass [10]),
	.datad(\uy_ram|mem_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\uy_ram|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~37 .lut_mask = 16'h8421;
defparam \uy_ram|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N9
dffeas \uy_ram|mem_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|WE_ux_mem~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N26
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[15]~feeder_combout  = \init_counter|count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [7]),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N27
dffeas \uy_ram|mem_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N16
cycloneive_lcell_comb \uy_ram|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \uy_ram|mem_rtl_0_bypass[13]~feeder_combout  = \init_counter|count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\init_counter|count [6]),
	.cin(gnd),
	.combout(\uy_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \uy_ram|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y47_N17
dffeas \uy_ram|mem_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y47_N7
dffeas \uy_ram|mem_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~10_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y47_N21
dffeas \uy_ram|mem_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\init_counter|Add0~12_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N6
cycloneive_lcell_comb \uy_ram|mem~38 (
// Equation(s):
// \uy_ram|mem~38_combout  = (\uy_ram|mem_rtl_0_bypass [15] & (\uy_ram|mem_rtl_0_bypass [16] & (\uy_ram|mem_rtl_0_bypass [13] $ (!\uy_ram|mem_rtl_0_bypass [14])))) # (!\uy_ram|mem_rtl_0_bypass [15] & (!\uy_ram|mem_rtl_0_bypass [16] & 
// (\uy_ram|mem_rtl_0_bypass [13] $ (!\uy_ram|mem_rtl_0_bypass [14]))))

	.dataa(\uy_ram|mem_rtl_0_bypass [15]),
	.datab(\uy_ram|mem_rtl_0_bypass [13]),
	.datac(\uy_ram|mem_rtl_0_bypass [14]),
	.datad(\uy_ram|mem_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\uy_ram|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~38 .lut_mask = 16'h8241;
defparam \uy_ram|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y47_N8
cycloneive_lcell_comb \uy_ram|mem~39 (
// Equation(s):
// \uy_ram|mem~39_combout  = (\uy_ram|mem~36_combout  & (\uy_ram|mem~37_combout  & (\uy_ram|mem_rtl_0_bypass [0] & \uy_ram|mem~38_combout )))

	.dataa(\uy_ram|mem~36_combout ),
	.datab(\uy_ram|mem~37_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [0]),
	.datad(\uy_ram|mem~38_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~39 .lut_mask = 16'h8000;
defparam \uy_ram|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N1
dffeas \uy_ram|mem_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N7
dffeas \uy_ram|mem~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~1 .is_wysiwyg = "true";
defparam \uy_ram|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y47_N20
cycloneive_lcell_comb \uy_ram|mem~0feeder (
// Equation(s):
// \uy_ram|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~0feeder .lut_mask = 16'hFFFF;
defparam \uy_ram|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y47_N21
dffeas \uy_ram|mem~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_ram|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fsm|State.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~0 .is_wysiwyg = "true";
defparam \uy_ram|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N6
cycloneive_lcell_comb \uy_ram|mem~33 (
// Equation(s):
// \uy_ram|mem~33_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a0 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~1_q )))

	.dataa(\uy_ram|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datab(gnd),
	.datac(\uy_ram|mem~1_q ),
	.datad(\uy_ram|mem~0_q ),
	.cin(gnd),
	.combout(\uy_ram|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~33 .lut_mask = 16'hAAF0;
defparam \uy_ram|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N0
cycloneive_lcell_comb \uy_ram|mem~40 (
// Equation(s):
// \uy_ram|mem~40_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [17])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~33_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [17]),
	.datad(\uy_ram|mem~33_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~40 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N17
dffeas \uy_ram|mem_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N3
dffeas \uy_ram|mem~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~2 .is_wysiwyg = "true";
defparam \uy_ram|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N2
cycloneive_lcell_comb \uy_ram|mem~41 (
// Equation(s):
// \uy_ram|mem~41_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~2_q )))

	.dataa(\uy_ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\uy_ram|mem~2_q ),
	.datad(\uy_ram|mem~0_q ),
	.cin(gnd),
	.combout(\uy_ram|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~41 .lut_mask = 16'hAAF0;
defparam \uy_ram|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N16
cycloneive_lcell_comb \uy_ram|mem~42 (
// Equation(s):
// \uy_ram|mem~42_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [18])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~41_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [18]),
	.datad(\uy_ram|mem~41_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~42 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N29
dffeas \uy_ram|mem_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y48_N19
dffeas \uy_ram|mem~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~3 .is_wysiwyg = "true";
defparam \uy_ram|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N18
cycloneive_lcell_comb \uy_ram|mem~43 (
// Equation(s):
// \uy_ram|mem~43_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~3_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~3_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\uy_ram|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~43 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N28
cycloneive_lcell_comb \uy_ram|mem~44 (
// Equation(s):
// \uy_ram|mem~44_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [19])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~43_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [19]),
	.datad(\uy_ram|mem~43_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~44 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N15
dffeas \uy_ram|mem~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~4 .is_wysiwyg = "true";
defparam \uy_ram|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N14
cycloneive_lcell_comb \uy_ram|mem~45 (
// Equation(s):
// \uy_ram|mem~45_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~4_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~4_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\uy_ram|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~45 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N21
dffeas \uy_ram|mem_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N20
cycloneive_lcell_comb \uy_ram|mem~46 (
// Equation(s):
// \uy_ram|mem~46_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [20]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~45_combout ))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(\uy_ram|mem~45_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~46 .lut_mask = 16'hE4E4;
defparam \uy_ram|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N8
cycloneive_lcell_comb \div_uy|q[4]~42 (
// Equation(s):
// \div_uy|q[4]~42_combout  = (\div_uy|q[3]~41  & ((\div_uy|q1 [3] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[3]~41  & (\div_uy|q1 [3] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[4]~43  = CARRY((!\div_uy|q[3]~41  & (\div_uy|q1 [3] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [3]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[3]~41 ),
	.combout(\div_uy|q[4]~42_combout ),
	.cout(\div_uy|q[4]~43 ));
// synopsys translate_off
defparam \div_uy|q[4]~42 .lut_mask = 16'h6906;
defparam \div_uy|q[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N9
dffeas \div_uy|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[4] .is_wysiwyg = "true";
defparam \div_uy|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N22
cycloneive_lcell_comb \uy_reg|d_out[4]~feeder (
// Equation(s):
// \uy_reg|d_out[4]~feeder_combout  = \div_uy|q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [4]),
	.cin(gnd),
	.combout(\uy_reg|d_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[4]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N23
dffeas \uy_reg|d_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[4] .is_wysiwyg = "true";
defparam \uy_reg|d_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N22
cycloneive_lcell_comb \uy_mem_mux|Dout[4]~4 (
// Equation(s):
// \uy_mem_mux|Dout[4]~4_combout  = (\uy_reg|d_out [4] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\uy_reg|d_out [4]),
	.datac(\fsm|State.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[4]~4 .lut_mask = 16'h8C8C;
defparam \uy_mem_mux|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N5
dffeas \uy_ram|mem_rtl_0_bypass[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y46_N3
dffeas \uy_ram|mem~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~5 .is_wysiwyg = "true";
defparam \uy_ram|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N10
cycloneive_lcell_comb \div_uy|q[5]~44 (
// Equation(s):
// \div_uy|q[5]~44_combout  = (\div_uy|q[4]~43  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [4])))) # (!\div_uy|q[4]~43  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [4])) # (GND)))
// \div_uy|q[5]~45  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [4])) # (!\div_uy|q[4]~43 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[4]~43 ),
	.combout(\div_uy|q[5]~44_combout ),
	.cout(\div_uy|q[5]~45 ));
// synopsys translate_off
defparam \div_uy|q[5]~44 .lut_mask = 16'h969F;
defparam \div_uy|q[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N11
dffeas \div_uy|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[5] .is_wysiwyg = "true";
defparam \div_uy|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N31
dffeas \uy_reg|d_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [5]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[5] .is_wysiwyg = "true";
defparam \uy_reg|d_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N12
cycloneive_lcell_comb \uy_mem_mux|Dout[5]~5 (
// Equation(s):
// \uy_mem_mux|Dout[5]~5_combout  = (\uy_reg|d_out [5] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [5]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[5]~5 .lut_mask = 16'hF050;
defparam \uy_mem_mux|Dout[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N12
cycloneive_lcell_comb \div_uy|q[6]~46 (
// Equation(s):
// \div_uy|q[6]~46_combout  = (\div_uy|q[5]~45  & ((\div_uy|q1 [5] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[5]~45  & (\div_uy|q1 [5] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[6]~47  = CARRY((!\div_uy|q[5]~45  & (\div_uy|q1 [5] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [5]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[5]~45 ),
	.combout(\div_uy|q[6]~46_combout ),
	.cout(\div_uy|q[6]~47 ));
// synopsys translate_off
defparam \div_uy|q[6]~46 .lut_mask = 16'h6906;
defparam \div_uy|q[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N13
dffeas \div_uy|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[6] .is_wysiwyg = "true";
defparam \div_uy|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N28
cycloneive_lcell_comb \uy_reg|d_out[6]~feeder (
// Equation(s):
// \uy_reg|d_out[6]~feeder_combout  = \div_uy|q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [6]),
	.cin(gnd),
	.combout(\uy_reg|d_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[6]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N29
dffeas \uy_reg|d_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[6] .is_wysiwyg = "true";
defparam \uy_reg|d_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N30
cycloneive_lcell_comb \uy_mem_mux|Dout[6]~6 (
// Equation(s):
// \uy_mem_mux|Dout[6]~6_combout  = (\uy_reg|d_out [6] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\uy_reg|d_out [6]),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[6]~6 .lut_mask = 16'hDD00;
defparam \uy_mem_mux|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N14
cycloneive_lcell_comb \div_uy|q[7]~48 (
// Equation(s):
// \div_uy|q[7]~48_combout  = (\div_uy|q[6]~47  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [6])))) # (!\div_uy|q[6]~47  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [6])) # (GND)))
// \div_uy|q[7]~49  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [6])) # (!\div_uy|q[6]~47 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[6]~47 ),
	.combout(\div_uy|q[7]~48_combout ),
	.cout(\div_uy|q[7]~49 ));
// synopsys translate_off
defparam \div_uy|q[7]~48 .lut_mask = 16'h969F;
defparam \div_uy|q[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N15
dffeas \div_uy|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[7] .is_wysiwyg = "true";
defparam \div_uy|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N0
cycloneive_lcell_comb \uy_reg|d_out[7]~feeder (
// Equation(s):
// \uy_reg|d_out[7]~feeder_combout  = \div_uy|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [7]),
	.cin(gnd),
	.combout(\uy_reg|d_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[7]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N1
dffeas \uy_reg|d_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[7] .is_wysiwyg = "true";
defparam \uy_reg|d_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N24
cycloneive_lcell_comb \uy_mem_mux|Dout[7]~7 (
// Equation(s):
// \uy_mem_mux|Dout[7]~7_combout  = (\uy_reg|d_out [7] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\uy_reg|d_out [7]),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[7]~7 .lut_mask = 16'h88CC;
defparam \uy_mem_mux|Dout[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N16
cycloneive_lcell_comb \div_uy|q[8]~50 (
// Equation(s):
// \div_uy|q[8]~50_combout  = (\div_uy|q[7]~49  & ((\div_uy|q1 [7] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[7]~49  & (\div_uy|q1 [7] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[8]~51  = CARRY((!\div_uy|q[7]~49  & (\div_uy|q1 [7] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [7]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[7]~49 ),
	.combout(\div_uy|q[8]~50_combout ),
	.cout(\div_uy|q[8]~51 ));
// synopsys translate_off
defparam \div_uy|q[8]~50 .lut_mask = 16'h6906;
defparam \div_uy|q[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N17
dffeas \div_uy|q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[8] .is_wysiwyg = "true";
defparam \div_uy|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N2
cycloneive_lcell_comb \uy_reg|d_out[8]~feeder (
// Equation(s):
// \uy_reg|d_out[8]~feeder_combout  = \div_uy|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [8]),
	.cin(gnd),
	.combout(\uy_reg|d_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[8]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N3
dffeas \uy_reg|d_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[8] .is_wysiwyg = "true";
defparam \uy_reg|d_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N24
cycloneive_lcell_comb \uy_mem_mux|Dout[8]~8 (
// Equation(s):
// \uy_mem_mux|Dout[8]~8_combout  = (\uy_reg|d_out [8] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\uy_reg|d_out [8]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[8]~8 .lut_mask = 16'hCC44;
defparam \uy_mem_mux|Dout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N18
cycloneive_lcell_comb \div_uy|q[9]~52 (
// Equation(s):
// \div_uy|q[9]~52_combout  = (\div_uy|q[8]~51  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [8])))) # (!\div_uy|q[8]~51  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [8])) # (GND)))
// \div_uy|q[9]~53  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [8])) # (!\div_uy|q[8]~51 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[8]~51 ),
	.combout(\div_uy|q[9]~52_combout ),
	.cout(\div_uy|q[9]~53 ));
// synopsys translate_off
defparam \div_uy|q[9]~52 .lut_mask = 16'h969F;
defparam \div_uy|q[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N19
dffeas \div_uy|q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[9] .is_wysiwyg = "true";
defparam \div_uy|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N4
cycloneive_lcell_comb \uy_reg|d_out[9]~feeder (
// Equation(s):
// \uy_reg|d_out[9]~feeder_combout  = \div_uy|q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [9]),
	.cin(gnd),
	.combout(\uy_reg|d_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[9]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N5
dffeas \uy_reg|d_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[9] .is_wysiwyg = "true";
defparam \uy_reg|d_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N14
cycloneive_lcell_comb \uy_mem_mux|Dout[9]~9 (
// Equation(s):
// \uy_mem_mux|Dout[9]~9_combout  = (\uy_reg|d_out [9] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\uy_reg|d_out [9]),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[9]~9 .lut_mask = 16'hAA0A;
defparam \uy_mem_mux|Dout[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N20
cycloneive_lcell_comb \div_uy|q[10]~54 (
// Equation(s):
// \div_uy|q[10]~54_combout  = (\div_uy|q[9]~53  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [9])))) # (!\div_uy|q[9]~53  & (\puy_reg|d_out [31] $ (\div_uy|q1 [9] $ (VCC))))
// \div_uy|q[10]~55  = CARRY((!\div_uy|q[9]~53  & (\puy_reg|d_out [31] $ (\div_uy|q1 [9]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[9]~53 ),
	.combout(\div_uy|q[10]~54_combout ),
	.cout(\div_uy|q[10]~55 ));
// synopsys translate_off
defparam \div_uy|q[10]~54 .lut_mask = 16'h6906;
defparam \div_uy|q[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N21
dffeas \div_uy|q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[10] .is_wysiwyg = "true";
defparam \div_uy|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N25
dffeas \uy_reg|d_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [10]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[10] .is_wysiwyg = "true";
defparam \uy_reg|d_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N6
cycloneive_lcell_comb \uy_mem_mux|Dout[10]~10 (
// Equation(s):
// \uy_mem_mux|Dout[10]~10_combout  = (\uy_reg|d_out [10] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\uy_reg|d_out [10]),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[10]~10 .lut_mask = 16'hDD00;
defparam \uy_mem_mux|Dout[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N22
cycloneive_lcell_comb \div_uy|q[11]~56 (
// Equation(s):
// \div_uy|q[11]~56_combout  = (\div_uy|q[10]~55  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [10])))) # (!\div_uy|q[10]~55  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [10])) # (GND)))
// \div_uy|q[11]~57  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [10])) # (!\div_uy|q[10]~55 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[10]~55 ),
	.combout(\div_uy|q[11]~56_combout ),
	.cout(\div_uy|q[11]~57 ));
// synopsys translate_off
defparam \div_uy|q[11]~56 .lut_mask = 16'h969F;
defparam \div_uy|q[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N23
dffeas \div_uy|q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[11] .is_wysiwyg = "true";
defparam \div_uy|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y45_N15
dffeas \uy_reg|d_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [11]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[11] .is_wysiwyg = "true";
defparam \uy_reg|d_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N14
cycloneive_lcell_comb \uy_mem_mux|Dout[11]~11 (
// Equation(s):
// \uy_mem_mux|Dout[11]~11_combout  = (\uy_reg|d_out [11] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [11]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[11]~11 .lut_mask = 16'hF050;
defparam \uy_mem_mux|Dout[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N24
cycloneive_lcell_comb \div_uy|q[12]~58 (
// Equation(s):
// \div_uy|q[12]~58_combout  = (\div_uy|q[11]~57  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [11])))) # (!\div_uy|q[11]~57  & (\puy_reg|d_out [31] $ (\div_uy|q1 [11] $ (VCC))))
// \div_uy|q[12]~59  = CARRY((!\div_uy|q[11]~57  & (\puy_reg|d_out [31] $ (\div_uy|q1 [11]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[11]~57 ),
	.combout(\div_uy|q[12]~58_combout ),
	.cout(\div_uy|q[12]~59 ));
// synopsys translate_off
defparam \div_uy|q[12]~58 .lut_mask = 16'h6906;
defparam \div_uy|q[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N25
dffeas \div_uy|q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[12] .is_wysiwyg = "true";
defparam \div_uy|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y46_N12
cycloneive_lcell_comb \uy_reg|d_out[12]~feeder (
// Equation(s):
// \uy_reg|d_out[12]~feeder_combout  = \div_uy|q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [12]),
	.cin(gnd),
	.combout(\uy_reg|d_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[12]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y46_N13
dffeas \uy_reg|d_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[12] .is_wysiwyg = "true";
defparam \uy_reg|d_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N8
cycloneive_lcell_comb \uy_mem_mux|Dout[12]~12 (
// Equation(s):
// \uy_mem_mux|Dout[12]~12_combout  = (\uy_reg|d_out [12] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\fsm|State.START~q ),
	.datac(\uy_reg|d_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[12]~12 .lut_mask = 16'hB0B0;
defparam \uy_mem_mux|Dout[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N26
cycloneive_lcell_comb \div_uy|q[13]~60 (
// Equation(s):
// \div_uy|q[13]~60_combout  = (\div_uy|q[12]~59  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [12])))) # (!\div_uy|q[12]~59  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [12])) # (GND)))
// \div_uy|q[13]~61  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [12])) # (!\div_uy|q[12]~59 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[12]~59 ),
	.combout(\div_uy|q[13]~60_combout ),
	.cout(\div_uy|q[13]~61 ));
// synopsys translate_off
defparam \div_uy|q[13]~60 .lut_mask = 16'h969F;
defparam \div_uy|q[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N27
dffeas \div_uy|q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[13] .is_wysiwyg = "true";
defparam \div_uy|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N31
dffeas \uy_reg|d_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [13]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[13] .is_wysiwyg = "true";
defparam \uy_reg|d_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N30
cycloneive_lcell_comb \uy_mem_mux|Dout[13]~13 (
// Equation(s):
// \uy_mem_mux|Dout[13]~13_combout  = (\uy_reg|d_out [13] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [13]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[13]~13 .lut_mask = 16'hA0F0;
defparam \uy_mem_mux|Dout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N28
cycloneive_lcell_comb \div_uy|q[14]~62 (
// Equation(s):
// \div_uy|q[14]~62_combout  = (\div_uy|q[13]~61  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [13])))) # (!\div_uy|q[13]~61  & (\puy_reg|d_out [31] $ (\div_uy|q1 [13] $ (VCC))))
// \div_uy|q[14]~63  = CARRY((!\div_uy|q[13]~61  & (\puy_reg|d_out [31] $ (\div_uy|q1 [13]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[13]~61 ),
	.combout(\div_uy|q[14]~62_combout ),
	.cout(\div_uy|q[14]~63 ));
// synopsys translate_off
defparam \div_uy|q[14]~62 .lut_mask = 16'h6906;
defparam \div_uy|q[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N29
dffeas \div_uy|q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[14] .is_wysiwyg = "true";
defparam \div_uy|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N17
dffeas \uy_reg|d_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [14]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[14] .is_wysiwyg = "true";
defparam \uy_reg|d_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N16
cycloneive_lcell_comb \uy_mem_mux|Dout[14]~14 (
// Equation(s):
// \uy_mem_mux|Dout[14]~14_combout  = (\uy_reg|d_out [14] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\uy_reg|d_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[14]~14 .lut_mask = 16'hD0D0;
defparam \uy_mem_mux|Dout[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y44_N30
cycloneive_lcell_comb \div_uy|q[15]~64 (
// Equation(s):
// \div_uy|q[15]~64_combout  = (\div_uy|q[14]~63  & (\div_uy|q1 [14] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[14]~63  & ((\div_uy|q1 [14] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[15]~65  = CARRY((\div_uy|q1 [14] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[14]~63 ))

	.dataa(\div_uy|q1 [14]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[14]~63 ),
	.combout(\div_uy|q[15]~64_combout ),
	.cout(\div_uy|q[15]~65 ));
// synopsys translate_off
defparam \div_uy|q[15]~64 .lut_mask = 16'h969F;
defparam \div_uy|q[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y44_N31
dffeas \div_uy|q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[15] .is_wysiwyg = "true";
defparam \div_uy|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N19
dffeas \uy_reg|d_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [15]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[15] .is_wysiwyg = "true";
defparam \uy_reg|d_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N18
cycloneive_lcell_comb \uy_mem_mux|Dout[15]~15 (
// Equation(s):
// \uy_mem_mux|Dout[15]~15_combout  = (\uy_reg|d_out [15] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\uy_reg|d_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[15]~15 .lut_mask = 16'hD0D0;
defparam \uy_mem_mux|Dout[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N0
cycloneive_lcell_comb \div_uy|q[16]~66 (
// Equation(s):
// \div_uy|q[16]~66_combout  = (\div_uy|q[15]~65  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [15])))) # (!\div_uy|q[15]~65  & (\puy_reg|d_out [31] $ (\div_uy|q1 [15] $ (VCC))))
// \div_uy|q[16]~67  = CARRY((!\div_uy|q[15]~65  & (\puy_reg|d_out [31] $ (\div_uy|q1 [15]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[15]~65 ),
	.combout(\div_uy|q[16]~66_combout ),
	.cout(\div_uy|q[16]~67 ));
// synopsys translate_off
defparam \div_uy|q[16]~66 .lut_mask = 16'h6906;
defparam \div_uy|q[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N1
dffeas \div_uy|q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[16] .is_wysiwyg = "true";
defparam \div_uy|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N25
dffeas \uy_reg|d_out[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [16]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[16] .is_wysiwyg = "true";
defparam \uy_reg|d_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N24
cycloneive_lcell_comb \uy_mem_mux|Dout[16]~16 (
// Equation(s):
// \uy_mem_mux|Dout[16]~16_combout  = (\uy_reg|d_out [16] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\uy_reg|d_out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[16]~16 .lut_mask = 16'hD0D0;
defparam \uy_mem_mux|Dout[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N2
cycloneive_lcell_comb \div_uy|q[17]~68 (
// Equation(s):
// \div_uy|q[17]~68_combout  = (\div_uy|q[16]~67  & (\div_uy|q1 [16] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[16]~67  & ((\div_uy|q1 [16] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[17]~69  = CARRY((\div_uy|q1 [16] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[16]~67 ))

	.dataa(\div_uy|q1 [16]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[16]~67 ),
	.combout(\div_uy|q[17]~68_combout ),
	.cout(\div_uy|q[17]~69 ));
// synopsys translate_off
defparam \div_uy|q[17]~68 .lut_mask = 16'h969F;
defparam \div_uy|q[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N3
dffeas \div_uy|q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[17] .is_wysiwyg = "true";
defparam \div_uy|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N21
dffeas \uy_reg|d_out[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [17]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[17] .is_wysiwyg = "true";
defparam \uy_reg|d_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N2
cycloneive_lcell_comb \uy_mem_mux|Dout[17]~17 (
// Equation(s):
// \uy_mem_mux|Dout[17]~17_combout  = (\uy_reg|d_out [17] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\uy_reg|d_out [17]),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[17]~17 .lut_mask = 16'hDD00;
defparam \uy_mem_mux|Dout[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N4
cycloneive_lcell_comb \div_uy|q[18]~70 (
// Equation(s):
// \div_uy|q[18]~70_combout  = (\div_uy|q[17]~69  & ((\div_uy|q1 [17] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[17]~69  & (\div_uy|q1 [17] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[18]~71  = CARRY((!\div_uy|q[17]~69  & (\div_uy|q1 [17] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [17]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[17]~69 ),
	.combout(\div_uy|q[18]~70_combout ),
	.cout(\div_uy|q[18]~71 ));
// synopsys translate_off
defparam \div_uy|q[18]~70 .lut_mask = 16'h6906;
defparam \div_uy|q[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N5
dffeas \div_uy|q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[18] .is_wysiwyg = "true";
defparam \div_uy|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N8
cycloneive_lcell_comb \uy_reg|d_out[18]~feeder (
// Equation(s):
// \uy_reg|d_out[18]~feeder_combout  = \div_uy|q [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [18]),
	.cin(gnd),
	.combout(\uy_reg|d_out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[18]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N9
dffeas \uy_reg|d_out[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[18] .is_wysiwyg = "true";
defparam \uy_reg|d_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N22
cycloneive_lcell_comb \uy_mem_mux|Dout[18]~18 (
// Equation(s):
// \uy_mem_mux|Dout[18]~18_combout  = (\uy_reg|d_out [18] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\uy_reg|d_out [18]),
	.datab(\fsm|State.START~q ),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[18]~18 .lut_mask = 16'hAA22;
defparam \uy_mem_mux|Dout[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N6
cycloneive_lcell_comb \div_uy|q[19]~72 (
// Equation(s):
// \div_uy|q[19]~72_combout  = (\div_uy|q[18]~71  & (\div_uy|q1 [18] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[18]~71  & ((\div_uy|q1 [18] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[19]~73  = CARRY((\div_uy|q1 [18] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[18]~71 ))

	.dataa(\div_uy|q1 [18]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[18]~71 ),
	.combout(\div_uy|q[19]~72_combout ),
	.cout(\div_uy|q[19]~73 ));
// synopsys translate_off
defparam \div_uy|q[19]~72 .lut_mask = 16'h969F;
defparam \div_uy|q[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N7
dffeas \div_uy|q[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[19] .is_wysiwyg = "true";
defparam \div_uy|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N16
cycloneive_lcell_comb \uy_reg|d_out[19]~feeder (
// Equation(s):
// \uy_reg|d_out[19]~feeder_combout  = \div_uy|q [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [19]),
	.cin(gnd),
	.combout(\uy_reg|d_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[19]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N17
dffeas \uy_reg|d_out[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[19] .is_wysiwyg = "true";
defparam \uy_reg|d_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N16
cycloneive_lcell_comb \uy_mem_mux|Dout[19]~19 (
// Equation(s):
// \uy_mem_mux|Dout[19]~19_combout  = (\uy_reg|d_out [19] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(gnd),
	.datab(\fsm|State.START~q ),
	.datac(\uy_reg|d_out [19]),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[19]~19 .lut_mask = 16'hF030;
defparam \uy_mem_mux|Dout[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N8
cycloneive_lcell_comb \div_uy|q[20]~74 (
// Equation(s):
// \div_uy|q[20]~74_combout  = (\div_uy|q[19]~73  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [19])))) # (!\div_uy|q[19]~73  & (\puy_reg|d_out [31] $ (\div_uy|q1 [19] $ (VCC))))
// \div_uy|q[20]~75  = CARRY((!\div_uy|q[19]~73  & (\puy_reg|d_out [31] $ (\div_uy|q1 [19]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[19]~73 ),
	.combout(\div_uy|q[20]~74_combout ),
	.cout(\div_uy|q[20]~75 ));
// synopsys translate_off
defparam \div_uy|q[20]~74 .lut_mask = 16'h6906;
defparam \div_uy|q[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N9
dffeas \div_uy|q[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[20] .is_wysiwyg = "true";
defparam \div_uy|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N10
cycloneive_lcell_comb \uy_reg|d_out[20]~feeder (
// Equation(s):
// \uy_reg|d_out[20]~feeder_combout  = \div_uy|q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [20]),
	.cin(gnd),
	.combout(\uy_reg|d_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[20]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N11
dffeas \uy_reg|d_out[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[20] .is_wysiwyg = "true";
defparam \uy_reg|d_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N30
cycloneive_lcell_comb \uy_mem_mux|Dout[20]~20 (
// Equation(s):
// \uy_mem_mux|Dout[20]~20_combout  = (\uy_reg|d_out [20] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [20]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[20]~20 .lut_mask = 16'hA0F0;
defparam \uy_mem_mux|Dout[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N10
cycloneive_lcell_comb \div_uy|q[21]~76 (
// Equation(s):
// \div_uy|q[21]~76_combout  = (\div_uy|q[20]~75  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [20])))) # (!\div_uy|q[20]~75  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [20])) # (GND)))
// \div_uy|q[21]~77  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [20])) # (!\div_uy|q[20]~75 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[20]~75 ),
	.combout(\div_uy|q[21]~76_combout ),
	.cout(\div_uy|q[21]~77 ));
// synopsys translate_off
defparam \div_uy|q[21]~76 .lut_mask = 16'h969F;
defparam \div_uy|q[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N11
dffeas \div_uy|q[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[21] .is_wysiwyg = "true";
defparam \div_uy|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y45_N2
cycloneive_lcell_comb \uy_reg|d_out[21]~feeder (
// Equation(s):
// \uy_reg|d_out[21]~feeder_combout  = \div_uy|q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [21]),
	.cin(gnd),
	.combout(\uy_reg|d_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[21]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y45_N3
dffeas \uy_reg|d_out[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[21] .is_wysiwyg = "true";
defparam \uy_reg|d_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N20
cycloneive_lcell_comb \uy_mem_mux|Dout[21]~21 (
// Equation(s):
// \uy_mem_mux|Dout[21]~21_combout  = (\uy_reg|d_out [21] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\uy_reg|d_out [21]),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[21]~21 .lut_mask = 16'hA0F0;
defparam \uy_mem_mux|Dout[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N12
cycloneive_lcell_comb \div_uy|q[22]~78 (
// Equation(s):
// \div_uy|q[22]~78_combout  = (\div_uy|q[21]~77  & ((\div_uy|q1 [21] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[21]~77  & (\div_uy|q1 [21] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[22]~79  = CARRY((!\div_uy|q[21]~77  & (\div_uy|q1 [21] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [21]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[21]~77 ),
	.combout(\div_uy|q[22]~78_combout ),
	.cout(\div_uy|q[22]~79 ));
// synopsys translate_off
defparam \div_uy|q[22]~78 .lut_mask = 16'h6906;
defparam \div_uy|q[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N13
dffeas \div_uy|q[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[22] .is_wysiwyg = "true";
defparam \div_uy|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N26
cycloneive_lcell_comb \uy_reg|d_out[22]~feeder (
// Equation(s):
// \uy_reg|d_out[22]~feeder_combout  = \div_uy|q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [22]),
	.cin(gnd),
	.combout(\uy_reg|d_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[22]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N27
dffeas \uy_reg|d_out[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[22] .is_wysiwyg = "true";
defparam \uy_reg|d_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N26
cycloneive_lcell_comb \uy_mem_mux|Dout[22]~22 (
// Equation(s):
// \uy_mem_mux|Dout[22]~22_combout  = (\uy_reg|d_out [22] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\uy_reg|d_out [22]),
	.datac(gnd),
	.datad(\fsm|State.START~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[22]~22 .lut_mask = 16'h88CC;
defparam \uy_mem_mux|Dout[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N14
cycloneive_lcell_comb \div_uy|q[23]~80 (
// Equation(s):
// \div_uy|q[23]~80_combout  = (\div_uy|q[22]~79  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [22])))) # (!\div_uy|q[22]~79  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [22])) # (GND)))
// \div_uy|q[23]~81  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [22])) # (!\div_uy|q[22]~79 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[22]~79 ),
	.combout(\div_uy|q[23]~80_combout ),
	.cout(\div_uy|q[23]~81 ));
// synopsys translate_off
defparam \div_uy|q[23]~80 .lut_mask = 16'h969F;
defparam \div_uy|q[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N15
dffeas \div_uy|q[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[23] .is_wysiwyg = "true";
defparam \div_uy|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N3
dffeas \uy_reg|d_out[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [23]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[23] .is_wysiwyg = "true";
defparam \uy_reg|d_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N0
cycloneive_lcell_comb \uy_mem_mux|Dout[23]~23 (
// Equation(s):
// \uy_mem_mux|Dout[23]~23_combout  = (\uy_reg|d_out [23] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(gnd),
	.datad(\uy_reg|d_out [23]),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[23]~23 .lut_mask = 16'hDD00;
defparam \uy_mem_mux|Dout[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N16
cycloneive_lcell_comb \div_uy|q[24]~82 (
// Equation(s):
// \div_uy|q[24]~82_combout  = (\div_uy|q[23]~81  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [23])))) # (!\div_uy|q[23]~81  & (\puy_reg|d_out [31] $ (\div_uy|q1 [23] $ (VCC))))
// \div_uy|q[24]~83  = CARRY((!\div_uy|q[23]~81  & (\puy_reg|d_out [31] $ (\div_uy|q1 [23]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[23]~81 ),
	.combout(\div_uy|q[24]~82_combout ),
	.cout(\div_uy|q[24]~83 ));
// synopsys translate_off
defparam \div_uy|q[24]~82 .lut_mask = 16'h6906;
defparam \div_uy|q[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N17
dffeas \div_uy|q[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[24] .is_wysiwyg = "true";
defparam \div_uy|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N27
dffeas \uy_reg|d_out[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [24]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[24] .is_wysiwyg = "true";
defparam \uy_reg|d_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N8
cycloneive_lcell_comb \uy_mem_mux|Dout[24]~24 (
// Equation(s):
// \uy_mem_mux|Dout[24]~24_combout  = (\uy_reg|d_out [24] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\uy_reg|d_out [24]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[24]~24 .lut_mask = 16'hCC44;
defparam \uy_mem_mux|Dout[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N18
cycloneive_lcell_comb \div_uy|q[25]~84 (
// Equation(s):
// \div_uy|q[25]~84_combout  = (\div_uy|q[24]~83  & (\puy_reg|d_out [31] $ ((!\div_uy|q1 [24])))) # (!\div_uy|q[24]~83  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [24])) # (GND)))
// \div_uy|q[25]~85  = CARRY((\puy_reg|d_out [31] $ (!\div_uy|q1 [24])) # (!\div_uy|q[24]~83 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[24]~83 ),
	.combout(\div_uy|q[25]~84_combout ),
	.cout(\div_uy|q[25]~85 ));
// synopsys translate_off
defparam \div_uy|q[25]~84 .lut_mask = 16'h969F;
defparam \div_uy|q[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N19
dffeas \div_uy|q[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[25] .is_wysiwyg = "true";
defparam \div_uy|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N12
cycloneive_lcell_comb \uy_reg|d_out[25]~feeder (
// Equation(s):
// \uy_reg|d_out[25]~feeder_combout  = \div_uy|q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [25]),
	.cin(gnd),
	.combout(\uy_reg|d_out[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[25]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N13
dffeas \uy_reg|d_out[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[25] .is_wysiwyg = "true";
defparam \uy_reg|d_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N22
cycloneive_lcell_comb \uy_mem_mux|Dout[25]~25 (
// Equation(s):
// \uy_mem_mux|Dout[25]~25_combout  = (\uy_reg|d_out [25] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\uy_reg|d_out [25]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[25]~25 .lut_mask = 16'hCC44;
defparam \uy_mem_mux|Dout[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N20
cycloneive_lcell_comb \div_uy|q[26]~86 (
// Equation(s):
// \div_uy|q[26]~86_combout  = (\div_uy|q[25]~85  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [25])))) # (!\div_uy|q[25]~85  & (\puy_reg|d_out [31] $ (\div_uy|q1 [25] $ (VCC))))
// \div_uy|q[26]~87  = CARRY((!\div_uy|q[25]~85  & (\puy_reg|d_out [31] $ (\div_uy|q1 [25]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[25]~85 ),
	.combout(\div_uy|q[26]~86_combout ),
	.cout(\div_uy|q[26]~87 ));
// synopsys translate_off
defparam \div_uy|q[26]~86 .lut_mask = 16'h6906;
defparam \div_uy|q[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N21
dffeas \div_uy|q[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[26] .is_wysiwyg = "true";
defparam \div_uy|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y45_N8
cycloneive_lcell_comb \uy_reg|d_out[26]~feeder (
// Equation(s):
// \uy_reg|d_out[26]~feeder_combout  = \div_uy|q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [26]),
	.cin(gnd),
	.combout(\uy_reg|d_out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[26]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y45_N9
dffeas \uy_reg|d_out[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[26] .is_wysiwyg = "true";
defparam \uy_reg|d_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N4
cycloneive_lcell_comb \uy_mem_mux|Dout[26]~26 (
// Equation(s):
// \uy_mem_mux|Dout[26]~26_combout  = (\uy_reg|d_out [26] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\uy_reg|d_out [26]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[26]~26 .lut_mask = 16'hCC44;
defparam \uy_mem_mux|Dout[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N22
cycloneive_lcell_comb \div_uy|q[27]~88 (
// Equation(s):
// \div_uy|q[27]~88_combout  = (\div_uy|q[26]~87  & (\div_uy|q1 [26] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[26]~87  & ((\div_uy|q1 [26] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[27]~89  = CARRY((\div_uy|q1 [26] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[26]~87 ))

	.dataa(\div_uy|q1 [26]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[26]~87 ),
	.combout(\div_uy|q[27]~88_combout ),
	.cout(\div_uy|q[27]~89 ));
// synopsys translate_off
defparam \div_uy|q[27]~88 .lut_mask = 16'h969F;
defparam \div_uy|q[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N23
dffeas \div_uy|q[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[27] .is_wysiwyg = "true";
defparam \div_uy|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N15
dffeas \uy_reg|d_out[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [27]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[27] .is_wysiwyg = "true";
defparam \uy_reg|d_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N14
cycloneive_lcell_comb \uy_mem_mux|Dout[27]~27 (
// Equation(s):
// \uy_mem_mux|Dout[27]~27_combout  = (\uy_reg|d_out [27] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\uy_reg|d_out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[27]~27 .lut_mask = 16'hD0D0;
defparam \uy_mem_mux|Dout[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N24
cycloneive_lcell_comb \div_uy|q[28]~90 (
// Equation(s):
// \div_uy|q[28]~90_combout  = (\div_uy|q[27]~89  & ((\puy_reg|d_out [31] $ (\div_uy|q1 [27])))) # (!\div_uy|q[27]~89  & (\puy_reg|d_out [31] $ (\div_uy|q1 [27] $ (VCC))))
// \div_uy|q[28]~91  = CARRY((!\div_uy|q[27]~89  & (\puy_reg|d_out [31] $ (\div_uy|q1 [27]))))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[27]~89 ),
	.combout(\div_uy|q[28]~90_combout ),
	.cout(\div_uy|q[28]~91 ));
// synopsys translate_off
defparam \div_uy|q[28]~90 .lut_mask = 16'h6906;
defparam \div_uy|q[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N25
dffeas \div_uy|q[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[28] .is_wysiwyg = "true";
defparam \div_uy|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N1
dffeas \uy_reg|d_out[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [28]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[28] .is_wysiwyg = "true";
defparam \uy_reg|d_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N6
cycloneive_lcell_comb \uy_mem_mux|Dout[28]~28 (
// Equation(s):
// \uy_mem_mux|Dout[28]~28_combout  = (\uy_reg|d_out [28] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\uy_reg|d_out [28]),
	.datac(gnd),
	.datad(\fsm|State.CALC_MOMENT_6~q ),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[28]~28 .lut_mask = 16'hCC44;
defparam \uy_mem_mux|Dout[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N26
cycloneive_lcell_comb \div_uy|q[29]~92 (
// Equation(s):
// \div_uy|q[29]~92_combout  = (\div_uy|q[28]~91  & (\div_uy|q1 [28] $ ((!\puy_reg|d_out [31])))) # (!\div_uy|q[28]~91  & ((\div_uy|q1 [28] $ (\puy_reg|d_out [31])) # (GND)))
// \div_uy|q[29]~93  = CARRY((\div_uy|q1 [28] $ (!\puy_reg|d_out [31])) # (!\div_uy|q[28]~91 ))

	.dataa(\div_uy|q1 [28]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[28]~91 ),
	.combout(\div_uy|q[29]~92_combout ),
	.cout(\div_uy|q[29]~93 ));
// synopsys translate_off
defparam \div_uy|q[29]~92 .lut_mask = 16'h969F;
defparam \div_uy|q[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N27
dffeas \div_uy|q[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[29] .is_wysiwyg = "true";
defparam \div_uy|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N29
dffeas \uy_reg|d_out[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [29]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[29] .is_wysiwyg = "true";
defparam \uy_reg|d_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N28
cycloneive_lcell_comb \uy_mem_mux|Dout[29]~29 (
// Equation(s):
// \uy_mem_mux|Dout[29]~29_combout  = (\uy_reg|d_out [29] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.START~q ),
	.datab(\fsm|State.CALC_MOMENT_6~q ),
	.datac(\uy_reg|d_out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[29]~29 .lut_mask = 16'hD0D0;
defparam \uy_mem_mux|Dout[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N28
cycloneive_lcell_comb \div_uy|q[30]~94 (
// Equation(s):
// \div_uy|q[30]~94_combout  = (\div_uy|q[29]~93  & ((\div_uy|q1 [29] $ (\puy_reg|d_out [31])))) # (!\div_uy|q[29]~93  & (\div_uy|q1 [29] $ (\puy_reg|d_out [31] $ (VCC))))
// \div_uy|q[30]~95  = CARRY((!\div_uy|q[29]~93  & (\div_uy|q1 [29] $ (\puy_reg|d_out [31]))))

	.dataa(\div_uy|q1 [29]),
	.datab(\puy_reg|d_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_uy|q[29]~93 ),
	.combout(\div_uy|q[30]~94_combout ),
	.cout(\div_uy|q[30]~95 ));
// synopsys translate_off
defparam \div_uy|q[30]~94 .lut_mask = 16'h6906;
defparam \div_uy|q[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N29
dffeas \div_uy|q[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[30] .is_wysiwyg = "true";
defparam \div_uy|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N22
cycloneive_lcell_comb \uy_reg|d_out[30]~feeder (
// Equation(s):
// \uy_reg|d_out[30]~feeder_combout  = \div_uy|q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_uy|q [30]),
	.cin(gnd),
	.combout(\uy_reg|d_out[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uy_reg|d_out[30]~feeder .lut_mask = 16'hFF00;
defparam \uy_reg|d_out[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y46_N23
dffeas \uy_reg|d_out[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uy_reg|d_out[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[30] .is_wysiwyg = "true";
defparam \uy_reg|d_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N26
cycloneive_lcell_comb \uy_mem_mux|Dout[30]~30 (
// Equation(s):
// \uy_mem_mux|Dout[30]~30_combout  = (\uy_reg|d_out [30] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(gnd),
	.datac(\fsm|State.START~q ),
	.datad(\uy_reg|d_out [30]),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[30]~30 .lut_mask = 16'hAF00;
defparam \uy_mem_mux|Dout[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y43_N30
cycloneive_lcell_comb \div_uy|q[31]~96 (
// Equation(s):
// \div_uy|q[31]~96_combout  = \puy_reg|d_out [31] $ (\div_uy|q1 [30] $ (\div_uy|q[30]~95 ))

	.dataa(\puy_reg|d_out [31]),
	.datab(\div_uy|q1 [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_uy|q[30]~95 ),
	.combout(\div_uy|q[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \div_uy|q[31]~96 .lut_mask = 16'h9696;
defparam \div_uy|q[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y43_N31
dffeas \div_uy|q[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\div_uy|q[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\div_uy|Equal1~1_combout ),
	.sload(gnd),
	.ena(\div_uy|q[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_uy|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div_uy|q[31] .is_wysiwyg = "true";
defparam \div_uy|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y46_N7
dffeas \uy_reg|d_out[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\div_uy|q [31]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|State.CALC_MOMENT_5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_reg|d_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_reg|d_out[31] .is_wysiwyg = "true";
defparam \uy_reg|d_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N16
cycloneive_lcell_comb \uy_mem_mux|Dout[31]~31 (
// Equation(s):
// \uy_mem_mux|Dout[31]~31_combout  = (\uy_reg|d_out [31] & ((\fsm|State.CALC_MOMENT_6~q ) # (!\fsm|State.START~q )))

	.dataa(\fsm|State.CALC_MOMENT_6~q ),
	.datab(\fsm|State.START~q ),
	.datac(\uy_reg|d_out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_mem_mux|Dout[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \uy_mem_mux|Dout[31]~31 .lut_mask = 16'hB0B0;
defparam \uy_mem_mux|Dout[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fsm|WE_ux_mem~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fsm|State.START~_wirecell_combout ),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\fsm|WE_ux_mem~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\uy_mem_mux|Dout[31]~31_combout ,\uy_mem_mux|Dout[30]~30_combout ,\uy_mem_mux|Dout[29]~29_combout ,\uy_mem_mux|Dout[28]~28_combout ,\uy_mem_mux|Dout[27]~27_combout ,\uy_mem_mux|Dout[26]~26_combout ,\uy_mem_mux|Dout[25]~25_combout ,
\uy_mem_mux|Dout[24]~24_combout ,\uy_mem_mux|Dout[23]~23_combout ,\uy_mem_mux|Dout[22]~22_combout ,\uy_mem_mux|Dout[21]~21_combout ,\uy_mem_mux|Dout[20]~20_combout ,\uy_mem_mux|Dout[19]~19_combout ,\uy_mem_mux|Dout[18]~18_combout ,\uy_mem_mux|Dout[17]~17_combout ,
\uy_mem_mux|Dout[16]~16_combout ,\uy_mem_mux|Dout[15]~15_combout ,\uy_mem_mux|Dout[14]~14_combout ,\uy_mem_mux|Dout[13]~13_combout ,\uy_mem_mux|Dout[12]~12_combout ,\uy_mem_mux|Dout[11]~11_combout ,\uy_mem_mux|Dout[10]~10_combout ,\uy_mem_mux|Dout[9]~9_combout ,
\uy_mem_mux|Dout[8]~8_combout ,\uy_mem_mux|Dout[7]~7_combout ,\uy_mem_mux|Dout[6]~6_combout ,\uy_mem_mux|Dout[5]~5_combout ,\uy_mem_mux|Dout[4]~4_combout }),
	.portaaddr({\init_counter|count [7],\init_counter|count [6],\init_counter|count [5],\init_counter|count [4],\init_counter|count [3],\init_counter|count [2],\init_counter|count [1],\init_counter|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\init_counter|Add0~12_combout ,\init_counter|Add0~10_combout ,\init_counter|Add0~8_combout ,\init_counter|Add0~6_combout ,\init_counter|Add0~4_combout ,\init_counter|Add0~2_combout ,\init_counter|Add0~0_combout ,\init_counter|count[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\uy_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "moment_ram:uy_ram|altsyncram:mem_rtl_0|altsyncram_jvd1:auto_generated|ALTSYNCRAM";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 36;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 36;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \uy_ram|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N2
cycloneive_lcell_comb \uy_ram|mem~47 (
// Equation(s):
// \uy_ram|mem~47_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~5_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~5_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\uy_ram|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~47 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N4
cycloneive_lcell_comb \uy_ram|mem~48 (
// Equation(s):
// \uy_ram|mem~48_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [21])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~47_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [21]),
	.datad(\uy_ram|mem~47_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~48 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N15
dffeas \uy_ram|mem~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~6 .is_wysiwyg = "true";
defparam \uy_ram|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N14
cycloneive_lcell_comb \uy_ram|mem~49 (
// Equation(s):
// \uy_ram|mem~49_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~6_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~6_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\uy_ram|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~49 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y48_N21
dffeas \uy_ram|mem_rtl_0_bypass[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N20
cycloneive_lcell_comb \uy_ram|mem~50 (
// Equation(s):
// \uy_ram|mem~50_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [22]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~49_combout ))

	.dataa(gnd),
	.datab(\uy_ram|mem~49_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [22]),
	.datad(\uy_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~50 .lut_mask = 16'hF0CC;
defparam \uy_ram|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N29
dffeas \uy_ram|mem_rtl_0_bypass[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N7
dffeas \uy_ram|mem~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~7 .is_wysiwyg = "true";
defparam \uy_ram|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N6
cycloneive_lcell_comb \uy_ram|mem~51 (
// Equation(s):
// \uy_ram|mem~51_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~7_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~7_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\uy_ram|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~51 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N28
cycloneive_lcell_comb \uy_ram|mem~52 (
// Equation(s):
// \uy_ram|mem~52_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [23])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~51_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [23]),
	.datad(\uy_ram|mem~51_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~52 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N17
dffeas \uy_ram|mem_rtl_0_bypass[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N11
dffeas \uy_ram|mem~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~8 .is_wysiwyg = "true";
defparam \uy_ram|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N10
cycloneive_lcell_comb \uy_ram|mem~53 (
// Equation(s):
// \uy_ram|mem~53_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~8_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~8_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\uy_ram|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~53 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N16
cycloneive_lcell_comb \uy_ram|mem~54 (
// Equation(s):
// \uy_ram|mem~54_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [24])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~53_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [24]),
	.datad(\uy_ram|mem~53_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~54 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N23
dffeas \uy_ram|mem~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~9 .is_wysiwyg = "true";
defparam \uy_ram|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N22
cycloneive_lcell_comb \uy_ram|mem~55 (
// Equation(s):
// \uy_ram|mem~55_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~9_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~9_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\uy_ram|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~55 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N25
dffeas \uy_ram|mem_rtl_0_bypass[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N24
cycloneive_lcell_comb \uy_ram|mem~56 (
// Equation(s):
// \uy_ram|mem~56_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [25]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~55_combout ))

	.dataa(\uy_ram|mem~55_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [25]),
	.datad(\uy_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~56 .lut_mask = 16'hF0AA;
defparam \uy_ram|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N1
dffeas \uy_ram|mem_rtl_0_bypass[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N19
dffeas \uy_ram|mem~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~10 .is_wysiwyg = "true";
defparam \uy_ram|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N18
cycloneive_lcell_comb \uy_ram|mem~57 (
// Equation(s):
// \uy_ram|mem~57_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a9 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~10_q )))

	.dataa(\uy_ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~10_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~57 .lut_mask = 16'hB8B8;
defparam \uy_ram|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N0
cycloneive_lcell_comb \uy_ram|mem~58 (
// Equation(s):
// \uy_ram|mem~58_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [26])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~57_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [26]),
	.datad(\uy_ram|mem~57_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~58 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N9
dffeas \uy_ram|mem_rtl_0_bypass[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N3
dffeas \uy_ram|mem~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~11 .is_wysiwyg = "true";
defparam \uy_ram|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N2
cycloneive_lcell_comb \uy_ram|mem~59 (
// Equation(s):
// \uy_ram|mem~59_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a10 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~11_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~11_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\uy_ram|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~59 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N8
cycloneive_lcell_comb \uy_ram|mem~60 (
// Equation(s):
// \uy_ram|mem~60_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [27])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~59_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [27]),
	.datad(\uy_ram|mem~59_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~60 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y48_N1
dffeas \uy_ram|mem_rtl_0_bypass[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N7
dffeas \uy_ram|mem~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~12 .is_wysiwyg = "true";
defparam \uy_ram|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N6
cycloneive_lcell_comb \uy_ram|mem~61 (
// Equation(s):
// \uy_ram|mem~61_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~12_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~12_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\uy_ram|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~61 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y48_N0
cycloneive_lcell_comb \uy_ram|mem~62 (
// Equation(s):
// \uy_ram|mem~62_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [28])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~61_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [28]),
	.datad(\uy_ram|mem~61_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~62 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N29
dffeas \uy_ram|mem_rtl_0_bypass[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y46_N7
dffeas \uy_ram|mem~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~13 .is_wysiwyg = "true";
defparam \uy_ram|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N6
cycloneive_lcell_comb \uy_ram|mem~63 (
// Equation(s):
// \uy_ram|mem~63_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~13_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~13_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\uy_ram|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~63 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N28
cycloneive_lcell_comb \uy_ram|mem~64 (
// Equation(s):
// \uy_ram|mem~64_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [29])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~63_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [29]),
	.datad(\uy_ram|mem~63_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~64 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N21
dffeas \uy_ram|mem_rtl_0_bypass[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y46_N7
dffeas \uy_ram|mem~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~14 .is_wysiwyg = "true";
defparam \uy_ram|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N6
cycloneive_lcell_comb \uy_ram|mem~65 (
// Equation(s):
// \uy_ram|mem~65_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~14_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~14_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\uy_ram|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~65 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N20
cycloneive_lcell_comb \uy_ram|mem~66 (
// Equation(s):
// \uy_ram|mem~66_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [30])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~65_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [30]),
	.datad(\uy_ram|mem~65_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~66 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N3
dffeas \uy_ram|mem~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~15 .is_wysiwyg = "true";
defparam \uy_ram|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N2
cycloneive_lcell_comb \uy_ram|mem~67 (
// Equation(s):
// \uy_ram|mem~67_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~15_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~15_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\uy_ram|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~67 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N5
dffeas \uy_ram|mem_rtl_0_bypass[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N12
cycloneive_lcell_comb \uy_ram|mem~68 (
// Equation(s):
// \uy_ram|mem~68_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [31]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~67_combout ))

	.dataa(\uy_ram|mem~67_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem~39_combout ),
	.datad(\uy_ram|mem_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\uy_ram|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~68 .lut_mask = 16'hFA0A;
defparam \uy_ram|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N25
dffeas \uy_ram|mem_rtl_0_bypass[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y46_N19
dffeas \uy_ram|mem~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~16 .is_wysiwyg = "true";
defparam \uy_ram|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N18
cycloneive_lcell_comb \uy_ram|mem~69 (
// Equation(s):
// \uy_ram|mem~69_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a15 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~16_q )))

	.dataa(\uy_ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\uy_ram|mem~16_q ),
	.datad(\uy_ram|mem~0_q ),
	.cin(gnd),
	.combout(\uy_ram|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~69 .lut_mask = 16'hAAF0;
defparam \uy_ram|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N24
cycloneive_lcell_comb \uy_ram|mem~70 (
// Equation(s):
// \uy_ram|mem~70_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [32])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~69_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [32]),
	.datad(\uy_ram|mem~69_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~70 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N23
dffeas \uy_ram|mem~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~17 .is_wysiwyg = "true";
defparam \uy_ram|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N22
cycloneive_lcell_comb \uy_ram|mem~71 (
// Equation(s):
// \uy_ram|mem~71_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a16 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~17_q )))

	.dataa(\uy_ram|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(\uy_ram|mem~17_q ),
	.datad(\uy_ram|mem~0_q ),
	.cin(gnd),
	.combout(\uy_ram|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~71 .lut_mask = 16'hAAF0;
defparam \uy_ram|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N29
dffeas \uy_ram|mem_rtl_0_bypass[33] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N28
cycloneive_lcell_comb \uy_ram|mem~72 (
// Equation(s):
// \uy_ram|mem~72_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [33]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~71_combout ))

	.dataa(\uy_ram|mem~71_combout ),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~72 .lut_mask = 16'hE2E2;
defparam \uy_ram|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N13
dffeas \uy_ram|mem_rtl_0_bypass[34] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y46_N11
dffeas \uy_ram|mem~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~18 .is_wysiwyg = "true";
defparam \uy_ram|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N10
cycloneive_lcell_comb \uy_ram|mem~73 (
// Equation(s):
// \uy_ram|mem~73_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~18_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~18_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\uy_ram|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~73 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N12
cycloneive_lcell_comb \uy_ram|mem~74 (
// Equation(s):
// \uy_ram|mem~74_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [34])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~73_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [34]),
	.datad(\uy_ram|mem~73_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~74 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N9
dffeas \uy_ram|mem_rtl_0_bypass[35] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N19
dffeas \uy_ram|mem~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~19 .is_wysiwyg = "true";
defparam \uy_ram|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N18
cycloneive_lcell_comb \uy_ram|mem~75 (
// Equation(s):
// \uy_ram|mem~75_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~19_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~19_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\uy_ram|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~75 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N8
cycloneive_lcell_comb \uy_ram|mem~76 (
// Equation(s):
// \uy_ram|mem~76_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [35])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~75_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [35]),
	.datad(\uy_ram|mem~75_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~76 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N15
dffeas \uy_ram|mem~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~20 .is_wysiwyg = "true";
defparam \uy_ram|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N14
cycloneive_lcell_comb \uy_ram|mem~77 (
// Equation(s):
// \uy_ram|mem~77_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a19 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~20_q )))

	.dataa(gnd),
	.datab(\uy_ram|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\uy_ram|mem~20_q ),
	.datad(\uy_ram|mem~0_q ),
	.cin(gnd),
	.combout(\uy_ram|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~77 .lut_mask = 16'hCCF0;
defparam \uy_ram|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N13
dffeas \uy_ram|mem_rtl_0_bypass[36] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N12
cycloneive_lcell_comb \uy_ram|mem~78 (
// Equation(s):
// \uy_ram|mem~78_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [36]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~77_combout ))

	.dataa(gnd),
	.datab(\uy_ram|mem~77_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [36]),
	.datad(\uy_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~78 .lut_mask = 16'hF0CC;
defparam \uy_ram|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N5
dffeas \uy_ram|mem_rtl_0_bypass[37] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N11
dffeas \uy_ram|mem~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~21 .is_wysiwyg = "true";
defparam \uy_ram|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N10
cycloneive_lcell_comb \uy_ram|mem~79 (
// Equation(s):
// \uy_ram|mem~79_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a20 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~21_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~21_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\uy_ram|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~79 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N4
cycloneive_lcell_comb \uy_ram|mem~80 (
// Equation(s):
// \uy_ram|mem~80_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [37])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~79_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [37]),
	.datad(\uy_ram|mem~79_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~80 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N7
dffeas \uy_ram|mem~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~22 .is_wysiwyg = "true";
defparam \uy_ram|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N6
cycloneive_lcell_comb \uy_ram|mem~81 (
// Equation(s):
// \uy_ram|mem~81_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~22_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~22_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\uy_ram|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~81 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N25
dffeas \uy_ram|mem_rtl_0_bypass[38] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N16
cycloneive_lcell_comb \uy_ram|mem~82 (
// Equation(s):
// \uy_ram|mem~82_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [38]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~81_combout ))

	.dataa(\uy_ram|mem~81_combout ),
	.datab(\uy_ram|mem~39_combout ),
	.datac(gnd),
	.datad(\uy_ram|mem_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\uy_ram|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~82 .lut_mask = 16'hEE22;
defparam \uy_ram|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y46_N1
dffeas \uy_ram|mem_rtl_0_bypass[39] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N3
dffeas \uy_ram|mem~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~23 .is_wysiwyg = "true";
defparam \uy_ram|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N2
cycloneive_lcell_comb \uy_ram|mem~83 (
// Equation(s):
// \uy_ram|mem~83_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~23_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~23_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\uy_ram|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~83 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N0
cycloneive_lcell_comb \uy_ram|mem~84 (
// Equation(s):
// \uy_ram|mem~84_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [39])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~83_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [39]),
	.datad(\uy_ram|mem~83_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~84 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N15
dffeas \uy_ram|mem_rtl_0_bypass[40] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y46_N29
dffeas \uy_ram|mem~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~24 .is_wysiwyg = "true";
defparam \uy_ram|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y46_N28
cycloneive_lcell_comb \uy_ram|mem~85 (
// Equation(s):
// \uy_ram|mem~85_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~24_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~24_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\uy_ram|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~85 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N14
cycloneive_lcell_comb \uy_ram|mem~86 (
// Equation(s):
// \uy_ram|mem~86_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [40])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~85_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [40]),
	.datad(\uy_ram|mem~85_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~86 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N31
dffeas \uy_ram|mem~25 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~25 .is_wysiwyg = "true";
defparam \uy_ram|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N30
cycloneive_lcell_comb \uy_ram|mem~87 (
// Equation(s):
// \uy_ram|mem~87_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~25_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~25_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\uy_ram|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~87 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N21
dffeas \uy_ram|mem_rtl_0_bypass[41] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N20
cycloneive_lcell_comb \uy_ram|mem~88 (
// Equation(s):
// \uy_ram|mem~88_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [41]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~87_combout ))

	.dataa(\uy_ram|mem~87_combout ),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~88 .lut_mask = 16'hE2E2;
defparam \uy_ram|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N11
dffeas \uy_ram|mem~26 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~26 .is_wysiwyg = "true";
defparam \uy_ram|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N10
cycloneive_lcell_comb \uy_ram|mem~89 (
// Equation(s):
// \uy_ram|mem~89_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~26_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~26_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\uy_ram|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~89 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N25
dffeas \uy_ram|mem_rtl_0_bypass[42] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y46_N20
cycloneive_lcell_comb \uy_ram|mem~90 (
// Equation(s):
// \uy_ram|mem~90_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [42]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~89_combout ))

	.dataa(\uy_ram|mem~89_combout ),
	.datab(\uy_ram|mem_rtl_0_bypass [42]),
	.datac(gnd),
	.datad(\uy_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~90 .lut_mask = 16'hCCAA;
defparam \uy_ram|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N17
dffeas \uy_ram|mem_rtl_0_bypass[43] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y46_N3
dffeas \uy_ram|mem~27 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~27 .is_wysiwyg = "true";
defparam \uy_ram|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N2
cycloneive_lcell_comb \uy_ram|mem~91 (
// Equation(s):
// \uy_ram|mem~91_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a26 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~27_q )))

	.dataa(\uy_ram|mem~0_q ),
	.datab(\uy_ram|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\uy_ram|mem~27_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~91 .lut_mask = 16'hD8D8;
defparam \uy_ram|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N16
cycloneive_lcell_comb \uy_ram|mem~92 (
// Equation(s):
// \uy_ram|mem~92_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [43])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~91_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [43]),
	.datad(\uy_ram|mem~91_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~92 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N27
dffeas \uy_ram|mem~28 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~28 .is_wysiwyg = "true";
defparam \uy_ram|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N26
cycloneive_lcell_comb \uy_ram|mem~93 (
// Equation(s):
// \uy_ram|mem~93_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a27 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~28_q ))

	.dataa(\uy_ram|mem~0_q ),
	.datab(gnd),
	.datac(\uy_ram|mem~28_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\uy_ram|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~93 .lut_mask = 16'hFA50;
defparam \uy_ram|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N1
dffeas \uy_ram|mem_rtl_0_bypass[44] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N0
cycloneive_lcell_comb \uy_ram|mem~94 (
// Equation(s):
// \uy_ram|mem~94_combout  = (\uy_ram|mem~39_combout  & ((\uy_ram|mem_rtl_0_bypass [44]))) # (!\uy_ram|mem~39_combout  & (\uy_ram|mem~93_combout ))

	.dataa(\uy_ram|mem~93_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [44]),
	.datad(\uy_ram|mem~39_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~94 .lut_mask = 16'hF0AA;
defparam \uy_ram|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y46_N29
dffeas \uy_ram|mem_rtl_0_bypass[45] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y46_N19
dffeas \uy_ram|mem~29 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~29 .is_wysiwyg = "true";
defparam \uy_ram|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N18
cycloneive_lcell_comb \uy_ram|mem~95 (
// Equation(s):
// \uy_ram|mem~95_combout  = (\uy_ram|mem~0_q  & (\uy_ram|mem_rtl_0|auto_generated|ram_block1a28 )) # (!\uy_ram|mem~0_q  & ((\uy_ram|mem~29_q )))

	.dataa(\uy_ram|mem~0_q ),
	.datab(\uy_ram|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\uy_ram|mem~29_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uy_ram|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~95 .lut_mask = 16'hD8D8;
defparam \uy_ram|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N28
cycloneive_lcell_comb \uy_ram|mem~96 (
// Equation(s):
// \uy_ram|mem~96_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [45])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~95_combout )))

	.dataa(gnd),
	.datab(\uy_ram|mem~39_combout ),
	.datac(\uy_ram|mem_rtl_0_bypass [45]),
	.datad(\uy_ram|mem~95_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~96 .lut_mask = 16'hF3C0;
defparam \uy_ram|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y46_N31
dffeas \uy_ram|mem_rtl_0_bypass[46] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N21
dffeas \uy_ram|mem~30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~30 .is_wysiwyg = "true";
defparam \uy_ram|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N20
cycloneive_lcell_comb \uy_ram|mem~97 (
// Equation(s):
// \uy_ram|mem~97_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a29 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~30_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~30_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\uy_ram|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~97 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y46_N30
cycloneive_lcell_comb \uy_ram|mem~98 (
// Equation(s):
// \uy_ram|mem~98_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [46])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~97_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [46]),
	.datad(\uy_ram|mem~97_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~98 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N1
dffeas \uy_ram|mem_rtl_0_bypass[47] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y46_N19
dffeas \uy_ram|mem~31 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~31 .is_wysiwyg = "true";
defparam \uy_ram|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N18
cycloneive_lcell_comb \uy_ram|mem~99 (
// Equation(s):
// \uy_ram|mem~99_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~31_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~31_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\uy_ram|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~99 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N0
cycloneive_lcell_comb \uy_ram|mem~100 (
// Equation(s):
// \uy_ram|mem~100_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [47])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~99_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [47]),
	.datad(\uy_ram|mem~99_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~100 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y46_N13
dffeas \uy_ram|mem_rtl_0_bypass[48] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \uy_ram|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y46_N11
dffeas \uy_ram|mem~32 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uy_mem_mux|Dout[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ux_ram|mem~102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uy_ram|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uy_ram|mem~32 .is_wysiwyg = "true";
defparam \uy_ram|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N10
cycloneive_lcell_comb \uy_ram|mem~101 (
// Equation(s):
// \uy_ram|mem~101_combout  = (\uy_ram|mem~0_q  & ((\uy_ram|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\uy_ram|mem~0_q  & (\uy_ram|mem~32_q ))

	.dataa(gnd),
	.datab(\uy_ram|mem~0_q ),
	.datac(\uy_ram|mem~32_q ),
	.datad(\uy_ram|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\uy_ram|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~101 .lut_mask = 16'hFC30;
defparam \uy_ram|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N12
cycloneive_lcell_comb \uy_ram|mem~102 (
// Equation(s):
// \uy_ram|mem~102_combout  = (\uy_ram|mem~39_combout  & (\uy_ram|mem_rtl_0_bypass [48])) # (!\uy_ram|mem~39_combout  & ((\uy_ram|mem~101_combout )))

	.dataa(\uy_ram|mem~39_combout ),
	.datab(gnd),
	.datac(\uy_ram|mem_rtl_0_bypass [48]),
	.datad(\uy_ram|mem~101_combout ),
	.cin(gnd),
	.combout(\uy_ram|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \uy_ram|mem~102 .lut_mask = 16'hF5A0;
defparam \uy_ram|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

assign p_mem_data_out[0] = \p_mem_data_out[0]~output_o ;

assign p_mem_data_out[1] = \p_mem_data_out[1]~output_o ;

assign p_mem_data_out[2] = \p_mem_data_out[2]~output_o ;

assign p_mem_data_out[3] = \p_mem_data_out[3]~output_o ;

assign p_mem_data_out[4] = \p_mem_data_out[4]~output_o ;

assign p_mem_data_out[5] = \p_mem_data_out[5]~output_o ;

assign p_mem_data_out[6] = \p_mem_data_out[6]~output_o ;

assign p_mem_data_out[7] = \p_mem_data_out[7]~output_o ;

assign p_mem_data_out[8] = \p_mem_data_out[8]~output_o ;

assign p_mem_data_out[9] = \p_mem_data_out[9]~output_o ;

assign p_mem_data_out[10] = \p_mem_data_out[10]~output_o ;

assign p_mem_data_out[11] = \p_mem_data_out[11]~output_o ;

assign p_mem_data_out[12] = \p_mem_data_out[12]~output_o ;

assign p_mem_data_out[13] = \p_mem_data_out[13]~output_o ;

assign p_mem_data_out[14] = \p_mem_data_out[14]~output_o ;

assign p_mem_data_out[15] = \p_mem_data_out[15]~output_o ;

assign p_mem_data_out[16] = \p_mem_data_out[16]~output_o ;

assign p_mem_data_out[17] = \p_mem_data_out[17]~output_o ;

assign p_mem_data_out[18] = \p_mem_data_out[18]~output_o ;

assign p_mem_data_out[19] = \p_mem_data_out[19]~output_o ;

assign p_mem_data_out[20] = \p_mem_data_out[20]~output_o ;

assign p_mem_data_out[21] = \p_mem_data_out[21]~output_o ;

assign p_mem_data_out[22] = \p_mem_data_out[22]~output_o ;

assign p_mem_data_out[23] = \p_mem_data_out[23]~output_o ;

assign p_mem_data_out[24] = \p_mem_data_out[24]~output_o ;

assign p_mem_data_out[25] = \p_mem_data_out[25]~output_o ;

assign p_mem_data_out[26] = \p_mem_data_out[26]~output_o ;

assign p_mem_data_out[27] = \p_mem_data_out[27]~output_o ;

assign p_mem_data_out[28] = \p_mem_data_out[28]~output_o ;

assign p_mem_data_out[29] = \p_mem_data_out[29]~output_o ;

assign p_mem_data_out[30] = \p_mem_data_out[30]~output_o ;

assign p_mem_data_out[31] = \p_mem_data_out[31]~output_o ;

assign ux_mem_data_out[0] = \ux_mem_data_out[0]~output_o ;

assign ux_mem_data_out[1] = \ux_mem_data_out[1]~output_o ;

assign ux_mem_data_out[2] = \ux_mem_data_out[2]~output_o ;

assign ux_mem_data_out[3] = \ux_mem_data_out[3]~output_o ;

assign ux_mem_data_out[4] = \ux_mem_data_out[4]~output_o ;

assign ux_mem_data_out[5] = \ux_mem_data_out[5]~output_o ;

assign ux_mem_data_out[6] = \ux_mem_data_out[6]~output_o ;

assign ux_mem_data_out[7] = \ux_mem_data_out[7]~output_o ;

assign ux_mem_data_out[8] = \ux_mem_data_out[8]~output_o ;

assign ux_mem_data_out[9] = \ux_mem_data_out[9]~output_o ;

assign ux_mem_data_out[10] = \ux_mem_data_out[10]~output_o ;

assign ux_mem_data_out[11] = \ux_mem_data_out[11]~output_o ;

assign ux_mem_data_out[12] = \ux_mem_data_out[12]~output_o ;

assign ux_mem_data_out[13] = \ux_mem_data_out[13]~output_o ;

assign ux_mem_data_out[14] = \ux_mem_data_out[14]~output_o ;

assign ux_mem_data_out[15] = \ux_mem_data_out[15]~output_o ;

assign ux_mem_data_out[16] = \ux_mem_data_out[16]~output_o ;

assign ux_mem_data_out[17] = \ux_mem_data_out[17]~output_o ;

assign ux_mem_data_out[18] = \ux_mem_data_out[18]~output_o ;

assign ux_mem_data_out[19] = \ux_mem_data_out[19]~output_o ;

assign ux_mem_data_out[20] = \ux_mem_data_out[20]~output_o ;

assign ux_mem_data_out[21] = \ux_mem_data_out[21]~output_o ;

assign ux_mem_data_out[22] = \ux_mem_data_out[22]~output_o ;

assign ux_mem_data_out[23] = \ux_mem_data_out[23]~output_o ;

assign ux_mem_data_out[24] = \ux_mem_data_out[24]~output_o ;

assign ux_mem_data_out[25] = \ux_mem_data_out[25]~output_o ;

assign ux_mem_data_out[26] = \ux_mem_data_out[26]~output_o ;

assign ux_mem_data_out[27] = \ux_mem_data_out[27]~output_o ;

assign ux_mem_data_out[28] = \ux_mem_data_out[28]~output_o ;

assign ux_mem_data_out[29] = \ux_mem_data_out[29]~output_o ;

assign ux_mem_data_out[30] = \ux_mem_data_out[30]~output_o ;

assign ux_mem_data_out[31] = \ux_mem_data_out[31]~output_o ;

assign uy_mem_data_out[0] = \uy_mem_data_out[0]~output_o ;

assign uy_mem_data_out[1] = \uy_mem_data_out[1]~output_o ;

assign uy_mem_data_out[2] = \uy_mem_data_out[2]~output_o ;

assign uy_mem_data_out[3] = \uy_mem_data_out[3]~output_o ;

assign uy_mem_data_out[4] = \uy_mem_data_out[4]~output_o ;

assign uy_mem_data_out[5] = \uy_mem_data_out[5]~output_o ;

assign uy_mem_data_out[6] = \uy_mem_data_out[6]~output_o ;

assign uy_mem_data_out[7] = \uy_mem_data_out[7]~output_o ;

assign uy_mem_data_out[8] = \uy_mem_data_out[8]~output_o ;

assign uy_mem_data_out[9] = \uy_mem_data_out[9]~output_o ;

assign uy_mem_data_out[10] = \uy_mem_data_out[10]~output_o ;

assign uy_mem_data_out[11] = \uy_mem_data_out[11]~output_o ;

assign uy_mem_data_out[12] = \uy_mem_data_out[12]~output_o ;

assign uy_mem_data_out[13] = \uy_mem_data_out[13]~output_o ;

assign uy_mem_data_out[14] = \uy_mem_data_out[14]~output_o ;

assign uy_mem_data_out[15] = \uy_mem_data_out[15]~output_o ;

assign uy_mem_data_out[16] = \uy_mem_data_out[16]~output_o ;

assign uy_mem_data_out[17] = \uy_mem_data_out[17]~output_o ;

assign uy_mem_data_out[18] = \uy_mem_data_out[18]~output_o ;

assign uy_mem_data_out[19] = \uy_mem_data_out[19]~output_o ;

assign uy_mem_data_out[20] = \uy_mem_data_out[20]~output_o ;

assign uy_mem_data_out[21] = \uy_mem_data_out[21]~output_o ;

assign uy_mem_data_out[22] = \uy_mem_data_out[22]~output_o ;

assign uy_mem_data_out[23] = \uy_mem_data_out[23]~output_o ;

assign uy_mem_data_out[24] = \uy_mem_data_out[24]~output_o ;

assign uy_mem_data_out[25] = \uy_mem_data_out[25]~output_o ;

assign uy_mem_data_out[26] = \uy_mem_data_out[26]~output_o ;

assign uy_mem_data_out[27] = \uy_mem_data_out[27]~output_o ;

assign uy_mem_data_out[28] = \uy_mem_data_out[28]~output_o ;

assign uy_mem_data_out[29] = \uy_mem_data_out[29]~output_o ;

assign uy_mem_data_out[30] = \uy_mem_data_out[30]~output_o ;

assign uy_mem_data_out[31] = \uy_mem_data_out[31]~output_o ;

assign fin_mem_data_out[0] = \fin_mem_data_out[0]~output_o ;

assign fin_mem_data_out[1] = \fin_mem_data_out[1]~output_o ;

assign fin_mem_data_out[2] = \fin_mem_data_out[2]~output_o ;

assign fin_mem_data_out[3] = \fin_mem_data_out[3]~output_o ;

assign fin_mem_data_out[4] = \fin_mem_data_out[4]~output_o ;

assign fin_mem_data_out[5] = \fin_mem_data_out[5]~output_o ;

assign fin_mem_data_out[6] = \fin_mem_data_out[6]~output_o ;

assign fin_mem_data_out[7] = \fin_mem_data_out[7]~output_o ;

assign fin_mem_data_out[8] = \fin_mem_data_out[8]~output_o ;

assign fin_mem_data_out[9] = \fin_mem_data_out[9]~output_o ;

assign fin_mem_data_out[10] = \fin_mem_data_out[10]~output_o ;

assign fin_mem_data_out[11] = \fin_mem_data_out[11]~output_o ;

assign fin_mem_data_out[12] = \fin_mem_data_out[12]~output_o ;

assign fin_mem_data_out[13] = \fin_mem_data_out[13]~output_o ;

assign fin_mem_data_out[14] = \fin_mem_data_out[14]~output_o ;

assign fin_mem_data_out[15] = \fin_mem_data_out[15]~output_o ;

assign fin_mem_data_out[16] = \fin_mem_data_out[16]~output_o ;

assign fin_mem_data_out[17] = \fin_mem_data_out[17]~output_o ;

assign fin_mem_data_out[18] = \fin_mem_data_out[18]~output_o ;

assign fin_mem_data_out[19] = \fin_mem_data_out[19]~output_o ;

assign fin_mem_data_out[20] = \fin_mem_data_out[20]~output_o ;

assign fin_mem_data_out[21] = \fin_mem_data_out[21]~output_o ;

assign fin_mem_data_out[22] = \fin_mem_data_out[22]~output_o ;

assign fin_mem_data_out[23] = \fin_mem_data_out[23]~output_o ;

assign fin_mem_data_out[24] = \fin_mem_data_out[24]~output_o ;

assign fin_mem_data_out[25] = \fin_mem_data_out[25]~output_o ;

assign fin_mem_data_out[26] = \fin_mem_data_out[26]~output_o ;

assign fin_mem_data_out[27] = \fin_mem_data_out[27]~output_o ;

assign fin_mem_data_out[28] = \fin_mem_data_out[28]~output_o ;

assign fin_mem_data_out[29] = \fin_mem_data_out[29]~output_o ;

assign fin_mem_data_out[30] = \fin_mem_data_out[30]~output_o ;

assign fin_mem_data_out[31] = \fin_mem_data_out[31]~output_o ;

assign fin_mem_data_out[32] = \fin_mem_data_out[32]~output_o ;

assign fin_mem_data_out[33] = \fin_mem_data_out[33]~output_o ;

assign fin_mem_data_out[34] = \fin_mem_data_out[34]~output_o ;

assign fin_mem_data_out[35] = \fin_mem_data_out[35]~output_o ;

assign fin_mem_data_out[36] = \fin_mem_data_out[36]~output_o ;

assign fin_mem_data_out[37] = \fin_mem_data_out[37]~output_o ;

assign fin_mem_data_out[38] = \fin_mem_data_out[38]~output_o ;

assign fin_mem_data_out[39] = \fin_mem_data_out[39]~output_o ;

assign fin_mem_data_out[40] = \fin_mem_data_out[40]~output_o ;

assign fin_mem_data_out[41] = \fin_mem_data_out[41]~output_o ;

assign fin_mem_data_out[42] = \fin_mem_data_out[42]~output_o ;

assign fin_mem_data_out[43] = \fin_mem_data_out[43]~output_o ;

assign fin_mem_data_out[44] = \fin_mem_data_out[44]~output_o ;

assign fin_mem_data_out[45] = \fin_mem_data_out[45]~output_o ;

assign fin_mem_data_out[46] = \fin_mem_data_out[46]~output_o ;

assign fin_mem_data_out[47] = \fin_mem_data_out[47]~output_o ;

assign fin_mem_data_out[48] = \fin_mem_data_out[48]~output_o ;

assign fin_mem_data_out[49] = \fin_mem_data_out[49]~output_o ;

assign fin_mem_data_out[50] = \fin_mem_data_out[50]~output_o ;

assign fin_mem_data_out[51] = \fin_mem_data_out[51]~output_o ;

assign fin_mem_data_out[52] = \fin_mem_data_out[52]~output_o ;

assign fin_mem_data_out[53] = \fin_mem_data_out[53]~output_o ;

assign fin_mem_data_out[54] = \fin_mem_data_out[54]~output_o ;

assign fin_mem_data_out[55] = \fin_mem_data_out[55]~output_o ;

assign fin_mem_data_out[56] = \fin_mem_data_out[56]~output_o ;

assign fin_mem_data_out[57] = \fin_mem_data_out[57]~output_o ;

assign fin_mem_data_out[58] = \fin_mem_data_out[58]~output_o ;

assign fin_mem_data_out[59] = \fin_mem_data_out[59]~output_o ;

assign fin_mem_data_out[60] = \fin_mem_data_out[60]~output_o ;

assign fin_mem_data_out[61] = \fin_mem_data_out[61]~output_o ;

assign fin_mem_data_out[62] = \fin_mem_data_out[62]~output_o ;

assign fin_mem_data_out[63] = \fin_mem_data_out[63]~output_o ;

assign fin_mem_data_out[64] = \fin_mem_data_out[64]~output_o ;

assign fin_mem_data_out[65] = \fin_mem_data_out[65]~output_o ;

assign fin_mem_data_out[66] = \fin_mem_data_out[66]~output_o ;

assign fin_mem_data_out[67] = \fin_mem_data_out[67]~output_o ;

assign fin_mem_data_out[68] = \fin_mem_data_out[68]~output_o ;

assign fin_mem_data_out[69] = \fin_mem_data_out[69]~output_o ;

assign fin_mem_data_out[70] = \fin_mem_data_out[70]~output_o ;

assign fin_mem_data_out[71] = \fin_mem_data_out[71]~output_o ;

assign fin_mem_data_out[72] = \fin_mem_data_out[72]~output_o ;

assign fin_mem_data_out[73] = \fin_mem_data_out[73]~output_o ;

assign fin_mem_data_out[74] = \fin_mem_data_out[74]~output_o ;

assign fin_mem_data_out[75] = \fin_mem_data_out[75]~output_o ;

assign fin_mem_data_out[76] = \fin_mem_data_out[76]~output_o ;

assign fin_mem_data_out[77] = \fin_mem_data_out[77]~output_o ;

assign fin_mem_data_out[78] = \fin_mem_data_out[78]~output_o ;

assign fin_mem_data_out[79] = \fin_mem_data_out[79]~output_o ;

assign fin_mem_data_out[80] = \fin_mem_data_out[80]~output_o ;

assign fin_mem_data_out[81] = \fin_mem_data_out[81]~output_o ;

assign fin_mem_data_out[82] = \fin_mem_data_out[82]~output_o ;

assign fin_mem_data_out[83] = \fin_mem_data_out[83]~output_o ;

assign fin_mem_data_out[84] = \fin_mem_data_out[84]~output_o ;

assign fin_mem_data_out[85] = \fin_mem_data_out[85]~output_o ;

assign fin_mem_data_out[86] = \fin_mem_data_out[86]~output_o ;

assign fin_mem_data_out[87] = \fin_mem_data_out[87]~output_o ;

assign fin_mem_data_out[88] = \fin_mem_data_out[88]~output_o ;

assign fin_mem_data_out[89] = \fin_mem_data_out[89]~output_o ;

assign fin_mem_data_out[90] = \fin_mem_data_out[90]~output_o ;

assign fin_mem_data_out[91] = \fin_mem_data_out[91]~output_o ;

assign fin_mem_data_out[92] = \fin_mem_data_out[92]~output_o ;

assign fin_mem_data_out[93] = \fin_mem_data_out[93]~output_o ;

assign fin_mem_data_out[94] = \fin_mem_data_out[94]~output_o ;

assign fin_mem_data_out[95] = \fin_mem_data_out[95]~output_o ;

assign fin_mem_data_out[96] = \fin_mem_data_out[96]~output_o ;

assign fin_mem_data_out[97] = \fin_mem_data_out[97]~output_o ;

assign fin_mem_data_out[98] = \fin_mem_data_out[98]~output_o ;

assign fin_mem_data_out[99] = \fin_mem_data_out[99]~output_o ;

assign fin_mem_data_out[100] = \fin_mem_data_out[100]~output_o ;

assign fin_mem_data_out[101] = \fin_mem_data_out[101]~output_o ;

assign fin_mem_data_out[102] = \fin_mem_data_out[102]~output_o ;

assign fin_mem_data_out[103] = \fin_mem_data_out[103]~output_o ;

assign fin_mem_data_out[104] = \fin_mem_data_out[104]~output_o ;

assign fin_mem_data_out[105] = \fin_mem_data_out[105]~output_o ;

assign fin_mem_data_out[106] = \fin_mem_data_out[106]~output_o ;

assign fin_mem_data_out[107] = \fin_mem_data_out[107]~output_o ;

assign fin_mem_data_out[108] = \fin_mem_data_out[108]~output_o ;

assign fin_mem_data_out[109] = \fin_mem_data_out[109]~output_o ;

assign fin_mem_data_out[110] = \fin_mem_data_out[110]~output_o ;

assign fin_mem_data_out[111] = \fin_mem_data_out[111]~output_o ;

assign fin_mem_data_out[112] = \fin_mem_data_out[112]~output_o ;

assign fin_mem_data_out[113] = \fin_mem_data_out[113]~output_o ;

assign fin_mem_data_out[114] = \fin_mem_data_out[114]~output_o ;

assign fin_mem_data_out[115] = \fin_mem_data_out[115]~output_o ;

assign fin_mem_data_out[116] = \fin_mem_data_out[116]~output_o ;

assign fin_mem_data_out[117] = \fin_mem_data_out[117]~output_o ;

assign fin_mem_data_out[118] = \fin_mem_data_out[118]~output_o ;

assign fin_mem_data_out[119] = \fin_mem_data_out[119]~output_o ;

assign fin_mem_data_out[120] = \fin_mem_data_out[120]~output_o ;

assign fin_mem_data_out[121] = \fin_mem_data_out[121]~output_o ;

assign fin_mem_data_out[122] = \fin_mem_data_out[122]~output_o ;

assign fin_mem_data_out[123] = \fin_mem_data_out[123]~output_o ;

assign fin_mem_data_out[124] = \fin_mem_data_out[124]~output_o ;

assign fin_mem_data_out[125] = \fin_mem_data_out[125]~output_o ;

assign fin_mem_data_out[126] = \fin_mem_data_out[126]~output_o ;

assign fin_mem_data_out[127] = \fin_mem_data_out[127]~output_o ;

assign fin_mem_data_out[128] = \fin_mem_data_out[128]~output_o ;

assign fin_mem_data_out[129] = \fin_mem_data_out[129]~output_o ;

assign fin_mem_data_out[130] = \fin_mem_data_out[130]~output_o ;

assign fin_mem_data_out[131] = \fin_mem_data_out[131]~output_o ;

assign fin_mem_data_out[132] = \fin_mem_data_out[132]~output_o ;

assign fin_mem_data_out[133] = \fin_mem_data_out[133]~output_o ;

assign fin_mem_data_out[134] = \fin_mem_data_out[134]~output_o ;

assign fin_mem_data_out[135] = \fin_mem_data_out[135]~output_o ;

assign fin_mem_data_out[136] = \fin_mem_data_out[136]~output_o ;

assign fin_mem_data_out[137] = \fin_mem_data_out[137]~output_o ;

assign fin_mem_data_out[138] = \fin_mem_data_out[138]~output_o ;

assign fin_mem_data_out[139] = \fin_mem_data_out[139]~output_o ;

assign fin_mem_data_out[140] = \fin_mem_data_out[140]~output_o ;

assign fin_mem_data_out[141] = \fin_mem_data_out[141]~output_o ;

assign fin_mem_data_out[142] = \fin_mem_data_out[142]~output_o ;

assign fin_mem_data_out[143] = \fin_mem_data_out[143]~output_o ;

assign fin_mem_data_out[144] = \fin_mem_data_out[144]~output_o ;

assign fin_mem_data_out[145] = \fin_mem_data_out[145]~output_o ;

assign fin_mem_data_out[146] = \fin_mem_data_out[146]~output_o ;

assign fin_mem_data_out[147] = \fin_mem_data_out[147]~output_o ;

assign fin_mem_data_out[148] = \fin_mem_data_out[148]~output_o ;

assign fin_mem_data_out[149] = \fin_mem_data_out[149]~output_o ;

assign fin_mem_data_out[150] = \fin_mem_data_out[150]~output_o ;

assign fin_mem_data_out[151] = \fin_mem_data_out[151]~output_o ;

assign fin_mem_data_out[152] = \fin_mem_data_out[152]~output_o ;

assign fin_mem_data_out[153] = \fin_mem_data_out[153]~output_o ;

assign fin_mem_data_out[154] = \fin_mem_data_out[154]~output_o ;

assign fin_mem_data_out[155] = \fin_mem_data_out[155]~output_o ;

assign fin_mem_data_out[156] = \fin_mem_data_out[156]~output_o ;

assign fin_mem_data_out[157] = \fin_mem_data_out[157]~output_o ;

assign fin_mem_data_out[158] = \fin_mem_data_out[158]~output_o ;

assign fin_mem_data_out[159] = \fin_mem_data_out[159]~output_o ;

assign fin_mem_data_out[160] = \fin_mem_data_out[160]~output_o ;

assign fin_mem_data_out[161] = \fin_mem_data_out[161]~output_o ;

assign fin_mem_data_out[162] = \fin_mem_data_out[162]~output_o ;

assign fin_mem_data_out[163] = \fin_mem_data_out[163]~output_o ;

assign fin_mem_data_out[164] = \fin_mem_data_out[164]~output_o ;

assign fin_mem_data_out[165] = \fin_mem_data_out[165]~output_o ;

assign fin_mem_data_out[166] = \fin_mem_data_out[166]~output_o ;

assign fin_mem_data_out[167] = \fin_mem_data_out[167]~output_o ;

assign fin_mem_data_out[168] = \fin_mem_data_out[168]~output_o ;

assign fin_mem_data_out[169] = \fin_mem_data_out[169]~output_o ;

assign fin_mem_data_out[170] = \fin_mem_data_out[170]~output_o ;

assign fin_mem_data_out[171] = \fin_mem_data_out[171]~output_o ;

assign fin_mem_data_out[172] = \fin_mem_data_out[172]~output_o ;

assign fin_mem_data_out[173] = \fin_mem_data_out[173]~output_o ;

assign fin_mem_data_out[174] = \fin_mem_data_out[174]~output_o ;

assign fin_mem_data_out[175] = \fin_mem_data_out[175]~output_o ;

assign fin_mem_data_out[176] = \fin_mem_data_out[176]~output_o ;

assign fin_mem_data_out[177] = \fin_mem_data_out[177]~output_o ;

assign fin_mem_data_out[178] = \fin_mem_data_out[178]~output_o ;

assign fin_mem_data_out[179] = \fin_mem_data_out[179]~output_o ;

assign fin_mem_data_out[180] = \fin_mem_data_out[180]~output_o ;

assign fin_mem_data_out[181] = \fin_mem_data_out[181]~output_o ;

assign fin_mem_data_out[182] = \fin_mem_data_out[182]~output_o ;

assign fin_mem_data_out[183] = \fin_mem_data_out[183]~output_o ;

assign fin_mem_data_out[184] = \fin_mem_data_out[184]~output_o ;

assign fin_mem_data_out[185] = \fin_mem_data_out[185]~output_o ;

assign fin_mem_data_out[186] = \fin_mem_data_out[186]~output_o ;

assign fin_mem_data_out[187] = \fin_mem_data_out[187]~output_o ;

assign fin_mem_data_out[188] = \fin_mem_data_out[188]~output_o ;

assign fin_mem_data_out[189] = \fin_mem_data_out[189]~output_o ;

assign fin_mem_data_out[190] = \fin_mem_data_out[190]~output_o ;

assign fin_mem_data_out[191] = \fin_mem_data_out[191]~output_o ;

assign fin_mem_data_out[192] = \fin_mem_data_out[192]~output_o ;

assign fin_mem_data_out[193] = \fin_mem_data_out[193]~output_o ;

assign fin_mem_data_out[194] = \fin_mem_data_out[194]~output_o ;

assign fin_mem_data_out[195] = \fin_mem_data_out[195]~output_o ;

assign fin_mem_data_out[196] = \fin_mem_data_out[196]~output_o ;

assign fin_mem_data_out[197] = \fin_mem_data_out[197]~output_o ;

assign fin_mem_data_out[198] = \fin_mem_data_out[198]~output_o ;

assign fin_mem_data_out[199] = \fin_mem_data_out[199]~output_o ;

assign fin_mem_data_out[200] = \fin_mem_data_out[200]~output_o ;

assign fin_mem_data_out[201] = \fin_mem_data_out[201]~output_o ;

assign fin_mem_data_out[202] = \fin_mem_data_out[202]~output_o ;

assign fin_mem_data_out[203] = \fin_mem_data_out[203]~output_o ;

assign fin_mem_data_out[204] = \fin_mem_data_out[204]~output_o ;

assign fin_mem_data_out[205] = \fin_mem_data_out[205]~output_o ;

assign fin_mem_data_out[206] = \fin_mem_data_out[206]~output_o ;

assign fin_mem_data_out[207] = \fin_mem_data_out[207]~output_o ;

assign fin_mem_data_out[208] = \fin_mem_data_out[208]~output_o ;

assign fin_mem_data_out[209] = \fin_mem_data_out[209]~output_o ;

assign fin_mem_data_out[210] = \fin_mem_data_out[210]~output_o ;

assign fin_mem_data_out[211] = \fin_mem_data_out[211]~output_o ;

assign fin_mem_data_out[212] = \fin_mem_data_out[212]~output_o ;

assign fin_mem_data_out[213] = \fin_mem_data_out[213]~output_o ;

assign fin_mem_data_out[214] = \fin_mem_data_out[214]~output_o ;

assign fin_mem_data_out[215] = \fin_mem_data_out[215]~output_o ;

assign fin_mem_data_out[216] = \fin_mem_data_out[216]~output_o ;

assign fin_mem_data_out[217] = \fin_mem_data_out[217]~output_o ;

assign fin_mem_data_out[218] = \fin_mem_data_out[218]~output_o ;

assign fin_mem_data_out[219] = \fin_mem_data_out[219]~output_o ;

assign fin_mem_data_out[220] = \fin_mem_data_out[220]~output_o ;

assign fin_mem_data_out[221] = \fin_mem_data_out[221]~output_o ;

assign fin_mem_data_out[222] = \fin_mem_data_out[222]~output_o ;

assign fin_mem_data_out[223] = \fin_mem_data_out[223]~output_o ;

assign fin_mem_data_out[224] = \fin_mem_data_out[224]~output_o ;

assign fin_mem_data_out[225] = \fin_mem_data_out[225]~output_o ;

assign fin_mem_data_out[226] = \fin_mem_data_out[226]~output_o ;

assign fin_mem_data_out[227] = \fin_mem_data_out[227]~output_o ;

assign fin_mem_data_out[228] = \fin_mem_data_out[228]~output_o ;

assign fin_mem_data_out[229] = \fin_mem_data_out[229]~output_o ;

assign fin_mem_data_out[230] = \fin_mem_data_out[230]~output_o ;

assign fin_mem_data_out[231] = \fin_mem_data_out[231]~output_o ;

assign fin_mem_data_out[232] = \fin_mem_data_out[232]~output_o ;

assign fin_mem_data_out[233] = \fin_mem_data_out[233]~output_o ;

assign fin_mem_data_out[234] = \fin_mem_data_out[234]~output_o ;

assign fin_mem_data_out[235] = \fin_mem_data_out[235]~output_o ;

assign fin_mem_data_out[236] = \fin_mem_data_out[236]~output_o ;

assign fin_mem_data_out[237] = \fin_mem_data_out[237]~output_o ;

assign fin_mem_data_out[238] = \fin_mem_data_out[238]~output_o ;

assign fin_mem_data_out[239] = \fin_mem_data_out[239]~output_o ;

assign fin_mem_data_out[240] = \fin_mem_data_out[240]~output_o ;

assign fin_mem_data_out[241] = \fin_mem_data_out[241]~output_o ;

assign fin_mem_data_out[242] = \fin_mem_data_out[242]~output_o ;

assign fin_mem_data_out[243] = \fin_mem_data_out[243]~output_o ;

assign fin_mem_data_out[244] = \fin_mem_data_out[244]~output_o ;

assign fin_mem_data_out[245] = \fin_mem_data_out[245]~output_o ;

assign fin_mem_data_out[246] = \fin_mem_data_out[246]~output_o ;

assign fin_mem_data_out[247] = \fin_mem_data_out[247]~output_o ;

assign fin_mem_data_out[248] = \fin_mem_data_out[248]~output_o ;

assign fin_mem_data_out[249] = \fin_mem_data_out[249]~output_o ;

assign fin_mem_data_out[250] = \fin_mem_data_out[250]~output_o ;

assign fin_mem_data_out[251] = \fin_mem_data_out[251]~output_o ;

assign fin_mem_data_out[252] = \fin_mem_data_out[252]~output_o ;

assign fin_mem_data_out[253] = \fin_mem_data_out[253]~output_o ;

assign fin_mem_data_out[254] = \fin_mem_data_out[254]~output_o ;

assign fin_mem_data_out[255] = \fin_mem_data_out[255]~output_o ;

assign fin_mem_data_out[256] = \fin_mem_data_out[256]~output_o ;

assign fin_mem_data_out[257] = \fin_mem_data_out[257]~output_o ;

assign fin_mem_data_out[258] = \fin_mem_data_out[258]~output_o ;

assign fin_mem_data_out[259] = \fin_mem_data_out[259]~output_o ;

assign fin_mem_data_out[260] = \fin_mem_data_out[260]~output_o ;

assign fin_mem_data_out[261] = \fin_mem_data_out[261]~output_o ;

assign fin_mem_data_out[262] = \fin_mem_data_out[262]~output_o ;

assign fin_mem_data_out[263] = \fin_mem_data_out[263]~output_o ;

assign fin_mem_data_out[264] = \fin_mem_data_out[264]~output_o ;

assign fin_mem_data_out[265] = \fin_mem_data_out[265]~output_o ;

assign fin_mem_data_out[266] = \fin_mem_data_out[266]~output_o ;

assign fin_mem_data_out[267] = \fin_mem_data_out[267]~output_o ;

assign fin_mem_data_out[268] = \fin_mem_data_out[268]~output_o ;

assign fin_mem_data_out[269] = \fin_mem_data_out[269]~output_o ;

assign fin_mem_data_out[270] = \fin_mem_data_out[270]~output_o ;

assign fin_mem_data_out[271] = \fin_mem_data_out[271]~output_o ;

assign fin_mem_data_out[272] = \fin_mem_data_out[272]~output_o ;

assign fin_mem_data_out[273] = \fin_mem_data_out[273]~output_o ;

assign fin_mem_data_out[274] = \fin_mem_data_out[274]~output_o ;

assign fin_mem_data_out[275] = \fin_mem_data_out[275]~output_o ;

assign fin_mem_data_out[276] = \fin_mem_data_out[276]~output_o ;

assign fin_mem_data_out[277] = \fin_mem_data_out[277]~output_o ;

assign fin_mem_data_out[278] = \fin_mem_data_out[278]~output_o ;

assign fin_mem_data_out[279] = \fin_mem_data_out[279]~output_o ;

assign fin_mem_data_out[280] = \fin_mem_data_out[280]~output_o ;

assign fin_mem_data_out[281] = \fin_mem_data_out[281]~output_o ;

assign fin_mem_data_out[282] = \fin_mem_data_out[282]~output_o ;

assign fin_mem_data_out[283] = \fin_mem_data_out[283]~output_o ;

assign fin_mem_data_out[284] = \fin_mem_data_out[284]~output_o ;

assign fin_mem_data_out[285] = \fin_mem_data_out[285]~output_o ;

assign fin_mem_data_out[286] = \fin_mem_data_out[286]~output_o ;

assign fin_mem_data_out[287] = \fin_mem_data_out[287]~output_o ;

endmodule
