// Seed: 1659311163
module module_0 ();
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    output supply1 id_6,
    output logic id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    output wor id_12
    , id_23,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output wand id_16,
    input tri0 id_17,
    input wand id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21
);
  always id_7 <= 1'h0 * id_1 && 1'b0;
  module_0 modCall_1 ();
  id_24(
      1'b0 + id_18, 1
  );
  wire id_25;
  id_26(
      .id_0(id_13), .id_1(1 ? 1'b0 : 1 == id_13)
  );
endmodule
