<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 23 22:50:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13076</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10995</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>401</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>31.492(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>105.402(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.283</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.719</td>
</tr>
<tr>
<td>2</td>
<td>5.304</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.698</td>
</tr>
<tr>
<td>3</td>
<td>5.470</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.532</td>
</tr>
<tr>
<td>4</td>
<td>5.470</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.532</td>
</tr>
<tr>
<td>5</td>
<td>5.473</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_31_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.529</td>
</tr>
<tr>
<td>6</td>
<td>5.519</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.483</td>
</tr>
<tr>
<td>7</td>
<td>5.519</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.483</td>
</tr>
<tr>
<td>8</td>
<td>5.519</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_30_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.483</td>
</tr>
<tr>
<td>9</td>
<td>5.523</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.479</td>
</tr>
<tr>
<td>10</td>
<td>5.523</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.479</td>
</tr>
<tr>
<td>11</td>
<td>5.679</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.323</td>
</tr>
<tr>
<td>12</td>
<td>5.679</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.323</td>
</tr>
<tr>
<td>13</td>
<td>5.679</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.323</td>
</tr>
<tr>
<td>14</td>
<td>5.691</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.311</td>
</tr>
<tr>
<td>15</td>
<td>5.764</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.238</td>
</tr>
<tr>
<td>16</td>
<td>5.808</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.194</td>
</tr>
<tr>
<td>17</td>
<td>5.822</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.128</td>
</tr>
<tr>
<td>18</td>
<td>5.951</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_21_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.051</td>
</tr>
<tr>
<td>19</td>
<td>5.971</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.031</td>
</tr>
<tr>
<td>20</td>
<td>5.971</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.031</td>
</tr>
<tr>
<td>21</td>
<td>5.971</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.031</td>
</tr>
<tr>
<td>22</td>
<td>5.971</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.031</td>
</tr>
<tr>
<td>23</td>
<td>5.977</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_22_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.025</td>
</tr>
<tr>
<td>24</td>
<td>5.983</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.019</td>
</tr>
<tr>
<td>25</td>
<td>5.983</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>mem/data_out_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.019</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_0_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_1_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_2_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_3_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_4_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_5_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_6_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_7_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_8_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_9_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_10_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_11_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_13_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.242</td>
<td>ppu_inst/objectAttributes[0]_0_s0/Q</td>
<td>ppu_inst/objectPointer_1_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.178</td>
<td>ppu_inst/objectAttributes[0]_2_s0/Q</td>
<td>ppu_inst/objectPointer_3_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.027</td>
<td>ppu_inst/objectAttributes[0]_3_s0/Q</td>
<td>ppu_inst/objectPointer_4_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.956</td>
<td>ppu_inst/objectAttributes[0]_0_s0/Q</td>
<td>ppu_inst/objectPointer_2_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.955</td>
<td>ppu_inst/objectAttributes[0]_13_s0/Q</td>
<td>ppu_inst/objectPointer_9_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.885</td>
<td>ppu_inst/objectAttributes[0]_9_s0/Q</td>
<td>ppu_inst/objectPointer_5_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.885</td>
<td>ppu_inst/objectAttributes[0]_10_s0/Q</td>
<td>ppu_inst/objectPointer_6_s0/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.804</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_0_s2/D</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.787</td>
<td>reset_s2/Q</td>
<td>ppu_inst/spritePointer_11_s0/RESET</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.783</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_8_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.783</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_9_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.777</td>
<td>reset_s2/Q</td>
<td>ppu_inst/objectPointer_4_s0/CE</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.854</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>2</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>3</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>4</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>5</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>6</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>7</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>8</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>9</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>10</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>11</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>12</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>13</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>14</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>15</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>16</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>17</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>18</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>19</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>20</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>21</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>22</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>23</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>24</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
<tr>
<td>25</td>
<td>35.140</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.862</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.396</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.235</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_19_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/delayed_instr_26_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_ALUOut_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_20_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_ALUOut_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>37.048</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[2][A]</td>
<td>mem/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12[2][A]</td>
<td>mem/data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.521%; route: 20.220, 63.748%; tC2Q: 0.232, 0.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>37.027</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>mem/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>mem/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.544%; route: 20.199, 63.724%; tC2Q: 0.232, 0.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.861</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td>mem/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[0][A]</td>
<td>mem/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.731%; route: 20.034, 63.534%; tC2Q: 0.232, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.861</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>mem/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>mem/data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.731%; route: 20.034, 63.534%; tC2Q: 0.232, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.859</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>mem/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>mem/data_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.734%; route: 20.031, 63.531%; tC2Q: 0.232, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.812</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>mem/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>mem/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.786%; route: 19.984, 63.477%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.812</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td>mem/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[0][B]</td>
<td>mem/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.786%; route: 19.984, 63.477%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.812</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>mem/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>mem/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.786%; route: 19.984, 63.477%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.809</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>mem/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>mem/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.790%; route: 19.981, 63.473%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.809</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>mem/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>mem/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.790%; route: 19.981, 63.473%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.652</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>mem/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>mem/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.969%; route: 19.824, 63.290%; tC2Q: 0.232, 0.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.652</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td>mem/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[1][A]</td>
<td>mem/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.969%; route: 19.824, 63.290%; tC2Q: 0.232, 0.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.652</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>mem/data_out_28_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>mem/data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.969%; route: 19.824, 63.290%; tC2Q: 0.232, 0.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.640</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>mem/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>mem/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 35.983%; route: 19.812, 63.276%; tC2Q: 0.232, 0.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.567</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][B]</td>
<td>mem/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12[0][B]</td>
<td>mem/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.067%; route: 19.740, 63.190%; tC2Q: 0.232, 0.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.523</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[2][B]</td>
<td>mem/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C7[2][B]</td>
<td>mem/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.118%; route: 19.695, 63.138%; tC2Q: 0.232, 0.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>33.416</td>
<td>1.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>33.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>33.881</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>mem/data_mem_3_s5/I1</td>
</tr>
<tr>
<td>34.451</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C13[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>36.457</td>
<td>2.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKA</td>
</tr>
<tr>
<td>42.279</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 36.570%; route: 19.512, 62.684%; tC2Q: 0.232, 0.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.380</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>mem/data_out_21_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>mem/data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.284%; route: 19.552, 62.969%; tC2Q: 0.232, 0.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.360</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[2][B]</td>
<td>mem/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C8[2][B]</td>
<td>mem/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.308%; route: 19.532, 62.945%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.360</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[2][A]</td>
<td>mem/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C8[2][A]</td>
<td>mem/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.308%; route: 19.532, 62.945%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.360</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td>mem/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C8[0][A]</td>
<td>mem/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.308%; route: 19.532, 62.945%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.360</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td>mem/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C8[0][B]</td>
<td>mem/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.308%; route: 19.532, 62.945%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.354</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>mem/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>mem/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.314%; route: 19.527, 62.938%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.348</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td>mem/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C13[0][A]</td>
<td>mem/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.322%; route: 19.520, 62.931%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>6.229</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[0][B]</td>
<td>cpu_1/control_bypass_ex/n86_s0/I1</td>
</tr>
<tr>
<td>6.799</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n86_s0/COUT</td>
</tr>
<tr>
<td>6.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C4[1][A]</td>
<td>cpu_1/control_bypass_ex/n87_s0/CIN</td>
</tr>
<tr>
<td>6.834</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n87_s0/COUT</td>
</tr>
<tr>
<td>6.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td>cpu_1/control_bypass_ex/n88_s0/CIN</td>
</tr>
<tr>
<td>6.870</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n88_s0/COUT</td>
</tr>
<tr>
<td>6.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][A]</td>
<td>cpu_1/control_bypass_ex/n89_s0/CIN</td>
</tr>
<tr>
<td>6.905</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n89_s0/COUT</td>
</tr>
<tr>
<td>6.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C4[2][B]</td>
<td>cpu_1/control_bypass_ex/n90_s0/CIN</td>
</tr>
<tr>
<td>6.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n90_s0/COUT</td>
</tr>
<tr>
<td>6.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td>cpu_1/control_bypass_ex/n91_s0/CIN</td>
</tr>
<tr>
<td>6.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n91_s0/COUT</td>
</tr>
<tr>
<td>6.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][B]</td>
<td>cpu_1/control_bypass_ex/n92_s0/CIN</td>
</tr>
<tr>
<td>7.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n92_s0/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td>cpu_1/control_bypass_ex/n93_s0/CIN</td>
</tr>
<tr>
<td>7.046</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n93_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[1][B]</td>
<td>cpu_1/control_bypass_ex/n94_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n94_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][A]</td>
<td>cpu_1/control_bypass_ex/n95_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n95_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C5[2][B]</td>
<td>cpu_1/control_bypass_ex/n96_s0/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n96_s0/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C6[0][A]</td>
<td>cpu_1/control_bypass_ex/n97_s0/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n97_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>cpu_1/n10985_s10/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s10/F</td>
</tr>
<tr>
<td>10.170</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[3][B]</td>
<td>cpu_1/n10985_s12/I3</td>
</tr>
<tr>
<td>10.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10985_s12/F</td>
</tr>
<tr>
<td>11.913</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>cpu_1/ALUInB_1_s5/I0</td>
</tr>
<tr>
<td>12.468</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_1_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>14.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.862</td>
<td>2.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>17.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>18.631</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>cpu_1/cpu_alu/out_val_2_2_s/I1</td>
</tr>
<tr>
<td>19.201</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_2_2_s/COUT</td>
</tr>
<tr>
<td>19.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>cpu_1/cpu_alu/out_val_3_2_s/CIN</td>
</tr>
<tr>
<td>19.236</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_3_2_s/COUT</td>
</tr>
<tr>
<td>19.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>cpu_1/cpu_alu/out_val_4_2_s/CIN</td>
</tr>
<tr>
<td>19.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_4_2_s/COUT</td>
</tr>
<tr>
<td>19.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][B]</td>
<td>cpu_1/cpu_alu/out_val_5_2_s/CIN</td>
</tr>
<tr>
<td>19.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_5_2_s/COUT</td>
</tr>
<tr>
<td>19.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>cpu_1/cpu_alu/out_val_6_2_s/CIN</td>
</tr>
<tr>
<td>19.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_6_2_s/COUT</td>
</tr>
<tr>
<td>19.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[0][B]</td>
<td>cpu_1/cpu_alu/out_val_7_2_s/CIN</td>
</tr>
<tr>
<td>19.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_7_2_s/COUT</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>cpu_1/cpu_alu/out_val_8_2_s/CIN</td>
</tr>
<tr>
<td>19.412</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_8_2_s/COUT</td>
</tr>
<tr>
<td>19.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[1][B]</td>
<td>cpu_1/cpu_alu/out_val_9_2_s/CIN</td>
</tr>
<tr>
<td>19.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_9_2_s/COUT</td>
</tr>
<tr>
<td>19.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][A]</td>
<td>cpu_1/cpu_alu/out_val_10_2_s/CIN</td>
</tr>
<tr>
<td>19.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_10_2_s/COUT</td>
</tr>
<tr>
<td>19.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C8[2][B]</td>
<td>cpu_1/cpu_alu/out_val_11_2_s/CIN</td>
</tr>
<tr>
<td>19.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_11_2_s/COUT</td>
</tr>
<tr>
<td>19.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>cpu_1/cpu_alu/out_val_12_2_s/CIN</td>
</tr>
<tr>
<td>19.553</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_12_2_s/COUT</td>
</tr>
<tr>
<td>19.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[0][B]</td>
<td>cpu_1/cpu_alu/out_val_13_2_s/CIN</td>
</tr>
<tr>
<td>19.588</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_13_2_s/COUT</td>
</tr>
<tr>
<td>19.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td>cpu_1/cpu_alu/out_val_14_2_s/CIN</td>
</tr>
<tr>
<td>19.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_14_2_s/COUT</td>
</tr>
<tr>
<td>19.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[1][B]</td>
<td>cpu_1/cpu_alu/out_val_15_2_s/CIN</td>
</tr>
<tr>
<td>19.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_15_2_s/COUT</td>
</tr>
<tr>
<td>19.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][A]</td>
<td>cpu_1/cpu_alu/out_val_16_2_s/CIN</td>
</tr>
<tr>
<td>19.694</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_16_2_s/COUT</td>
</tr>
<tr>
<td>19.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C9[2][B]</td>
<td>cpu_1/cpu_alu/out_val_17_2_s/CIN</td>
</tr>
<tr>
<td>19.729</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_17_2_s/COUT</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td>cpu_1/cpu_alu/out_val_18_2_s/CIN</td>
</tr>
<tr>
<td>19.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_18_2_s/COUT</td>
</tr>
<tr>
<td>19.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>cpu_1/cpu_alu/out_val_19_2_s/CIN</td>
</tr>
<tr>
<td>19.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_19_2_s/COUT</td>
</tr>
<tr>
<td>19.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>cpu_1/cpu_alu/out_val_20_2_s/CIN</td>
</tr>
<tr>
<td>20.270</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/out_val_20_2_s/SUM</td>
</tr>
<tr>
<td>20.517</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>cpu_1/n10896_s19/I0</td>
</tr>
<tr>
<td>20.979</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s19/F</td>
</tr>
<tr>
<td>21.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>cpu_1/n10896_s18/I3</td>
</tr>
<tr>
<td>21.706</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s18/F</td>
</tr>
<tr>
<td>22.148</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>cpu_1/n10896_s13/I1</td>
</tr>
<tr>
<td>22.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s13/F</td>
</tr>
<tr>
<td>22.869</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>cpu_1/n10896_s6/I3</td>
</tr>
<tr>
<td>23.424</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10896_s6/F</td>
</tr>
<tr>
<td>24.383</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>programMemory_inst/data_select_1_s15/I0</td>
</tr>
<tr>
<td>24.932</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s15/F</td>
</tr>
<tr>
<td>24.934</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>programMemory_inst/data_select_1_s6/I3</td>
</tr>
<tr>
<td>25.489</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s6/F</td>
</tr>
<tr>
<td>26.823</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>programMemory_inst/data_select_1_s2/I2</td>
</tr>
<tr>
<td>27.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/data_select_1_s2/F</td>
</tr>
<tr>
<td>28.419</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>flashController/n7_s3/I3</td>
</tr>
<tr>
<td>28.872</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>29.399</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>bu/data_read_24_s6/I0</td>
</tr>
<tr>
<td>29.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s6/F</td>
</tr>
<tr>
<td>31.333</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>bu/data_read_31_s4/I2</td>
</tr>
<tr>
<td>31.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s4/F</td>
</tr>
<tr>
<td>32.598</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>mem/n355_s6/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">mem/n355_s6/F</td>
</tr>
<tr>
<td>35.333</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C8[3][B]</td>
<td>mem/data_out_31_s5/I1</td>
</tr>
<tr>
<td>35.795</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R51C8[3][B]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>36.348</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][B]</td>
<td>mem/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C13[0][B]</td>
<td>mem/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.267, 36.322%; route: 19.520, 62.931%; tC2Q: 0.232, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>ppu_inst/spritePointer_0_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>ppu_inst/spritePointer_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>ppu_inst/spritePointer_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>ppu_inst/spritePointer_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>ppu_inst/spritePointer_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>ppu_inst/spritePointer_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>ppu_inst/spritePointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>ppu_inst/spritePointer_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>ppu_inst/spritePointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>ppu_inst/spritePointer_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>ppu_inst/spritePointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>ppu_inst/spritePointer_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>ppu_inst/spritePointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>ppu_inst/spritePointer_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>ppu_inst/spritePointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>ppu_inst/spritePointer_10_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>ppu_inst/spritePointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>ppu_inst/spritePointer_11_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>ppu_inst/spritePointer_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>ppu_inst/spritePointer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>ppu_inst/objectAttributes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_0_s0/Q</td>
</tr>
<tr>
<td>78.272</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>ppu_inst/n21099_s/I1</td>
</tr>
<tr>
<td>78.507</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21099_s/SUM</td>
</tr>
<tr>
<td>78.756</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>ppu_inst/n21170_s0/I0</td>
</tr>
<tr>
<td>79.046</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21170_s0/F</td>
</tr>
<tr>
<td>79.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 37.784%; route: 0.662, 47.679%; tC2Q: 0.202, 14.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>ppu_inst/objectAttributes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_2_s0/Q</td>
</tr>
<tr>
<td>78.271</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>ppu_inst/n21097_s/I1</td>
</tr>
<tr>
<td>78.506</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21097_s/SUM</td>
</tr>
<tr>
<td>78.766</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>ppu_inst/n21168_s0/I0</td>
</tr>
<tr>
<td>79.110</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21168_s0/F</td>
</tr>
<tr>
<td>79.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>ppu_inst/objectPointer_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 39.834%; route: 0.673, 46.268%; tC2Q: 0.202, 13.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>ppu_inst/objectAttributes[0]_3_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C36[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_3_s0/Q</td>
</tr>
<tr>
<td>78.272</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>ppu_inst/n21096_s/I1</td>
</tr>
<tr>
<td>78.507</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21096_s/SUM</td>
</tr>
<tr>
<td>78.917</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>ppu_inst/n21167_s0/I0</td>
</tr>
<tr>
<td>79.261</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21167_s0/F</td>
</tr>
<tr>
<td>79.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 36.097%; route: 0.823, 51.309%; tC2Q: 0.202, 12.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>ppu_inst/objectAttributes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_0_s0/Q</td>
</tr>
<tr>
<td>78.272</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>ppu_inst/n21099_s/I1</td>
</tr>
<tr>
<td>78.504</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21099_s/COUT</td>
</tr>
<tr>
<td>78.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>ppu_inst/n21098_s/CIN</td>
</tr>
<tr>
<td>78.739</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21098_s/SUM</td>
</tr>
<tr>
<td>78.988</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>ppu_inst/n21169_s0/I0</td>
</tr>
<tr>
<td>79.332</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21169_s0/F</td>
</tr>
<tr>
<td>79.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>ppu_inst/objectPointer_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.811, 48.404%; route: 0.662, 39.540%; tC2Q: 0.202, 12.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>ppu_inst/objectAttributes[0]_13_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_13_s0/Q</td>
</tr>
<tr>
<td>78.243</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C36[2][B]</td>
<td>ppu_inst/n21141_s/I0</td>
</tr>
<tr>
<td>78.634</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21141_s/SUM</td>
</tr>
<tr>
<td>79.043</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>ppu_inst/n21162_s0/I0</td>
</tr>
<tr>
<td>79.333</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21162_s0/F</td>
</tr>
<tr>
<td>79.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>ppu_inst/objectPointer_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 40.625%; route: 0.793, 47.324%; tC2Q: 0.202, 12.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>ppu_inst/objectAttributes[0]_9_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_9_s0/Q</td>
</tr>
<tr>
<td>78.259</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C36[0][B]</td>
<td>ppu_inst/n21145_s/I0</td>
</tr>
<tr>
<td>78.650</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21145_s/SUM</td>
</tr>
<tr>
<td>79.059</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>ppu_inst/n21166_s0/I0</td>
</tr>
<tr>
<td>79.403</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21166_s0/F</td>
</tr>
<tr>
<td>79.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>ppu_inst/objectPointer_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.735, 42.088%; route: 0.809, 46.345%; tC2Q: 0.202, 11.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/objectAttributes[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>ppu_inst/objectAttributes[0]_10_s0/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectAttributes[0]_10_s0/Q</td>
</tr>
<tr>
<td>78.133</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td>ppu_inst/n21144_s/I0</td>
</tr>
<tr>
<td>78.524</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21144_s/SUM</td>
</tr>
<tr>
<td>79.059</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>ppu_inst/n21165_s0/I0</td>
</tr>
<tr>
<td>79.403</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n21165_s0/F</td>
</tr>
<tr>
<td>79.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.735, 42.088%; route: 0.809, 46.345%; tC2Q: 0.202, 11.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>79.140</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>ppu_inst/n22354_s4/I2</td>
</tr>
<tr>
<td>79.484</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n22354_s4/F</td>
</tr>
<tr>
<td>79.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>ppu_inst/objectPointer_0_s2/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>ppu_inst/objectPointer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 18.824%; route: 1.281, 70.122%; tC2Q: 0.202, 11.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>79.014</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>ppu_inst/n21055_s4/I1</td>
</tr>
<tr>
<td>79.249</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n21055_s4/F</td>
</tr>
<tr>
<td>79.501</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>ppu_inst/spritePointer_11_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>ppu_inst/spritePointer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.742%; route: 1.407, 76.304%; tC2Q: 0.202, 10.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>79.014</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>ppu_inst/objectPointer_0_s4/I0</td>
</tr>
<tr>
<td>79.249</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_0_s4/F</td>
</tr>
<tr>
<td>79.505</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.717%; route: 1.411, 76.352%; tC2Q: 0.202, 10.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>79.014</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>ppu_inst/objectPointer_0_s4/I0</td>
</tr>
<tr>
<td>79.249</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_0_s4/F</td>
</tr>
<tr>
<td>79.505</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>ppu_inst/objectPointer_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>ppu_inst/objectPointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.717%; route: 1.411, 76.352%; tC2Q: 0.202, 10.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>79.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>79.014</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>ppu_inst/objectPointer_0_s4/I0</td>
</tr>
<tr>
<td>79.249</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_0_s4/F</td>
</tr>
<tr>
<td>79.511</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 12.674%; route: 1.417, 76.431%; tC2Q: 0.202, 10.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>counter1mhz/counter_31_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>counter1mhz/subCounter_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>counter1mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>counter1mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>counter1mhz/subCounter_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>counter1mhz/subCounter_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[1][B]</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>counter1mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>counter1mhz/subCounter_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>counter1mhz/subCounter_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>counter1mhz/subCounter_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>counter1mhz/counter_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[1][A]</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>counter1mhz/counter_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>counter1mhz/counter_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>counter1mhz/counter_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>counter1mhz/counter_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][A]</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>counter1mhz/counter_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>counter1mhz/counter_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>counter1mhz/counter_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>counter1mhz/counter_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>counter1mhz/counter_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>counter1mhz/counter_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>counter1mhz/counter_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][B]</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>counter1mhz/counter_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>7.191</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>counter1mhz/counter_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 87.539%; tC2Q: 0.232, 12.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[2][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C48[2][B]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C48[1][A]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[0][B]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C48[0][B]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[2][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C48[2][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[2][B]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C48[2][B]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C48[1][B]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C49[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][A]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C48[1][A]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[0][B]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C48[0][B]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[2][A]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C48[2][A]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[1][B]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C48[1][B]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[0][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C41[0][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C41[1][B]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][B]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C52[2][B]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[1][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C52[1][B]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][A]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C47[0][A]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>77.657</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>77.859</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2634</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.892</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.731</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>380</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>80.242</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>80.277</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>80.288</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 83.650%; tC2Q: 0.202, 16.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/delayed_instr_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/delayed_instr_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/delayed_instr_26_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_ALUOut_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_ALUOut_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_ALUOut_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_20_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_20_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_20_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_ALUOut_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_ALUOut_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_ALUOut_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3284</td>
<td>clk_d</td>
<td>5.283</td>
<td>3.468</td>
</tr>
<tr>
<td>2634</td>
<td>reset</td>
<td>30.431</td>
<td>2.022</td>
</tr>
<tr>
<td>533</td>
<td>imm_j[11]</td>
<td>24.542</td>
<td>2.461</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>24.821</td>
<td>2.543</td>
</tr>
<tr>
<td>380</td>
<td>LCD_CLK_d</td>
<td>30.115</td>
<td>2.442</td>
</tr>
<tr>
<td>322</td>
<td>EXMEM_ALUOut_31_125</td>
<td>32.113</td>
<td>1.356</td>
</tr>
<tr>
<td>317</td>
<td>dataOutTxt[2]</td>
<td>34.719</td>
<td>2.754</td>
</tr>
<tr>
<td>285</td>
<td>dataOutTxt[1]</td>
<td>34.076</td>
<td>3.610</td>
</tr>
<tr>
<td>279</td>
<td>imm_j[1]</td>
<td>25.230</td>
<td>1.878</td>
</tr>
<tr>
<td>278</td>
<td>dataOutTxt[0]</td>
<td>34.373</td>
<td>2.988</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C6</td>
<td>91.67%</td>
</tr>
<tr>
<td>R14C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R14C14</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C17</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C5</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C8</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C18</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
