// Seed: 2541105910
module module_0;
  assign id_1 = -1'b0;
  wire id_2;
  assign id_1 = id_1;
  uwire id_3 = id_1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    id_23,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output tri id_16,
    output uwire id_17,
    output supply0 id_18,
    output uwire id_19,
    input wor id_20,
    output tri0 id_21
);
  assign id_12 = id_4;
  wire id_24;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_7 = -1'b0;
endmodule
