0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sim_1/imports/combinatoryDCT/clk_gen.v,1562235364,verilog,,,,clk_gen,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sim_1/imports/combinatoryDCT/tb_DCT.v,1564484178,verilog,,,,tb_DCT,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v,1564484749,verilog,,,,DCT,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v,1563961492,verilog,,,,full_subtractor,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v,1564129720,verilog,,,,mux_2i,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v,1564129713,verilog,,,,mux_3i,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v,1563966656,verilog,,,,register,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg_mult.v,1564484541,verilog,,,,reg_mult,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v,1563961438,verilog,,,,delay,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/RAM.v,1564475572,verilog,,,,RAM,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v,1563970530,verilog,,,,full_adder,,,,,,,,
