$date
	Mon Oct 27 01:12:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bit8_alu_tb $end
$var wire 9 ! o1 [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 4 $ ctrl [3:0] $end
$scope module A1 $end
$var wire 8 % i1 [7:0] $end
$var wire 8 & i2 [7:0] $end
$var wire 4 ' sel [3:0] $end
$var reg 9 ( o1 [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b110011100 !
b110011100 (
b11100111 #
b11100111 &
b10110101 "
b10110101 %
#20000
b111001110 !
b111001110 (
b1 $
b1 '
#30000
b11110111 !
b11110111 (
b10 $
b10 '
#40000
b10100101 !
b10100101 (
b11 $
b11 '
#50000
b1010010 !
b1010010 (
b100 $
b100 '
#60000
b1001010 !
b1001010 (
b101 $
b101 '
#70000
b11000 !
b11000 (
b110 $
b110 '
#80000
b1000 !
b1000 (
b111 $
b111 '
#90000
b1011010 !
b1011010 (
b1000 $
b1000 '
#100000
b10101101 !
b10101101 (
b1001 $
b1001 '
#110000
b1011010 !
b1011010 (
b1010 $
b1010 '
#120000
b1110011 !
b1110011 (
b1011 $
b1011 '
#130000
b101101010 !
b101101010 (
b1100 $
b1100 '
#140000
b111001110 !
b111001110 (
b1101 $
b1101 '
#150000
b1101101 !
b1101101 (
b1110 $
b1110 '
#160000
b11111001 !
b11111001 (
b1111 $
b1111 '
#170000
b110011100 !
b110011100 (
b0 $
b0 '
#190000
