

================================================================
== Vivado HLS Report for 'dr2_plus_dpt_int_cap'
================================================================
* Date:           Wed Oct  2 15:14:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        l1pfpuppi-ku15p-II2-360MHz
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.70|     2.533|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      2|        -|       -|    -|
|Expression       |        -|      -|        0|     181|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       9|    -|
|Register         |        0|      -|      494|      96|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      2|      494|     286|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |mp7wrapped_pfalgohbi_U896  |mp7wrapped_pfalgohbi  |  i0 * i0  |
    |mp7wrapped_pfalgoibs_U897  |mp7wrapped_pfalgoibs  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |dq_fu_133_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_144_p2         |     +    |      0|  0|  19|          12|          12|
    |dpt_V_fu_64_p2          |     -    |      0|  0|  23|          16|          16|
    |or_cond_fu_154_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_139_p2         |   icmp   |      0|  0|  13|          14|          10|
    |tmp_3_fu_149_p2         |   icmp   |      0|  0|  20|          32|          12|
    |tmp_s_fu_92_p2          |   icmp   |      0|  0|  13|          15|          13|
    |agg_result_V_fu_158_p3  |  select  |      0|  0|  12|           1|          12|
    |p_8_fu_100_p3           |  select  |      0|  0|  25|           1|           2|
    |p_s_fu_86_p3            |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 181|         125|         111|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_ce_reg                    |   1|   0|    1|          0|
    |ap_return_int_reg            |  12|   0|   12|          0|
    |dpt2_V_cast_reg_214          |  25|   0|   25|          0|
    |dq_reg_230                   |  32|   0|   32|          0|
    |dr2_int_reg                  |  14|   0|   14|          0|
    |dr2_read_reg_182             |  14|   0|   14|          0|
    |p_8_reg_219                  |  25|   0|   25|          0|
    |p_s_reg_203                  |  15|   0|   15|          0|
    |pt1_V_int_reg                |  16|   0|   16|          0|
    |pt2_V_int_reg                |  16|   0|   16|          0|
    |ptscale_V_int_reg            |  17|   0|   17|          0|
    |ptscale_V_read_reg_177       |  17|   0|   17|          0|
    |r_V_reg_224                  |  42|   0|   42|          0|
    |tmp_2_reg_235                |   1|   0|    1|          0|
    |tmp_2_reg_235_pp0_iter6_reg  |   1|   0|    1|          0|
    |tmp_3_reg_245                |   1|   0|    1|          0|
    |tmp_4_reg_240                |  12|   0|   12|          0|
    |tmp_4_reg_240_pp0_iter6_reg  |  12|   0|   12|          0|
    |tmp_765_reg_193              |   1|   0|    1|          0|
    |tmp_766_reg_198              |  12|   0|   12|          0|
    |tmp_reg_188                  |  15|   0|   15|          0|
    |tmp_s_reg_209                |   1|   0|    1|          0|
    |dr2_read_reg_182             |  64|  32|   14|          0|
    |ptscale_V_read_reg_177       |  64|  32|   17|          0|
    |tmp_766_reg_198              |  64|  32|   12|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 494|  96|  345|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dr2_plus_dpt_int_cap | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dr2_plus_dpt_int_cap | return value |
|ap_return  | out |   12| ap_ctrl_hs | dr2_plus_dpt_int_cap | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | dr2_plus_dpt_int_cap | return value |
|dr2        |  in |   14|   ap_none  |          dr2         |    scalar    |
|pt1_V      |  in |   16|   ap_none  |         pt1_V        |    scalar    |
|pt2_V      |  in |   16|   ap_none  |         pt2_V        |    scalar    |
|ptscale_V  |  in |   17|   ap_none  |       ptscale_V      |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

