{
  "name": "ostd::<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::set_rsi",
  "span": "ostd/src/arch/x86/cpu/context/tdx.rs:67:5: 67:38",
  "mir": "fn ostd::<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::set_rsi(_1: &mut arch::cpu::context::tdx::GeneralRegsWrapper<'_>, _2: usize) -> () {\n    let mut _0: ();\n    let mut _3: &mut arch::cpu::context::GeneralRegs;\n    debug self => _1;\n    debug rsi => _2;\n    bb0: {\n        _3 = ((*_1).0: &mut arch::cpu::context::GeneralRegs);\n        ((*_3).4: usize) = _2;\n        return;\n    }\n}\n"
}