

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Tue Jul  9 11:01:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.348 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_calculate_min_max_element_of_corner_lists  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      399|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|      256|        8|    -|
|Multiplexer          |        -|     -|        -|      560|    -|
|Register             |        -|     -|      299|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      555|      967|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_corner_list_V_U  |get_acceptanceCorners_a_corner_list_V  |        0|  64|   2|    0|     4|   32|     1|          128|
    |b_corner_list_V_U  |get_acceptanceCorners_a_corner_list_V  |        0|  64|   2|    0|     4|   32|     1|          128|
    |c_corner_list_V_U  |get_acceptanceCorners_a_corner_list_V  |        0|  64|   2|    0|     4|   32|     1|          128|
    |d_corner_list_V_U  |get_acceptanceCorners_a_corner_list_V  |        0|  64|   2|    0|     4|   32|     1|          128|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                       |        0| 256|   8|    0|    16|  128|     4|          512|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln174_1_fu_812_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln174_2_fu_826_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln174_3_fu_839_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln174_fu_796_p2         |         +|   0|  0|  12|           4|           4|
    |add_ln195_fu_855_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln1494_1_fu_917_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1494_2_fu_951_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1494_fu_903_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1495_1_fu_889_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1495_2_fu_957_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1495_fu_875_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1499_1_fu_936_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1499_2_fu_941_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1499_3_fu_946_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1499_fu_931_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln195_fu_861_p2        |      icmp|   0|  0|   9|           3|           4|
    |a_corner_min_V_1_fu_881_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_2_fu_895_p3  |    select|   0|  0|  32|           1|          32|
    |c_corner_max_V_1_fu_909_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_2_fu_923_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |       xor|   0|  0|   2|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 399|         349|         465|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |a_corner_1_address0                             |  14|          3|    2|          6|
    |a_corner_1_d0                                   |  14|          3|   32|         96|
    |a_corner_list_V_address0                        |  20|          4|    2|          8|
    |a_corner_list_V_address1                        |  14|          3|    2|          6|
    |a_corner_min_V_reg_713                          |   9|          2|   32|         64|
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                         |  14|          3|    1|          3|
    |ap_phi_mux_arrayidx158191_load_0_phi_fu_770_p4  |  14|          3|   32|         96|
    |b_corner_1_address0                             |  14|          3|    2|          6|
    |b_corner_1_d0                                   |  14|          3|   32|         96|
    |b_corner_list_V_address0                        |  20|          4|    2|          8|
    |b_corner_list_V_address1                        |  14|          3|    2|          6|
    |b_corner_min_V_reg_726                          |   9|          2|   32|         64|
    |c_corner_1_address0                             |  14|          3|    2|          6|
    |c_corner_1_d0                                   |  14|          3|   32|         96|
    |c_corner_list_V_address0                        |  20|          4|    2|          8|
    |c_corner_list_V_address1                        |  14|          3|    2|          6|
    |c_corner_max_V_reg_741                          |   9|          2|   32|         64|
    |d_corner_1_address0                             |  14|          3|    2|          6|
    |d_corner_1_d0                                   |  14|          3|   32|         96|
    |d_corner_list_V_address0                        |  20|          4|    2|          8|
    |d_corner_list_V_address1                        |  14|          3|    2|          6|
    |d_corner_max_V_reg_754                          |   9|          2|   32|         64|
    |flatBottom_address0                             |  14|          3|    2|          6|
    |flatTop_address0                                |  14|          3|    2|          6|
    |i_reg_702                                       |   9|          2|    3|          6|
    |shadow_bottomL_jL_address0                      |  14|          3|    4|         12|
    |shadow_bottomL_jL_address1                      |  14|          3|    4|         12|
    |shadow_bottomL_jR_address0                      |  14|          3|    4|         12|
    |shadow_bottomL_jR_address1                      |  14|          3|    4|         12|
    |shadow_bottomR_jL_address0                      |  14|          3|    4|         12|
    |shadow_bottomR_jL_address1                      |  14|          3|    4|         12|
    |shadow_bottomR_jR_address0                      |  14|          3|    4|         12|
    |shadow_bottomR_jR_address1                      |  14|          3|    4|         12|
    |squareAcceptance_address0                       |  26|          5|    2|         10|
    |triangleAcceptance_address0                     |  14|          3|    2|          6|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 560|        117|  357|        960|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_corner_1_addr_reg_1157           |   2|   0|    2|          0|
    |a_corner_min_V_reg_713             |  32|   0|   32|          0|
    |add_ln174_reg_966                  |   4|   0|    4|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |b_corner_1_addr_reg_1162           |   2|   0|    2|          0|
    |b_corner_min_V_reg_726             |  32|   0|   32|          0|
    |c_corner_1_addr_reg_1167           |   2|   0|    2|          0|
    |c_corner_max_V_reg_741             |  32|   0|   32|          0|
    |d_corner_1_addr_reg_1172           |   2|   0|    2|          0|
    |d_corner_max_V_reg_754             |  32|   0|   32|          0|
    |i_reg_702                          |   3|   0|    3|          0|
    |icmp_ln1495_2_reg_1192             |   1|   0|    1|          0|
    |icmp_ln1499_1_reg_1177             |   1|   0|    1|          0|
    |icmp_ln1499_2_reg_1181             |   1|   0|    1|          0|
    |icmp_ln1499_3_reg_1185             |   1|   0|    1|          0|
    |icmp_ln1499_reg_1153               |   1|   0|    1|          0|
    |icmp_ln195_reg_1109                |   1|   0|    1|          0|
    |idxprom_reg_1062                   |   2|   0|   64|         62|
    |shadow_bottomL_jL_load_3_reg_1094  |  32|   0|   32|          0|
    |shadow_bottomL_jR_load_3_reg_1084  |  32|   0|   32|          0|
    |shadow_bottomR_jL_load_3_reg_1099  |  32|   0|   32|          0|
    |shadow_bottomR_jR_load_3_reg_1089  |  32|   0|   32|          0|
    |z1_max_addr_reg_1017               |   4|   0|    4|          0|
    |z1_min_addr_reg_1012               |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 299|   0|  361|         62|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|         get_acceptanceCorners|  return value|
|shadow_bottomL_jR_address0    |  out|    4|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomL_jR_ce0         |  out|    1|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomL_jR_q0          |   in|   32|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomL_jR_address1    |  out|    4|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomL_jR_ce1         |  out|    1|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomL_jR_q1          |   in|   32|   ap_memory|             shadow_bottomL_jR|         array|
|shadow_bottomR_jR_address0    |  out|    4|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomR_jR_ce0         |  out|    1|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomR_jR_q0          |   in|   32|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomR_jR_address1    |  out|    4|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomR_jR_ce1         |  out|    1|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomR_jR_q1          |   in|   32|   ap_memory|             shadow_bottomR_jR|         array|
|shadow_bottomL_jL_address0    |  out|    4|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomL_jL_ce0         |  out|    1|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomL_jL_q0          |   in|   32|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomL_jL_address1    |  out|    4|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomL_jL_ce1         |  out|    1|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomL_jL_q1          |   in|   32|   ap_memory|             shadow_bottomL_jL|         array|
|shadow_bottomR_jL_address0    |  out|    4|   ap_memory|             shadow_bottomR_jL|         array|
|shadow_bottomR_jL_ce0         |  out|    1|   ap_memory|             shadow_bottomR_jL|         array|
|shadow_bottomR_jL_q0          |   in|   32|   ap_memory|             shadow_bottomR_jL|         array|
|shadow_bottomR_jL_address1    |  out|    4|   ap_memory|             shadow_bottomR_jL|         array|
|shadow_bottomR_jL_ce1         |  out|    1|   ap_memory|             shadow_bottomR_jL|         array|
|shadow_bottomR_jL_q1          |   in|   32|   ap_memory|             shadow_bottomR_jL|         array|
|z1_min_address0               |  out|    4|   ap_memory|                        z1_min|         array|
|z1_min_ce0                    |  out|    1|   ap_memory|                        z1_min|         array|
|z1_min_q0                     |   in|   26|   ap_memory|                        z1_min|         array|
|z1_max_address0               |  out|    4|   ap_memory|                        z1_max|         array|
|z1_max_ce0                    |  out|    1|   ap_memory|                        z1_max|         array|
|z1_max_q0                     |   in|   26|   ap_memory|                        z1_max|         array|
|a_corner_0_address0           |  out|    2|   ap_memory|                    a_corner_0|         array|
|a_corner_0_ce0                |  out|    1|   ap_memory|                    a_corner_0|         array|
|a_corner_0_we0                |  out|    1|   ap_memory|                    a_corner_0|         array|
|a_corner_0_d0                 |  out|   26|   ap_memory|                    a_corner_0|         array|
|a_corner_1_address0           |  out|    2|   ap_memory|                    a_corner_1|         array|
|a_corner_1_ce0                |  out|    1|   ap_memory|                    a_corner_1|         array|
|a_corner_1_we0                |  out|    1|   ap_memory|                    a_corner_1|         array|
|a_corner_1_d0                 |  out|   32|   ap_memory|                    a_corner_1|         array|
|b_corner_0_address0           |  out|    2|   ap_memory|                    b_corner_0|         array|
|b_corner_0_ce0                |  out|    1|   ap_memory|                    b_corner_0|         array|
|b_corner_0_we0                |  out|    1|   ap_memory|                    b_corner_0|         array|
|b_corner_0_d0                 |  out|   26|   ap_memory|                    b_corner_0|         array|
|b_corner_1_address0           |  out|    2|   ap_memory|                    b_corner_1|         array|
|b_corner_1_ce0                |  out|    1|   ap_memory|                    b_corner_1|         array|
|b_corner_1_we0                |  out|    1|   ap_memory|                    b_corner_1|         array|
|b_corner_1_d0                 |  out|   32|   ap_memory|                    b_corner_1|         array|
|c_corner_0_address0           |  out|    2|   ap_memory|                    c_corner_0|         array|
|c_corner_0_ce0                |  out|    1|   ap_memory|                    c_corner_0|         array|
|c_corner_0_we0                |  out|    1|   ap_memory|                    c_corner_0|         array|
|c_corner_0_d0                 |  out|   26|   ap_memory|                    c_corner_0|         array|
|c_corner_1_address0           |  out|    2|   ap_memory|                    c_corner_1|         array|
|c_corner_1_ce0                |  out|    1|   ap_memory|                    c_corner_1|         array|
|c_corner_1_we0                |  out|    1|   ap_memory|                    c_corner_1|         array|
|c_corner_1_d0                 |  out|   32|   ap_memory|                    c_corner_1|         array|
|d_corner_0_address0           |  out|    2|   ap_memory|                    d_corner_0|         array|
|d_corner_0_ce0                |  out|    1|   ap_memory|                    d_corner_0|         array|
|d_corner_0_we0                |  out|    1|   ap_memory|                    d_corner_0|         array|
|d_corner_0_d0                 |  out|   26|   ap_memory|                    d_corner_0|         array|
|d_corner_1_address0           |  out|    2|   ap_memory|                    d_corner_1|         array|
|d_corner_1_ce0                |  out|    1|   ap_memory|                    d_corner_1|         array|
|d_corner_1_we0                |  out|    1|   ap_memory|                    d_corner_1|         array|
|d_corner_1_d0                 |  out|   32|   ap_memory|                    d_corner_1|         array|
|squareAcceptance_address0     |  out|    2|   ap_memory|              squareAcceptance|         array|
|squareAcceptance_ce0          |  out|    1|   ap_memory|              squareAcceptance|         array|
|squareAcceptance_we0          |  out|    1|   ap_memory|              squareAcceptance|         array|
|squareAcceptance_d0           |  out|    1|   ap_memory|              squareAcceptance|         array|
|flatTop_address0              |  out|    2|   ap_memory|                       flatTop|         array|
|flatTop_ce0                   |  out|    1|   ap_memory|                       flatTop|         array|
|flatTop_we0                   |  out|    1|   ap_memory|                       flatTop|         array|
|flatTop_d0                    |  out|    1|   ap_memory|                       flatTop|         array|
|flatBottom_address0           |  out|    2|   ap_memory|                    flatBottom|         array|
|flatBottom_ce0                |  out|    1|   ap_memory|                    flatBottom|         array|
|flatBottom_we0                |  out|    1|   ap_memory|                    flatBottom|         array|
|flatBottom_d0                 |  out|    1|   ap_memory|                    flatBottom|         array|
|triangleAcceptance_address0   |  out|    2|   ap_memory|            triangleAcceptance|         array|
|triangleAcceptance_ce0        |  out|    1|   ap_memory|            triangleAcceptance|         array|
|triangleAcceptance_we0        |  out|    1|   ap_memory|            triangleAcceptance|         array|
|triangleAcceptance_d0         |  out|    1|   ap_memory|            triangleAcceptance|         array|
|latest_patch_index_constprop  |   in|    2|     ap_none|  latest_patch_index_constprop|       pointer|
+------------------------------+-----+-----+------------+------------------------------+--------------+

