\hypertarget{group__CMSIS__core__base}{}\section{Core Definitions}
\label{group__CMSIS__core__base}\index{Core Definitions@{Core Definitions}}


Definitions for base addresses, unions, and structures.  


Collaboration diagram for Core Definitions\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}~((\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type} $\ast$)     \hyperlink{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+B\+A\+SE}~(0x\+E000\+E\+D\+F0\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{D\+WT}~((\hyperlink{structDWT__Type}{D\+W\+T\+\_\+\+Type}       $\ast$)     \hyperlink{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{D\+W\+T\+\_\+\+B\+A\+SE}      )
\item 
\#define \hyperlink{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{D\+W\+T\+\_\+\+B\+A\+SE}~(0x\+E0001000\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}{I\+TM}~((\hyperlink{structITM__Type}{I\+T\+M\+\_\+\+Type}       $\ast$)     \hyperlink{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{I\+T\+M\+\_\+\+B\+A\+SE}      )
\item 
\#define \hyperlink{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{I\+T\+M\+\_\+\+B\+A\+SE}~(0x\+E0000000\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{N\+V\+IC}~((\hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type}      $\ast$)     \hyperlink{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{N\+V\+I\+C\+\_\+\+B\+A\+SE}     )
\item 
\#define \hyperlink{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{N\+V\+I\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE} +  0x0100\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{S\+CB}~((\hyperlink{structSCB__Type}{S\+C\+B\+\_\+\+Type}       $\ast$)     \hyperlink{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{S\+C\+B\+\_\+\+B\+A\+SE}      )
\item 
\#define \hyperlink{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{S\+C\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE} +  0x0\+D00\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{S\+Cn\+S\+CB}~((\hyperlink{structSCnSCB__Type}{S\+Cn\+S\+C\+B\+\_\+\+Type}    $\ast$)     \hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}      )
\item 
\#define \hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE}~(0x\+E000\+E000\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}~((\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}   $\ast$)     \hyperlink{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+B\+A\+SE}  )
\item 
\#define \hyperlink{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+B\+A\+SE}~(\hyperlink{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{S\+C\+S\+\_\+\+B\+A\+SE} +  0x0010\+U\+L)
\item 
\#define \hyperlink{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{T\+PI}~((\hyperlink{structTPI__Type}{T\+P\+I\+\_\+\+Type}       $\ast$)     \hyperlink{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{T\+P\+I\+\_\+\+B\+A\+SE}      )
\item 
\#define \hyperlink{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{T\+P\+I\+\_\+\+B\+A\+SE}~(0x\+E0040000\+U\+L)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Definitions for base addresses, unions, and structures. 



\subsection{Macro Definition Documentation}
\index{Core Definitions@{Core Definitions}!Core\+Debug@{Core\+Debug}}
\index{Core\+Debug@{Core\+Debug}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{Core\+Debug}{CoreDebug}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug~(({\bf Core\+Debug\+\_\+\+Type} $\ast$)     {\bf Core\+Debug\+\_\+\+B\+A\+SE})}\hypertarget{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{}\label{group__CMSIS__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}
Core Debug configuration struct 

Definition at line 1250 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!Core\+Debug\+\_\+\+B\+A\+SE@{Core\+Debug\+\_\+\+B\+A\+SE}}
\index{Core\+Debug\+\_\+\+B\+A\+SE@{Core\+Debug\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{Core\+Debug\+\_\+\+B\+A\+SE}{CoreDebug_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug\+\_\+\+B\+A\+SE~(0x\+E000\+E\+D\+F0\+U\+L)}\hypertarget{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{}\label{group__CMSIS__core__base_ga680604dbcda9e9b31a1639fcffe5230b}
Core Debug Base Address 

Definition at line 1238 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!D\+WT@{D\+WT}}
\index{D\+WT@{D\+WT}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{D\+WT}{DWT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+WT~(({\bf D\+W\+T\+\_\+\+Type}       $\ast$)     {\bf D\+W\+T\+\_\+\+B\+A\+SE}      )}\hypertarget{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{}\label{group__CMSIS__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}
D\+WT configuration struct 

Definition at line 1248 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!D\+W\+T\+\_\+\+B\+A\+SE@{D\+W\+T\+\_\+\+B\+A\+SE}}
\index{D\+W\+T\+\_\+\+B\+A\+SE@{D\+W\+T\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+B\+A\+SE}{DWT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+SE~(0x\+E0001000\+U\+L)}\hypertarget{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}{}\label{group__CMSIS__core__base_gafdab534f961bf8935eb456cb7700dcd2}
D\+WT Base Address 

Definition at line 1236 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!I\+TM@{I\+TM}}
\index{I\+TM@{I\+TM}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{I\+TM}{ITM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+TM~(({\bf I\+T\+M\+\_\+\+Type}       $\ast$)     {\bf I\+T\+M\+\_\+\+B\+A\+SE}      )}\hypertarget{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}{}\label{group__CMSIS__core__base_gabae7cdf882def602cb787bb039ff6a43}
I\+TM configuration struct 

Definition at line 1247 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!I\+T\+M\+\_\+\+B\+A\+SE@{I\+T\+M\+\_\+\+B\+A\+SE}}
\index{I\+T\+M\+\_\+\+B\+A\+SE@{I\+T\+M\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{I\+T\+M\+\_\+\+B\+A\+SE}{ITM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+T\+M\+\_\+\+B\+A\+SE~(0x\+E0000000\+U\+L)}\hypertarget{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}{}\label{group__CMSIS__core__base_gadd76251e412a195ec0a8f47227a8359e}
I\+TM Base Address 

Definition at line 1235 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!N\+V\+IC@{N\+V\+IC}}
\index{N\+V\+IC@{N\+V\+IC}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{N\+V\+IC}{NVIC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+IC~(({\bf N\+V\+I\+C\+\_\+\+Type}      $\ast$)     {\bf N\+V\+I\+C\+\_\+\+B\+A\+SE}     )}\hypertarget{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{}\label{group__CMSIS__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}
N\+V\+IC configuration struct 

Definition at line 1246 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!N\+V\+I\+C\+\_\+\+B\+A\+SE@{N\+V\+I\+C\+\_\+\+B\+A\+SE}}
\index{N\+V\+I\+C\+\_\+\+B\+A\+SE@{N\+V\+I\+C\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{N\+V\+I\+C\+\_\+\+B\+A\+SE}{NVIC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+I\+C\+\_\+\+B\+A\+SE~({\bf S\+C\+S\+\_\+\+B\+A\+SE} +  0x0100\+U\+L)}\hypertarget{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}{}\label{group__CMSIS__core__base_gaa0288691785a5f868238e0468b39523d}
N\+V\+IC Base Address 

Definition at line 1240 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!S\+CB@{S\+CB}}
\index{S\+CB@{S\+CB}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{S\+CB}{SCB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+CB~(({\bf S\+C\+B\+\_\+\+Type}       $\ast$)     {\bf S\+C\+B\+\_\+\+B\+A\+SE}      )}\hypertarget{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{}\label{group__CMSIS__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}
S\+CB configuration struct 

Definition at line 1244 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!S\+C\+B\+\_\+\+B\+A\+SE@{S\+C\+B\+\_\+\+B\+A\+SE}}
\index{S\+C\+B\+\_\+\+B\+A\+SE@{S\+C\+B\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{S\+C\+B\+\_\+\+B\+A\+SE}{SCB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+B\+\_\+\+B\+A\+SE~({\bf S\+C\+S\+\_\+\+B\+A\+SE} +  0x0\+D00\+U\+L)}\hypertarget{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{}\label{group__CMSIS__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}
System Control Block Base Address 

Definition at line 1241 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!S\+Cn\+S\+CB@{S\+Cn\+S\+CB}}
\index{S\+Cn\+S\+CB@{S\+Cn\+S\+CB}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{S\+Cn\+S\+CB}{SCnSCB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Cn\+S\+CB~(({\bf S\+Cn\+S\+C\+B\+\_\+\+Type}    $\ast$)     {\bf S\+C\+S\+\_\+\+B\+A\+SE}      )}\hypertarget{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{}\label{group__CMSIS__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}
System control Register not in S\+CB 

Definition at line 1243 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!S\+C\+S\+\_\+\+B\+A\+SE@{S\+C\+S\+\_\+\+B\+A\+SE}}
\index{S\+C\+S\+\_\+\+B\+A\+SE@{S\+C\+S\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{S\+C\+S\+\_\+\+B\+A\+SE}{SCS_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+S\+\_\+\+B\+A\+SE~(0x\+E000\+E000\+U\+L)}\hypertarget{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{}\label{group__CMSIS__core__base_ga3c14ed93192c8d9143322bbf77ebf770}
System Control Space Base Address 

Definition at line 1234 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!Sys\+Tick@{Sys\+Tick}}
\index{Sys\+Tick@{Sys\+Tick}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{Sys\+Tick}{SysTick}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Sys\+Tick~(({\bf Sys\+Tick\+\_\+\+Type}   $\ast$)     {\bf Sys\+Tick\+\_\+\+B\+A\+SE}  )}\hypertarget{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}{}\label{group__CMSIS__core__base_gacd96c53beeaff8f603fcda425eb295de}
Sys\+Tick configuration struct 

Definition at line 1245 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!Sys\+Tick\+\_\+\+B\+A\+SE@{Sys\+Tick\+\_\+\+B\+A\+SE}}
\index{Sys\+Tick\+\_\+\+B\+A\+SE@{Sys\+Tick\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{Sys\+Tick\+\_\+\+B\+A\+SE}{SysTick_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Sys\+Tick\+\_\+\+B\+A\+SE~({\bf S\+C\+S\+\_\+\+B\+A\+SE} +  0x0010\+U\+L)}\hypertarget{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}{}\label{group__CMSIS__core__base_ga58effaac0b93006b756d33209e814646}
Sys\+Tick Base Address 

Definition at line 1239 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!T\+PI@{T\+PI}}
\index{T\+PI@{T\+PI}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{T\+PI}{TPI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+PI~(({\bf T\+P\+I\+\_\+\+Type}       $\ast$)     {\bf T\+P\+I\+\_\+\+B\+A\+SE}      )}\hypertarget{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{}\label{group__CMSIS__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}
T\+PI configuration struct 

Definition at line 1249 of file core\+\_\+cm3.\+h.

\index{Core Definitions@{Core Definitions}!T\+P\+I\+\_\+\+B\+A\+SE@{T\+P\+I\+\_\+\+B\+A\+SE}}
\index{T\+P\+I\+\_\+\+B\+A\+SE@{T\+P\+I\+\_\+\+B\+A\+SE}!Core Definitions@{Core Definitions}}
\subsubsection[{\texorpdfstring{T\+P\+I\+\_\+\+B\+A\+SE}{TPI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+P\+I\+\_\+\+B\+A\+SE~(0x\+E0040000\+U\+L)}\hypertarget{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}{}\label{group__CMSIS__core__base_ga2b1eeff850a7e418844ca847145a1a68}
T\+PI Base Address 

Definition at line 1237 of file core\+\_\+cm3.\+h.

