Running in Lattice mode


Starting:    D:\ispLEVER_Classic2_1\synpbase\win64\mbin\synbatch.exe
Install:     D:\ispLEVER_Classic2_1\synpbase
Date:        Sat Apr 22 21:58:19 2023
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch d:/myducuments/_junior_1/electricsystemdesign/isp_lab2\top_level.prj
ProductType: synplify_pro





log file: "D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srr"

Running top_level|isp_lab2

Running: Compile on top_level|isp_lab2

Running: Compile Process on top_level|isp_lab2

Running: Compile Input on top_level|isp_lab2
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Running: Multi-srs Generator on top_level|isp_lab2
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\synwork\top_level_mult.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srs
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srr to D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\top_level.srf
Complete: Compile Process on top_level|isp_lab2
Complete: Compile on top_level|isp_lab2

Running: Map on top_level|isp_lab2

Running: Map & Optimize on top_level|isp_lab2
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on top_level|isp_lab2
Complete: Logic Synthesis on top_level|isp_lab2

exit status=0

exit status=0

