

================================================================
== Vitis HLS Report for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Mon Jun 19 04:05:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.353 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max   | min | max |                   Type                   |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------+
    |       19|       20|  95.000 ns|  0.100 us|   20|   20|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |       19|       19|         2|          2|          5|    10|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 4 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_V_40 = alloca i32 1"   --->   Operation 5 'alloca' 'a_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_41 = alloca i32 1"   --->   Operation 6 'alloca' 'a_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_42 = alloca i32 1"   --->   Operation 7 'alloca' 'a_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_43 = alloca i32 1"   --->   Operation 8 'alloca' 'a_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_V_44 = alloca i32 1"   --->   Operation 9 'alloca' 'a_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_V_45 = alloca i32 1"   --->   Operation 10 'alloca' 'a_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_V_46 = alloca i32 1"   --->   Operation 11 'alloca' 'a_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_V_47 = alloca i32 1"   --->   Operation 12 'alloca' 'a_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_V_48 = alloca i32 1"   --->   Operation 13 'alloca' 'a_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_49 = alloca i32 1"   --->   Operation 14 'alloca' 'a_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_V_50 = alloca i32 1"   --->   Operation 15 'alloca' 'a_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_V_51 = alloca i32 1"   --->   Operation 16 'alloca' 'a_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_V_52 = alloca i32 1"   --->   Operation 17 'alloca' 'a_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_V_53 = alloca i32 1"   --->   Operation 18 'alloca' 'a_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln34 = br void %rewind_header" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %arrayidx96.1928.exit.for.body36.split_crit_edge, i1 1, void %for.end105"   --->   Operation 20 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read17_rewind = phi i1350 0, void %entry, i1350 %p_read17_phi, void %arrayidx96.1928.exit.for.body36.split_crit_edge, i1350 0, void %for.end105" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 21 'phi' 'p_read17_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_part16 = phi i4 0, void %entry, i4 %i_part, void %arrayidx96.1928.exit.for.body36.split_crit_edge, i4 0, void %for.end105"   --->   Operation 22 'phi' 'i_part16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body36.split, void %rewind_init"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 60, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_conv1d_latency.h:31]   --->   Operation 24 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read17 = read i1350 @_ssdm_op_Read.ap_auto.i1350, i1350 %p_read" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 25 'read' 'p_read17' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.body36.split" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 26 'br' 'br_ln34' <Predicate = (do_init)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read17_phi = phi i1350 %p_read17, void %rewind_init, i1350 %p_read17_rewind, void %rewind_header" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 27 'phi' 'p_read17_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_V_load = load i9 %a_V" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 28 'load' 'a_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_V_40_load = load i9 %a_V_40" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 29 'load' 'a_V_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_41_load = load i9 %a_V_41" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 30 'load' 'a_V_41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_V_42_load = load i9 %a_V_42" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 31 'load' 'a_V_42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_43_load = load i9 %a_V_43" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 32 'load' 'a_V_43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_V_44_load = load i9 %a_V_44" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 33 'load' 'a_V_44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_V_45_load = load i9 %a_V_45" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 34 'load' 'a_V_45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_V_46_load = load i9 %a_V_46" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 35 'load' 'a_V_46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_47_load = load i9 %a_V_47" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 36 'load' 'a_V_47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_V_48_load = load i9 %a_V_48" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 37 'load' 'a_V_48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_V_49_load = load i9 %a_V_49" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 38 'load' 'a_V_49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_V_50_load = load i9 %a_V_50" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 39 'load' 'a_V_50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_V_51_load = load i9 %a_V_51" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 40 'load' 'a_V_51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_V_52_load = load i9 %a_V_52" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 41 'load' 'a_V_52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_V_53_load = load i9 %a_V_53" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 42 'load' 'a_V_53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%call_ret = call i135 @fill_buffer, i1350 %p_read17_phi, i9 %a_V_53_load, i9 %a_V_52_load, i9 %a_V_51_load, i9 %a_V_50_load, i9 %a_V_49_load, i9 %a_V_48_load, i9 %a_V_47_load, i9 %a_V_46_load, i9 %a_V_45_load, i9 %a_V_44_load, i9 %a_V_43_load, i9 %a_V_42_load, i9 %a_V_41_load, i9 %a_V_40_load, i9 %a_V_load, i4 %i_part16" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_buf_V = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 44 'extractvalue' 'data_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_V_53 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 45 'extractvalue' 'data_buf_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_V_54 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 46 'extractvalue' 'data_buf_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_buf_V_55 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 47 'extractvalue' 'data_buf_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_V_56 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 48 'extractvalue' 'data_buf_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_buf_V_57 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 49 'extractvalue' 'data_buf_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_V_58 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 50 'extractvalue' 'data_buf_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_buf_V_59 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 51 'extractvalue' 'data_buf_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_buf_V_60 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 52 'extractvalue' 'data_buf_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_buf_V_61 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 53 'extractvalue' 'data_buf_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_buf_V_62 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 54 'extractvalue' 'data_buf_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_buf_V_63 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 55 'extractvalue' 'data_buf_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_V_64 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 56 'extractvalue' 'data_buf_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_buf_V_65 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 57 'extractvalue' 'data_buf_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_buf_V_66 = extractvalue i135 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:37]   --->   Operation 58 'extractvalue' 'data_buf_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %data_buf_V"   --->   Operation 59 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i9 %data_buf_V"   --->   Operation 60 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V, i2 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i11 %shl_ln1273_s"   --->   Operation 62 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.46ns)   --->   "%r_V_76 = mul i14 %sext_ln1273_342, i14 16371"   --->   Operation 63 'mul' 'r_V_76' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_329 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_76, i32 4, i32 13"   --->   Operation 64 'partselect' 'trunc_ln818_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.46ns)   --->   "%r_V_77 = mul i15 %sext_ln1273, i15 22"   --->   Operation 65 'mul' 'r_V_77' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln818_330 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_77, i32 4, i32 14"   --->   Operation 66 'partselect' 'trunc_ln818_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.46ns)   --->   "%r_V_83 = mul i15 %sext_ln1273, i15 19"   --->   Operation 67 'mul' 'r_V_83' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln818_336 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_83, i32 4, i32 14"   --->   Operation 68 'partselect' 'trunc_ln818_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i11 %trunc_ln818_336"   --->   Operation 69 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V, i5 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i14 %shl_ln1273_61"   --->   Operation 71 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%r_V_84 = add i15 %sext_ln1273_354, i15 %sext_ln1273_349"   --->   Operation 72 'add' 'r_V_84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln818_337 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_84, i32 4, i32 14"   --->   Operation 73 'partselect' 'trunc_ln818_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i11 %trunc_ln818_337"   --->   Operation 74 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln818_340 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V, i32 1, i32 8"   --->   Operation 75 'partselect' 'trunc_ln818_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.76ns)   --->   "%r_V_87 = sub i15 %sext_ln1273_354, i15 %sext_ln1273"   --->   Operation 76 'sub' 'r_V_87' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_87, i32 4, i32 14"   --->   Operation 77 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i11 %trunc_ln818_341"   --->   Operation 78 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln818_344 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V, i32 3, i32 8"   --->   Operation 79 'partselect' 'trunc_ln818_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i6 %trunc_ln818_344" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 80 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i9 %data_buf_V_53"   --->   Operation 81 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i9 %data_buf_V_53"   --->   Operation 82 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.46ns)   --->   "%r_V_94 = mul i14 %sext_ln1273_359, i14 16373"   --->   Operation 83 'mul' 'r_V_94' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln818_349 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_94, i32 4, i32 13"   --->   Operation 84 'partselect' 'trunc_ln818_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.46ns)   --->   "%r_V_96 = mul i15 %sext_ln1273_358, i15 32743"   --->   Operation 85 'mul' 'r_V_96' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln818_351 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_96, i32 4, i32 14"   --->   Operation 86 'partselect' 'trunc_ln818_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln818_357 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_buf_V_53, i32 2, i32 8"   --->   Operation 87 'partselect' 'trunc_ln818_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i7 %trunc_ln818_357"   --->   Operation 88 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i9 %data_buf_V_54"   --->   Operation 89 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i9 %data_buf_V_54"   --->   Operation 90 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i9 %data_buf_V_54"   --->   Operation 91 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.46ns)   --->   "%r_V_107 = mul i16 %sext_ln1273_374, i16 42"   --->   Operation 92 'mul' 'r_V_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln818_363 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_107, i32 4, i32 15"   --->   Operation 93 'partselect' 'trunc_ln818_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_54, i6 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i15 %shl_ln1273_72"   --->   Operation 95 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.77ns)   --->   "%r_V_108 = sub i16 %sext_ln1273_374, i16 %sext_ln1273_382"   --->   Operation 96 'sub' 'r_V_108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln818_364 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_108, i32 4, i32 15"   --->   Operation 97 'partselect' 'trunc_ln818_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln818_366 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_54, i32 3, i32 8"   --->   Operation 98 'partselect' 'trunc_ln818_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i6 %trunc_ln818_366"   --->   Operation 99 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.46ns)   --->   "%r_V_110 = mul i16 %sext_ln1273_374, i16 65479"   --->   Operation 100 'mul' 'r_V_110' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln818_367 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_110, i32 4, i32 15"   --->   Operation 101 'partselect' 'trunc_ln818_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.46ns)   --->   "%r_V_113 = mul i15 %sext_ln1273_373, i15 32749"   --->   Operation 102 'mul' 'r_V_113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln818_370 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_113, i32 4, i32 14"   --->   Operation 103 'partselect' 'trunc_ln818_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.46ns)   --->   "%r_V_114 = mul i14 %sext_ln1273_372, i14 11"   --->   Operation 104 'mul' 'r_V_114' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln818_371 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_114, i32 4, i32 13"   --->   Operation 105 'partselect' 'trunc_ln818_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.46ns)   --->   "%r_V_115 = mul i16 %sext_ln1273_374, i16 38"   --->   Operation 106 'mul' 'r_V_115' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln818_372 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_115, i32 4, i32 15"   --->   Operation 107 'partselect' 'trunc_ln818_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.46ns)   --->   "%r_V_116 = mul i15 %sext_ln1273_373, i15 29"   --->   Operation 108 'mul' 'r_V_116' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln818_373 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_116, i32 4, i32 14"   --->   Operation 109 'partselect' 'trunc_ln818_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_54, i5 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i14 %shl_ln1273_73"   --->   Operation 111 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.76ns)   --->   "%r_V_117 = add i15 %sext_ln1273_384, i15 %sext_ln1273_373"   --->   Operation 112 'add' 'r_V_117' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln818_374 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_117, i32 4, i32 14"   --->   Operation 113 'partselect' 'trunc_ln818_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i9 %data_buf_V_55"   --->   Operation 114 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_55, i4 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i13 %shl_ln1273_75"   --->   Operation 116 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_378 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_55, i32 4, i32 8"   --->   Operation 117 'partselect' 'trunc_ln818_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i5 %trunc_ln818_378"   --->   Operation 118 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_55, i6 0"   --->   Operation 119 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i15 %shl_ln1273_76"   --->   Operation 120 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_55, i2 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i11 %shl_ln1273_77"   --->   Operation 122 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.77ns)   --->   "%r_V_121 = sub i16 %sext_ln1273_390, i16 %sext_ln1273_392"   --->   Operation 123 'sub' 'r_V_121' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln818_379 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_121, i32 4, i32 15"   --->   Operation 124 'partselect' 'trunc_ln818_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.46ns)   --->   "%r_V_122 = mul i16 %sext_ln1273_385, i16 65484"   --->   Operation 125 'mul' 'r_V_122' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln818_380 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_122, i32 4, i32 15"   --->   Operation 126 'partselect' 'trunc_ln818_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.46ns)   --->   "%mul_ln1270 = mul i16 %sext_ln1273_385, i16 71"   --->   Operation 127 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_381 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270, i32 4, i32 15"   --->   Operation 128 'partselect' 'trunc_ln818_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.46ns)   --->   "%mul_ln1270_256 = mul i16 %sext_ln1273_385, i16 98"   --->   Operation 129 'mul' 'mul_ln1270_256' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln818_382 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_256, i32 4, i32 15"   --->   Operation 130 'partselect' 'trunc_ln818_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln818_383 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_buf_V_55, i32 2, i32 8"   --->   Operation 131 'partselect' 'trunc_ln818_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.46ns)   --->   "%r_V_123 = mul i16 %sext_ln1273_385, i16 54"   --->   Operation 132 'mul' 'r_V_123' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln818_384 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_123, i32 4, i32 15"   --->   Operation 133 'partselect' 'trunc_ln818_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln818_385 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_55, i32 1, i32 8"   --->   Operation 134 'partselect' 'trunc_ln818_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.77ns)   --->   "%r_V_125 = sub i16 %sext_ln1273_388, i16 %sext_ln1273_390"   --->   Operation 135 'sub' 'r_V_125' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln818_387 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_125, i32 4, i32 15"   --->   Operation 136 'partselect' 'trunc_ln818_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.46ns)   --->   "%r_V_126 = mul i16 %sext_ln1273_385, i16 65487"   --->   Operation 137 'mul' 'r_V_126' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln818_388 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_126, i32 4, i32 15"   --->   Operation 138 'partselect' 'trunc_ln818_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln818_389 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_55, i32 3, i32 8"   --->   Operation 139 'partselect' 'trunc_ln818_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i6 %trunc_ln818_389"   --->   Operation 140 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.46ns)   --->   "%r_V_128 = mul i16 %sext_ln1273_385, i16 46"   --->   Operation 141 'mul' 'r_V_128' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln818_391 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_128, i32 4, i32 15"   --->   Operation 142 'partselect' 'trunc_ln818_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i9 %data_buf_V_56"   --->   Operation 143 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i9 %data_buf_V_56"   --->   Operation 144 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln818_400 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_56, i32 1, i32 8"   --->   Operation 145 'partselect' 'trunc_ln818_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i8 %trunc_ln818_400"   --->   Operation 146 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.46ns)   --->   "%r_V_138 = mul i15 %sext_ln1273_395, i15 32746"   --->   Operation 147 'mul' 'r_V_138' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln818_402 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_138, i32 4, i32 14"   --->   Operation 148 'partselect' 'trunc_ln818_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i11 %trunc_ln818_402"   --->   Operation 149 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.46ns)   --->   "%r_V_141 = mul i14 %sext_ln1273_394, i14 11"   --->   Operation 150 'mul' 'r_V_141' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln818_405 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_141, i32 4, i32 13"   --->   Operation 151 'partselect' 'trunc_ln818_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i10 %trunc_ln818_405"   --->   Operation 152 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i9 %data_buf_V_57"   --->   Operation 153 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i9 %data_buf_V_57"   --->   Operation 154 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i9 %data_buf_V_57"   --->   Operation 155 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_57, i3 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i12 %shl_ln1273_83"   --->   Operation 157 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i12 %shl_ln1273_83"   --->   Operation 158 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.74ns)   --->   "%r_V_143 = sub i13 0, i13 %sext_ln1273_411"   --->   Operation 159 'sub' 'r_V_143' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln818_407 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_143, i32 4, i32 12"   --->   Operation 160 'partselect' 'trunc_ln818_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_57, i5 0"   --->   Operation 161 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i14 %shl_ln1273_84"   --->   Operation 162 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.76ns)   --->   "%r_V_144 = sub i15 %sext_ln1273_412, i15 %sext_ln1273_410"   --->   Operation 163 'sub' 'r_V_144' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln818_408 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_144, i32 4, i32 14"   --->   Operation 164 'partselect' 'trunc_ln818_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i11 %trunc_ln818_408"   --->   Operation 165 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.46ns)   --->   "%r_V_145 = mul i14 %sext_ln1273_408, i14 13"   --->   Operation 166 'mul' 'r_V_145' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln818_409 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_145, i32 4, i32 13"   --->   Operation 167 'partselect' 'trunc_ln818_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i10 %trunc_ln818_409"   --->   Operation 168 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_57, i6 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i15 %shl_ln1273_86"   --->   Operation 170 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_91 = sub i16 0, i16 %sext_ln1273_415"   --->   Operation 171 'sub' 'sub_ln1273_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_147 = sub i16 %sub_ln1273_91, i16 %sext_ln1273_406"   --->   Operation 172 'sub' 'r_V_147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln818_411 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_147, i32 4, i32 15"   --->   Operation 173 'partselect' 'trunc_ln818_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln818_412 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_57, i32 1, i32 8"   --->   Operation 174 'partselect' 'trunc_ln818_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.46ns)   --->   "%r_V_151 = mul i15 %sext_ln1273_407, i15 32741"   --->   Operation 175 'mul' 'r_V_151' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln818_416 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_151, i32 4, i32 14"   --->   Operation 176 'partselect' 'trunc_ln818_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.46ns)   --->   "%r_V_152 = mul i14 %sext_ln1273_408, i14 16373"   --->   Operation 177 'mul' 'r_V_152' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln818_417 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_152, i32 4, i32 13"   --->   Operation 178 'partselect' 'trunc_ln818_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i10 %trunc_ln818_417"   --->   Operation 179 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln818_418 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_57, i32 3, i32 8"   --->   Operation 180 'partselect' 'trunc_ln818_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.46ns)   --->   "%r_V_154 = mul i16 %sext_ln1273_406, i16 65494"   --->   Operation 181 'mul' 'r_V_154' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln818_420 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_154, i32 4, i32 15"   --->   Operation 182 'partselect' 'trunc_ln818_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln818_421 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_buf_V_57, i32 2, i32 8"   --->   Operation 183 'partselect' 'trunc_ln818_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i7 %trunc_ln818_421"   --->   Operation 184 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.46ns)   --->   "%r_V_155 = mul i16 %sext_ln1273_406, i16 65483"   --->   Operation 185 'mul' 'r_V_155' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln818_422 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_155, i32 4, i32 15"   --->   Operation 186 'partselect' 'trunc_ln818_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i9 %data_buf_V_58"   --->   Operation 187 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i9 %data_buf_V_58"   --->   Operation 188 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_426 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_58, i32 4, i32 8"   --->   Operation 189 'partselect' 'trunc_ln818_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i5 %trunc_ln818_426"   --->   Operation 190 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln818_427 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_58, i32 3, i32 8"   --->   Operation 191 'partselect' 'trunc_ln818_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln818_431 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_58, i32 1, i32 8"   --->   Operation 192 'partselect' 'trunc_ln818_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.46ns)   --->   "%r_V_162 = mul i14 %sext_ln1273_420, i14 11"   --->   Operation 193 'mul' 'r_V_162' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln818_432 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_162, i32 4, i32 13"   --->   Operation 194 'partselect' 'trunc_ln818_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.46ns)   --->   "%r_V_163 = mul i15 %sext_ln1273_419, i15 32747"   --->   Operation 195 'mul' 'r_V_163' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln818_433 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_163, i32 4, i32 14"   --->   Operation 196 'partselect' 'trunc_ln818_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i11 %trunc_ln818_433"   --->   Operation 197 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.46ns)   --->   "%r_V_165 = mul i15 %sext_ln1273_419, i15 32741"   --->   Operation 198 'mul' 'r_V_165' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_435 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_165, i32 4, i32 14"   --->   Operation 199 'partselect' 'trunc_ln818_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (1.46ns)   --->   "%r_V_168 = mul i14 %sext_ln1273_420, i14 16371"   --->   Operation 200 'mul' 'r_V_168' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln818_438 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_168, i32 4, i32 13"   --->   Operation 201 'partselect' 'trunc_ln818_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i10 %trunc_ln818_438"   --->   Operation 202 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i9 %data_buf_V_59"   --->   Operation 203 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i9 %data_buf_V_59"   --->   Operation 204 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i9 %data_buf_V_59"   --->   Operation 205 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.46ns)   --->   "%r_V_171 = mul i14 %sext_ln1273_437, i14 11"   --->   Operation 206 'mul' 'r_V_171' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln818_441 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_171, i32 4, i32 13"   --->   Operation 207 'partselect' 'trunc_ln818_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.46ns)   --->   "%r_V_180 = mul i15 %sext_ln1273_432, i15 26"   --->   Operation 208 'mul' 'r_V_180' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln818_450 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_180, i32 4, i32 14"   --->   Operation 209 'partselect' 'trunc_ln818_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i11 %trunc_ln818_450"   --->   Operation 210 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.46ns)   --->   "%r_V_184 = mul i16 %sext_ln1273_431, i16 65501"   --->   Operation 211 'mul' 'r_V_184' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln818_454 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_184, i32 4, i32 15"   --->   Operation 212 'partselect' 'trunc_ln818_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln818_456 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_buf_V_59, i32 2, i32 8"   --->   Operation 213 'partselect' 'trunc_ln818_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i7 %trunc_ln818_456"   --->   Operation 214 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i9 %data_buf_V_60"   --->   Operation 215 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln818_464 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_60, i32 3, i32 8"   --->   Operation 216 'partselect' 'trunc_ln818_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i6 %trunc_ln818_464"   --->   Operation 217 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.46ns)   --->   "%r_V_193 = mul i14 %sext_ln1273_450, i14 16371"   --->   Operation 218 'mul' 'r_V_193' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln818_465 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_193, i32 4, i32 13"   --->   Operation 219 'partselect' 'trunc_ln818_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln818_472 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_60, i32 1, i32 8"   --->   Operation 220 'partselect' 'trunc_ln818_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i8 %trunc_ln818_472"   --->   Operation 221 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln818_473 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_60, i32 4, i32 8"   --->   Operation 222 'partselect' 'trunc_ln818_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i9 %data_buf_V_61"   --->   Operation 223 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i9 %data_buf_V_61"   --->   Operation 224 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i9 %data_buf_V_61"   --->   Operation 225 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.46ns)   --->   "%mul_ln1270_257 = mul i16 %sext_ln1270_12, i16 65301"   --->   Operation 226 'mul' 'mul_ln1270_257' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln818_474 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_257, i32 4, i32 15"   --->   Operation 227 'partselect' 'trunc_ln818_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_61, i6 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i15 %shl_ln1273_105"   --->   Operation 229 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_125 = sub i16 0, i16 %sext_ln1273_467"   --->   Operation 230 'sub' 'sub_ln1273_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_200 = sub i16 %sub_ln1273_125, i16 %sext_ln1270_12"   --->   Operation 231 'sub' 'r_V_200' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln818_475 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_200, i32 4, i32 15"   --->   Operation 232 'partselect' 'trunc_ln818_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i9 %data_buf_V_61"   --->   Operation 233 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.46ns)   --->   "%r_V_202 = mul i16 %sext_ln1270_12, i16 55"   --->   Operation 234 'mul' 'r_V_202' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln818_477 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_202, i32 4, i32 15"   --->   Operation 235 'partselect' 'trunc_ln818_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.46ns)   --->   "%mul_ln1270_258 = mul i16 %sext_ln1270_12, i16 78"   --->   Operation 236 'mul' 'mul_ln1270_258' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln818_479 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_258, i32 4, i32 15"   --->   Operation 237 'partselect' 'trunc_ln818_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.46ns)   --->   "%r_V_204 = mul i16 %sext_ln1270_12, i16 41"   --->   Operation 238 'mul' 'r_V_204' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln818_480 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_204, i32 4, i32 15"   --->   Operation 239 'partselect' 'trunc_ln818_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.46ns)   --->   "%r_V_205 = mul i15 %sext_ln1273_466, i15 25"   --->   Operation 240 'mul' 'r_V_205' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln818_481 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_205, i32 4, i32 14"   --->   Operation 241 'partselect' 'trunc_ln818_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.46ns)   --->   "%r_V_207 = mul i14 %sext_ln1273_465, i14 13"   --->   Operation 242 'mul' 'r_V_207' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln818_483 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_207, i32 4, i32 13"   --->   Operation 243 'partselect' 'trunc_ln818_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i10 %trunc_ln818_483"   --->   Operation 244 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.46ns)   --->   "%r_V_209 = mul i15 %sext_ln1273_466, i15 32739"   --->   Operation 245 'mul' 'r_V_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_485 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_209, i32 4, i32 14"   --->   Operation 246 'partselect' 'trunc_ln818_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.46ns)   --->   "%mul_ln1270_259 = mul i16 %sext_ln1270_12, i16 67"   --->   Operation 247 'mul' 'mul_ln1270_259' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln818_486 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_259, i32 4, i32 15"   --->   Operation 248 'partselect' 'trunc_ln818_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (1.46ns)   --->   "%r_V_213 = mul i16 %sext_ln1270_12, i16 38"   --->   Operation 249 'mul' 'r_V_213' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_490 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_213, i32 4, i32 15"   --->   Operation 250 'partselect' 'trunc_ln818_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i9 %data_buf_V_62"   --->   Operation 251 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i9 %data_buf_V_62"   --->   Operation 252 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.46ns)   --->   "%r_V_214 = mul i15 %sext_ln1273_478, i15 22"   --->   Operation 253 'mul' 'r_V_214' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln818_491 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_214, i32 4, i32 14"   --->   Operation 254 'partselect' 'trunc_ln818_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i11 %trunc_ln818_491"   --->   Operation 255 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.46ns)   --->   "%mul_ln1270_260 = mul i16 %sext_ln1273_474, i16 65415"   --->   Operation 256 'mul' 'mul_ln1270_260' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln818_492 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_260, i32 4, i32 15"   --->   Operation 257 'partselect' 'trunc_ln818_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.46ns)   --->   "%r_V_223 = mul i15 %sext_ln1273_478, i15 32747"   --->   Operation 258 'mul' 'r_V_223' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln818_501 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_223, i32 4, i32 14"   --->   Operation 259 'partselect' 'trunc_ln818_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.46ns)   --->   "%r_V_224 = mul i16 %sext_ln1273_474, i16 65475"   --->   Operation 260 'mul' 'r_V_224' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_502 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_224, i32 4, i32 15"   --->   Operation 261 'partselect' 'trunc_ln818_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.46ns)   --->   "%r_V_227 = mul i16 %sext_ln1273_474, i16 65498"   --->   Operation 262 'mul' 'r_V_227' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln818_505 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_227, i32 4, i32 15"   --->   Operation 263 'partselect' 'trunc_ln818_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.46ns)   --->   "%r_V_228 = mul i15 %sext_ln1273_478, i15 29"   --->   Operation 264 'mul' 'r_V_228' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_506 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_228, i32 4, i32 14"   --->   Operation 265 'partselect' 'trunc_ln818_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln818_507 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_62, i32 3, i32 8"   --->   Operation 266 'partselect' 'trunc_ln818_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i6 %trunc_ln818_507"   --->   Operation 267 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.46ns)   --->   "%r_V_229 = mul i16 %sext_ln1273_474, i16 50"   --->   Operation 268 'mul' 'r_V_229' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln818_508 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_229, i32 4, i32 15"   --->   Operation 269 'partselect' 'trunc_ln818_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.46ns)   --->   "%r_V_230 = mul i15 %sext_ln1273_478, i15 27"   --->   Operation 270 'mul' 'r_V_230' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_509 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_230, i32 4, i32 14"   --->   Operation 271 'partselect' 'trunc_ln818_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i9 %data_buf_V_63"   --->   Operation 272 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i9 %data_buf_V_63"   --->   Operation 273 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i9 %data_buf_V_63"   --->   Operation 274 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_63, i4 0"   --->   Operation 275 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i13 %shl_ln1273_120"   --->   Operation 276 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.75ns)   --->   "%sub_ln1273_146 = sub i14 0, i14 %sext_ln1273_495"   --->   Operation 277 'sub' 'sub_ln1273_146' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.76ns)   --->   "%r_V_232 = sub i14 %sub_ln1273_146, i14 %sext_ln1273_491"   --->   Operation 278 'sub' 'r_V_232' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln818_511 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_232, i32 4, i32 13"   --->   Operation 279 'partselect' 'trunc_ln818_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.75ns)   --->   "%r_V_233 = sub i14 %sext_ln1273_495, i14 %sext_ln1273_491"   --->   Operation 280 'sub' 'r_V_233' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln818_512 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_233, i32 4, i32 13"   --->   Operation 281 'partselect' 'trunc_ln818_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i10 %trunc_ln818_512"   --->   Operation 282 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.46ns)   --->   "%r_V_234 = mul i14 %sext_ln1273_491, i14 11"   --->   Operation 283 'mul' 'r_V_234' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln818_513 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_234, i32 4, i32 13"   --->   Operation 284 'partselect' 'trunc_ln818_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (1.46ns)   --->   "%mul_ln1270_261 = mul i16 %sext_ln1270_13, i16 95"   --->   Operation 285 'mul' 'mul_ln1270_261' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln818_515 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_261, i32 4, i32 15"   --->   Operation 286 'partselect' 'trunc_ln818_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.46ns)   --->   "%r_V_237 = mul i15 %sext_ln1273_490, i15 32749"   --->   Operation 287 'mul' 'r_V_237' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln818_517 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_237, i32 4, i32 14"   --->   Operation 288 'partselect' 'trunc_ln818_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.46ns)   --->   "%r_V_238 = mul i16 %sext_ln1270_13, i16 37"   --->   Operation 289 'mul' 'r_V_238' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln818_518 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_238, i32 4, i32 15"   --->   Operation 290 'partselect' 'trunc_ln818_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln818_519 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_63, i32 3, i32 8"   --->   Operation 291 'partselect' 'trunc_ln818_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln818_520 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_63, i32 4, i32 8"   --->   Operation 292 'partselect' 'trunc_ln818_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (1.46ns)   --->   "%mul_ln1270_262 = mul i16 %sext_ln1270_13, i16 65441"   --->   Operation 293 'mul' 'mul_ln1270_262' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln818_522 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_262, i32 4, i32 15"   --->   Operation 294 'partselect' 'trunc_ln818_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.46ns)   --->   "%mul_ln1270_263 = mul i16 %sext_ln1270_13, i16 212"   --->   Operation 295 'mul' 'mul_ln1270_263' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln818_523 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_263, i32 4, i32 15"   --->   Operation 296 'partselect' 'trunc_ln818_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.46ns)   --->   "%r_V_241 = mul i16 %sext_ln1270_13, i16 52"   --->   Operation 297 'mul' 'r_V_241' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln818_525 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_241, i32 4, i32 15"   --->   Operation 298 'partselect' 'trunc_ln818_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln1273_1 = trunc i9 %data_buf_V_63"   --->   Operation 299 'trunc' 'trunc_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i9 %data_buf_V_64"   --->   Operation 300 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i9 %data_buf_V_64"   --->   Operation 301 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.46ns)   --->   "%mul_ln1270_264 = mul i16 %sext_ln1273_503, i16 65433"   --->   Operation 302 'mul' 'mul_ln1270_264' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln818_528 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_264, i32 4, i32 15"   --->   Operation 303 'partselect' 'trunc_ln818_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.46ns)   --->   "%mul_ln1270_265 = mul i16 %sext_ln1273_503, i16 65457"   --->   Operation 304 'mul' 'mul_ln1270_265' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln818_529 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_265, i32 4, i32 15"   --->   Operation 305 'partselect' 'trunc_ln818_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (1.46ns)   --->   "%r_V_244 = mul i14 %sext_ln1273_504, i14 16373"   --->   Operation 306 'mul' 'r_V_244' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln818_530 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_244, i32 4, i32 13"   --->   Operation 307 'partselect' 'trunc_ln818_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.46ns)   --->   "%r_V_245 = mul i16 %sext_ln1273_503, i16 57"   --->   Operation 308 'mul' 'r_V_245' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln818_531 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_245, i32 4, i32 15"   --->   Operation 309 'partselect' 'trunc_ln818_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln818_538 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_64, i32 4, i32 8"   --->   Operation 310 'partselect' 'trunc_ln818_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln818_547 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %data_buf_V_64, i32 3, i32 8"   --->   Operation 311 'partselect' 'trunc_ln818_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i6 %trunc_ln818_547" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 312 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i9 %data_buf_V_65"   --->   Operation 313 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln818_550 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %data_buf_V_65, i32 2, i32 8"   --->   Operation 314 'partselect' 'trunc_ln818_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i7 %trunc_ln818_550"   --->   Operation 315 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_65, i2 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i11 %shl_ln1273_130"   --->   Operation 317 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.73ns)   --->   "%r_V_262 = sub i12 0, i12 %sext_ln1273_518"   --->   Operation 318 'sub' 'r_V_262' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln818_556 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_262, i32 4, i32 11"   --->   Operation 319 'partselect' 'trunc_ln818_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i8 %trunc_ln818_556"   --->   Operation 320 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.74ns)   --->   "%r_V_267 = sub i12 %r_V_262, i12 %sext_ln1273_513"   --->   Operation 321 'sub' 'r_V_267' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln818_561 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_267, i32 4, i32 11"   --->   Operation 322 'partselect' 'trunc_ln818_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i8 %trunc_ln818_561"   --->   Operation 323 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.73ns)   --->   "%r_V_269 = add i12 %sext_ln1273_518, i12 %sext_ln1273_513"   --->   Operation 324 'add' 'r_V_269' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln818_563 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_269, i32 4, i32 11"   --->   Operation 325 'partselect' 'trunc_ln818_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln818_565 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %data_buf_V_66, i32 1, i32 8"   --->   Operation 326 'partselect' 'trunc_ln818_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln818_580 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %data_buf_V_66, i32 4, i32 8"   --->   Operation 327 'partselect' 'trunc_ln818_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i5 %trunc_ln818_580"   --->   Operation 328 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_338 = add i12 %trunc_ln818_528, i12 %sext_ln818_74"   --->   Operation 329 'add' 'add_ln813_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 330 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_339 = add i12 %add_ln813_338, i12 %trunc_ln818_474"   --->   Operation 330 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_352 = add i12 %trunc_ln818_475, i12 %trunc_ln818_492"   --->   Operation 331 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 332 [1/1] (0.74ns)   --->   "%add_ln813_353 = add i12 %trunc_ln818_529, i12 %sext_ln818_49"   --->   Operation 332 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_354 = add i12 %add_ln813_353, i12 %add_ln813_352"   --->   Operation 333 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 334 [1/1] (0.72ns)   --->   "%add_ln813_369 = add i11 %sext_ln1273_568, i11 %sext_ln1273_619"   --->   Operation 334 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_376 = add i8 %sext_ln1273_627, i8 %sext_ln1273_550"   --->   Operation 335 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 336 [1/1] (0.70ns)   --->   "%add_ln813_377 = add i6 %sext_ln818_56, i6 8"   --->   Operation 336 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i6 %add_ln813_377"   --->   Operation 337 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_378 = add i8 %sext_ln813_35, i8 %add_ln813_376"   --->   Operation 338 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_381 = add i12 %trunc_ln818_363, i12 %trunc_ln818_379"   --->   Operation 339 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 340 [1/1] (0.74ns)   --->   "%add_ln813_382 = add i12 %trunc_ln818_477, i12 %trunc_ln818_531"   --->   Operation 340 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_383 = add i12 %add_ln813_382, i12 %add_ln813_381"   --->   Operation 341 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_397 = add i12 %trunc_ln818_380, i12 %trunc_ln818_411"   --->   Operation 342 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 343 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_398 = add i12 %add_ln813_397, i12 %trunc_ln818_364"   --->   Operation 343 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 344 [1/1] (0.70ns)   --->   "%add_ln813_436 = add i7 %sext_ln1273_544, i7 %sext_ln1273_601"   --->   Operation 344 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.70ns)   --->   "%add_ln813_477 = add i9 %sext_ln1273_563, i9 %sext_ln1273_630"   --->   Operation 345 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_484 = add i12 %trunc_ln818_384, i12 %sext_ln818_30"   --->   Operation 346 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 347 [1/1] (0.73ns)   --->   "%add_ln813_485 = add i12 %sext_ln818_58, i12 %sext_ln818_64"   --->   Operation 347 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_486 = add i12 %add_ln813_485, i12 %add_ln813_484"   --->   Operation 348 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (0.72ns)   --->   "%add_ln813_491 = add i11 %sext_ln818_52, i11 %sext_ln1273_607"   --->   Operation 349 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.73ns)   --->   "%add_ln813_500 = add i12 %sext_ln818_31, i12 %sext_ln818_47"   --->   Operation 350 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_560 = add i12 %trunc_ln818_454, i12 %trunc_ln818_505"   --->   Operation 351 'add' 'add_ln813_560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 352 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_561 = add i12 %add_ln813_560, i12 %trunc_ln818_387"   --->   Operation 352 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 353 [1/1] (0.70ns)   --->   "%add_ln813_569 = add i9 %sext_ln1273_634, i9 %sext_ln1273_574"   --->   Operation 353 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_573 = add i12 %trunc_ln818_525, i12 %sext_ln818_33"   --->   Operation 354 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 355 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_574 = add i12 %add_ln813_573, i12 %trunc_ln818_388"   --->   Operation 355 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 356 [1/1] (0.72ns)   --->   "%add_ln813_579 = add i11 %sext_ln1273_566, i11 %sext_ln1273_584"   --->   Operation 356 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.70ns)   --->   "%add_ln813_595 = add i9 %sext_ln818_70, i9 %sext_ln1273_539"   --->   Operation 357 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.70ns)   --->   "%add_ln813_597 = add i8 %sext_ln1273_595, i8 232"   --->   Operation 358 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i8 %add_ln813_597"   --->   Operation 359 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%add_ln813_598 = add i7 %sext_ln1273_553, i7 %sext_ln1273_617"   --->   Operation 360 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i7 %add_ln813_598"   --->   Operation 361 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.70ns)   --->   "%add_ln813_599 = add i9 %sext_ln813_124, i9 %sext_ln813_123"   --->   Operation 362 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.70ns)   --->   "%add_ln813_617 = add i8 %sext_ln70, i8 212"   --->   Operation 363 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i8 %add_ln813_617"   --->   Operation 364 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_626 = add i9 %sext_ln813_132, i9 %sext_ln818_70"   --->   Operation 365 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 366 [1/1] (0.70ns)   --->   "%add_ln813_627 = add i7 %sext_ln70_10, i7 %sext_ln813_16"   --->   Operation 366 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i7 %add_ln813_627"   --->   Operation 367 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_628 = add i9 %sext_ln813_135, i9 %add_ln813_626"   --->   Operation 368 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 369 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_conv1d_latency.h:35]   --->   Operation 370 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 371 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i9 %data_buf_V"   --->   Operation 372 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i9 %data_buf_V"   --->   Operation 373 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i9 %data_buf_V"   --->   Operation 374 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V, i3 0"   --->   Operation 375 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i12 %shl_ln"   --->   Operation 376 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.74ns)   --->   "%r_V_81 = sub i13 0, i13 %sext_ln1273_346"   --->   Operation 377 'sub' 'r_V_81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.75ns)   --->   "%r_V = sub i13 %r_V_81, i13 %sext_ln1273_343"   --->   Operation 378 'sub' 'r_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V, i32 4, i32 12"   --->   Operation 379 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i9 %trunc_ln"   --->   Operation 380 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i11 %shl_ln1273_s"   --->   Operation 381 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i11 %shl_ln1273_s"   --->   Operation 382 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.73ns)   --->   "%r_V_75 = sub i12 %sext_ln1273_350, i12 %sext_ln1273_344"   --->   Operation 383 'sub' 'r_V_75' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_75, i32 4, i32 11"   --->   Operation 384 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i8 %trunc_ln818_s"   --->   Operation 385 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i8 %trunc_ln818_s"   --->   Operation 386 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i10 %trunc_ln818_329"   --->   Operation 387 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i11 %trunc_ln818_330"   --->   Operation 388 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.73ns)   --->   "%r_V_78 = sub i12 0, i12 %sext_ln1273_350"   --->   Operation 389 'sub' 'r_V_78' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln818_331 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_78, i32 4, i32 11"   --->   Operation 390 'partselect' 'trunc_ln818_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i8 %trunc_ln818_331"   --->   Operation 391 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V, i1 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i10 %shl_ln1273_60"   --->   Operation 393 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i10 %shl_ln1273_60"   --->   Operation 394 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.75ns)   --->   "%r_V_79 = sub i13 %r_V_81, i13 %sext_ln1273_353"   --->   Operation 395 'sub' 'r_V_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln818_332 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_79, i32 4, i32 12"   --->   Operation 396 'partselect' 'trunc_ln818_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i9 %trunc_ln818_332"   --->   Operation 397 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.74ns)   --->   "%r_V_80 = sub i13 %sext_ln1273_346, i13 %sext_ln1273_353"   --->   Operation 398 'sub' 'r_V_80' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln818_333 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_80, i32 4, i32 12"   --->   Operation 399 'partselect' 'trunc_ln818_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i9 %trunc_ln818_333"   --->   Operation 400 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_81, i32 4, i32 12"   --->   Operation 401 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i9 %trunc_ln818_334"   --->   Operation 402 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.74ns)   --->   "%r_V_82 = add i13 %sext_ln1273_346, i13 %sext_ln1273_343"   --->   Operation 403 'add' 'r_V_82' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln818_335 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_82, i32 4, i32 12"   --->   Operation 404 'partselect' 'trunc_ln818_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i9 %trunc_ln818_335"   --->   Operation 405 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.72ns)   --->   "%r_V_85 = sub i11 0, i11 %sext_ln1273_352"   --->   Operation 406 'sub' 'r_V_85' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln818_338 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %r_V_85, i32 4, i32 10"   --->   Operation 407 'partselect' 'trunc_ln818_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i7 %trunc_ln818_338"   --->   Operation 408 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.74ns)   --->   "%r_V_86 = add i13 %sext_ln1273_346, i13 %sext_ln1273_353"   --->   Operation 409 'add' 'r_V_86' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln818_339 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_86, i32 4, i32 12"   --->   Operation 410 'partselect' 'trunc_ln818_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i9 %trunc_ln818_339"   --->   Operation 411 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i8 %trunc_ln818_340"   --->   Operation 412 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.74ns)   --->   "%r_V_88 = sub i13 %sext_ln1273_346, i13 %sext_ln1273_343"   --->   Operation 413 'sub' 'r_V_88' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln818_342 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_88, i32 4, i32 12"   --->   Operation 414 'partselect' 'trunc_ln818_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i9 %trunc_ln818_342"   --->   Operation 415 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V, i4 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i13 %shl_ln1273_62"   --->   Operation 417 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.75ns)   --->   "%r_V_89 = add i14 %sext_ln1273_356, i14 %sext_ln1273_348"   --->   Operation 418 'add' 'r_V_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_89, i32 4, i32 13"   --->   Operation 419 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i10 %trunc_ln818_343"   --->   Operation 420 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i9 %data_buf_V_53"   --->   Operation 421 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i9 %data_buf_V_53"   --->   Operation 422 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i9 %data_buf_V_53"   --->   Operation 423 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_53, i3 0"   --->   Operation 424 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i12 %shl_ln1273_63"   --->   Operation 425 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.74ns)   --->   "%r_V_90 = sub i13 %sext_ln1273_363, i13 %sext_ln1273_361"   --->   Operation 426 'sub' 'r_V_90' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln818_345 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_90, i32 4, i32 12"   --->   Operation 427 'partselect' 'trunc_ln818_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i9 %trunc_ln818_345"   --->   Operation 428 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i9 %trunc_ln818_345"   --->   Operation 429 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_53, i2 0"   --->   Operation 430 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i11 %shl_ln1273_64"   --->   Operation 431 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.73ns)   --->   "%r_V_91 = sub i12 %sext_ln1273_362, i12 %sext_ln1273_364"   --->   Operation 432 'sub' 'r_V_91' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln818_346 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_91, i32 4, i32 11"   --->   Operation 433 'partselect' 'trunc_ln818_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i8 %trunc_ln818_346"   --->   Operation 434 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i13 0, i13 %sext_ln1273_363"   --->   Operation 435 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 436 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_92 = sub i13 %sub_ln1273, i13 %sext_ln1273_361"   --->   Operation 436 'sub' 'r_V_92' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln818_347 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_92, i32 4, i32 12"   --->   Operation 437 'partselect' 'trunc_ln818_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i9 %trunc_ln818_347"   --->   Operation 438 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_53, i1 0"   --->   Operation 439 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i10 %shl_ln1273_65"   --->   Operation 440 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i10 %shl_ln1273_65"   --->   Operation 441 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i10 %shl_ln1273_65"   --->   Operation 442 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i10 %shl_ln1273_65"   --->   Operation 443 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.72ns)   --->   "%r_V_93 = sub i11 0, i11 %sext_ln1273_368"   --->   Operation 444 'sub' 'r_V_93' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln818_348 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %r_V_93, i32 4, i32 10"   --->   Operation 445 'partselect' 'trunc_ln818_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i7 %trunc_ln818_348"   --->   Operation 446 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i10 %trunc_ln818_349"   --->   Operation 447 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.71ns)   --->   "%r_V_95 = sub i10 0, i10 %sext_ln1273_357"   --->   Operation 448 'sub' 'r_V_95' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln818_350 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_95, i32 4, i32 9"   --->   Operation 449 'partselect' 'trunc_ln818_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i6 %trunc_ln818_350"   --->   Operation 450 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i11 %trunc_ln818_351"   --->   Operation 451 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_53, i4 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i13 %shl_ln1273_66"   --->   Operation 453 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.75ns)   --->   "%r_V_97 = sub i14 %sext_ln1273_367, i14 %sext_ln1273_369"   --->   Operation 454 'sub' 'r_V_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln818_352 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_97, i32 4, i32 13"   --->   Operation 455 'partselect' 'trunc_ln818_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i10 %trunc_ln818_352"   --->   Operation 456 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_65 = sub i14 0, i14 %sext_ln1273_369"   --->   Operation 457 'sub' 'sub_ln1273_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i11 %shl_ln1273_64"   --->   Operation 458 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_98 = sub i14 %sub_ln1273_65, i14 %sext_ln1273_370"   --->   Operation 459 'sub' 'r_V_98' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln818_353 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_98, i32 4, i32 13"   --->   Operation 460 'partselect' 'trunc_ln818_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i10 %trunc_ln818_353"   --->   Operation 461 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.74ns)   --->   "%r_V_99 = add i13 %sext_ln1273_363, i13 %sext_ln1273_361"   --->   Operation 462 'add' 'r_V_99' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln818_354 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_99, i32 4, i32 12"   --->   Operation 463 'partselect' 'trunc_ln818_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i9 %trunc_ln818_354"   --->   Operation 464 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_67 = sub i12 0, i12 %sext_ln1273_364"   --->   Operation 465 'sub' 'sub_ln1273_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 466 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_100 = sub i12 %sub_ln1273_67, i12 %sext_ln1273_362"   --->   Operation 466 'sub' 'r_V_100' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln818_355 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_100, i32 4, i32 11"   --->   Operation 467 'partselect' 'trunc_ln818_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i8 %trunc_ln818_355"   --->   Operation 468 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.74ns)   --->   "%r_V_101 = sub i13 %sext_ln1273_363, i13 %sext_ln1273_366"   --->   Operation 469 'sub' 'r_V_101' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln818_356 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_101, i32 4, i32 12"   --->   Operation 470 'partselect' 'trunc_ln818_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i9 %trunc_ln818_356"   --->   Operation 471 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.75ns)   --->   "%r_V_102 = add i14 %sext_ln1273_369, i14 %sext_ln1273_370"   --->   Operation 472 'add' 'r_V_102' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln818_358 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_102, i32 4, i32 13"   --->   Operation 473 'partselect' 'trunc_ln818_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i10 %trunc_ln818_358"   --->   Operation 474 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_53, i5 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i14 %shl_ln1273_67"   --->   Operation 476 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.76ns)   --->   "%r_V_103 = sub i15 %sext_ln1273_365, i15 %sext_ln1273_371"   --->   Operation 477 'sub' 'r_V_103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln818_359 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_103, i32 4, i32 14"   --->   Operation 478 'partselect' 'trunc_ln818_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i11 %trunc_ln818_359"   --->   Operation 479 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i9 %data_buf_V_54"   --->   Operation 480 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_54, i3 0"   --->   Operation 481 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i12 %shl_ln1273_68"   --->   Operation 482 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_71 = sub i13 0, i13 %sext_ln1273_377"   --->   Operation 483 'sub' 'sub_ln1273_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 484 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_104 = sub i13 %sub_ln1273_71, i13 %sext_ln1273_375"   --->   Operation 484 'sub' 'r_V_104' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln818_360 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_104, i32 4, i32 12"   --->   Operation 485 'partselect' 'trunc_ln818_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i9 %trunc_ln818_360"   --->   Operation 486 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_54, i4 0"   --->   Operation 487 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i13 %shl_ln1273_69"   --->   Operation 488 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_54, i1 0"   --->   Operation 489 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i10 %shl_ln1273_70"   --->   Operation 490 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i10 %shl_ln1273_70"   --->   Operation 491 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.75ns)   --->   "%r_V_105 = sub i14 %sext_ln1273_378, i14 %sext_ln1273_380"   --->   Operation 492 'sub' 'r_V_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_361 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_105, i32 4, i32 13"   --->   Operation 493 'partselect' 'trunc_ln818_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i10 %trunc_ln818_361"   --->   Operation 494 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i10 %trunc_ln818_361"   --->   Operation 495 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_54, i2 0"   --->   Operation 496 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i11 %shl_ln1273_71"   --->   Operation 497 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.73ns)   --->   "%r_V_106 = sub i12 0, i12 %sext_ln1273_381"   --->   Operation 498 'sub' 'r_V_106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln818_362 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_106, i32 4, i32 11"   --->   Operation 499 'partselect' 'trunc_ln818_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i8 %trunc_ln818_362"   --->   Operation 500 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.74ns)   --->   "%r_V_109 = sub i13 %sext_ln1273_377, i13 %sext_ln1273_379"   --->   Operation 501 'sub' 'r_V_109' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln818_365 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_109, i32 4, i32 12"   --->   Operation 502 'partselect' 'trunc_ln818_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i9 %trunc_ln818_365"   --->   Operation 503 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.74ns)   --->   "%r_V_111 = sub i13 %sext_ln1273_379, i13 %sext_ln1273_377"   --->   Operation 504 'sub' 'r_V_111' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln818_368 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_111, i32 4, i32 12"   --->   Operation 505 'partselect' 'trunc_ln818_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i9 %trunc_ln818_368"   --->   Operation 506 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.74ns)   --->   "%r_V_112 = add i13 %sext_ln1273_377, i13 %sext_ln1273_375"   --->   Operation 507 'add' 'r_V_112' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln818_369 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_112, i32 4, i32 12"   --->   Operation 508 'partselect' 'trunc_ln818_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i9 %trunc_ln818_369"   --->   Operation 509 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i10 %shl_ln1273_70"   --->   Operation 510 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i11 %trunc_ln818_370"   --->   Operation 511 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i10 %trunc_ln818_371"   --->   Operation 512 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i11 %trunc_ln818_373"   --->   Operation 513 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i11 %trunc_ln818_374"   --->   Operation 514 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.74ns)   --->   "%r_V_118 = sub i13 %sext_ln1273_375, i13 %sext_ln1273_377"   --->   Operation 515 'sub' 'r_V_118' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln818_375 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_118, i32 4, i32 12"   --->   Operation 516 'partselect' 'trunc_ln818_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i9 %trunc_ln818_375" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 517 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i9 %data_buf_V_55"   --->   Operation 518 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_55, i3 0"   --->   Operation 519 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i12 %shl_ln1273_74"   --->   Operation 520 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.74ns)   --->   "%r_V_119 = sub i13 0, i13 %sext_ln1273_387"   --->   Operation 521 'sub' 'r_V_119' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln818_376 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_119, i32 4, i32 12"   --->   Operation 522 'partselect' 'trunc_ln818_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i9 %trunc_ln818_376"   --->   Operation 523 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i9 %trunc_ln818_376"   --->   Operation 524 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i13 %shl_ln1273_75"   --->   Operation 525 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.75ns)   --->   "%r_V_120 = add i14 %sext_ln1273_389, i14 %sext_ln1273_386"   --->   Operation 526 'add' 'r_V_120' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln818_377 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_120, i32 4, i32 13"   --->   Operation 527 'partselect' 'trunc_ln818_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i10 %trunc_ln818_377"   --->   Operation 528 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i11 %shl_ln1273_77"   --->   Operation 529 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i7 %trunc_ln818_383"   --->   Operation 530 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i8 %trunc_ln818_385"   --->   Operation 531 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.75ns)   --->   "%r_V_124 = sub i14 %sext_ln1273_391, i14 %sext_ln1273_389"   --->   Operation 532 'sub' 'r_V_124' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln818_386 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_124, i32 4, i32 13"   --->   Operation 533 'partselect' 'trunc_ln818_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i10 %trunc_ln818_386"   --->   Operation 534 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_55, i1 0"   --->   Operation 535 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i10 %shl_ln1273_78"   --->   Operation 536 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.75ns)   --->   "%r_V_127 = add i14 %sext_ln1273_389, i14 %sext_ln1273_393"   --->   Operation 537 'add' 'r_V_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln818_390 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_127, i32 4, i32 13"   --->   Operation 538 'partselect' 'trunc_ln818_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i10 %trunc_ln818_390"   --->   Operation 539 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i9 %data_buf_V_56"   --->   Operation 540 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i9 %data_buf_V_56"   --->   Operation 541 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_56, i3 0"   --->   Operation 542 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i12 %shl_ln1273_79"   --->   Operation 543 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_56, i1 0"   --->   Operation 544 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i10 %shl_ln1273_80"   --->   Operation 545 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i10 %shl_ln1273_80"   --->   Operation 546 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.74ns)   --->   "%r_V_129 = add i13 %sext_ln1273_399, i13 %sext_ln1273_401"   --->   Operation 547 'add' 'r_V_129' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln818_392 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_129, i32 4, i32 12"   --->   Operation 548 'partselect' 'trunc_ln818_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i9 %trunc_ln818_392"   --->   Operation 549 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.74ns)   --->   "%r_V_130 = sub i13 %sext_ln1273_401, i13 %sext_ln1273_399"   --->   Operation 550 'sub' 'r_V_130' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln818_393 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_130, i32 4, i32 12"   --->   Operation 551 'partselect' 'trunc_ln818_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i9 %trunc_ln818_393"   --->   Operation 552 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_56, i2 0"   --->   Operation 553 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i11 %shl_ln1273_81"   --->   Operation 554 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.73ns)   --->   "%r_V_131 = sub i12 %sext_ln1273_398, i12 %sext_ln1273_402"   --->   Operation 555 'sub' 'r_V_131' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln818_394 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_131, i32 4, i32 11"   --->   Operation 556 'partselect' 'trunc_ln818_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i8 %trunc_ln818_394"   --->   Operation 557 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i8 %trunc_ln818_394"   --->   Operation 558 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_56, i4 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i13 %shl_ln1273_82"   --->   Operation 560 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i11 %shl_ln1273_81"   --->   Operation 561 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.75ns)   --->   "%r_V_132 = add i14 %sext_ln1273_403, i14 %sext_ln1273_404"   --->   Operation 562 'add' 'r_V_132' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln818_395 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_132, i32 4, i32 13"   --->   Operation 563 'partselect' 'trunc_ln818_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i10 %trunc_ln818_395"   --->   Operation 564 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.74ns)   --->   "%r_V_133 = sub i13 %sext_ln1273_399, i13 %sext_ln1273_401"   --->   Operation 565 'sub' 'r_V_133' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln818_396 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_133, i32 4, i32 12"   --->   Operation 566 'partselect' 'trunc_ln818_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i9 %trunc_ln818_396"   --->   Operation 567 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i9 %trunc_ln818_396"   --->   Operation 568 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.73ns)   --->   "%r_V_136 = sub i12 0, i12 %sext_ln1273_402"   --->   Operation 569 'sub' 'r_V_136' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.74ns)   --->   "%r_V_134 = sub i12 %r_V_136, i12 %sext_ln1273_398"   --->   Operation 570 'sub' 'r_V_134' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln818_397 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_134, i32 4, i32 11"   --->   Operation 571 'partselect' 'trunc_ln818_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i8 %trunc_ln818_397"   --->   Operation 572 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns)   --->   "%r_V_135 = add i14 %sext_ln1273_403, i14 %sext_ln1273_400"   --->   Operation 573 'add' 'r_V_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln818_398 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_135, i32 4, i32 13"   --->   Operation 574 'partselect' 'trunc_ln818_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i10 %trunc_ln818_398"   --->   Operation 575 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln818_399 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_136, i32 4, i32 11"   --->   Operation 576 'partselect' 'trunc_ln818_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i8 %trunc_ln818_399"   --->   Operation 577 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_85 = sub i14 0, i14 %sext_ln1273_403"   --->   Operation 578 'sub' 'sub_ln1273_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 579 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_137 = sub i14 %sub_ln1273_85, i14 %sext_ln1273_400"   --->   Operation 579 'sub' 'r_V_137' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln818_401 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_137, i32 4, i32 13"   --->   Operation 580 'partselect' 'trunc_ln818_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i10 %trunc_ln818_401"   --->   Operation 581 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.74ns)   --->   "%r_V_139 = add i13 %sext_ln1273_399, i13 %sext_ln1273_396"   --->   Operation 582 'add' 'r_V_139' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln818_403 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_139, i32 4, i32 12"   --->   Operation 583 'partselect' 'trunc_ln818_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i9 %trunc_ln818_403"   --->   Operation 584 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.75ns)   --->   "%r_V_140 = add i14 %sext_ln1273_403, i14 %sext_ln1273_394"   --->   Operation 585 'add' 'r_V_140' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln818_404 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_140, i32 4, i32 13"   --->   Operation 586 'partselect' 'trunc_ln818_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i10 %trunc_ln818_404"   --->   Operation 587 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.74ns)   --->   "%r_V_142 = sub i13 %sext_ln1273_399, i13 %sext_ln1273_396"   --->   Operation 588 'sub' 'r_V_142' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln818_406 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_142, i32 4, i32 12"   --->   Operation 589 'partselect' 'trunc_ln818_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i9 %trunc_ln818_406" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 590 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i9 %data_buf_V_57"   --->   Operation 591 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i9 %trunc_ln818_407"   --->   Operation 592 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_57, i2 0"   --->   Operation 593 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i11 %shl_ln1273_85"   --->   Operation 594 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i11 %shl_ln1273_85"   --->   Operation 595 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.76ns)   --->   "%r_V_146 = sub i15 %sext_ln1273_414, i15 %sext_ln1273_412"   --->   Operation 596 'sub' 'r_V_146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln818_410 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_146, i32 4, i32 14"   --->   Operation 597 'partselect' 'trunc_ln818_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i11 %trunc_ln818_410"   --->   Operation 598 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i8 %trunc_ln818_412"   --->   Operation 599 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_57, i4 0"   --->   Operation 600 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i13 %shl_ln1273_87"   --->   Operation 601 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_93 = sub i14 0, i14 %sext_ln1273_416"   --->   Operation 602 'sub' 'sub_ln1273_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_148 = sub i14 %sub_ln1273_93, i14 %sext_ln1273_408"   --->   Operation 603 'sub' 'r_V_148' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln818_413 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_148, i32 4, i32 13"   --->   Operation 604 'partselect' 'trunc_ln818_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i10 %trunc_ln818_413"   --->   Operation 605 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_57, i1 0"   --->   Operation 606 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i10 %shl_ln1273_88"   --->   Operation 607 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i10 %shl_ln1273_88"   --->   Operation 608 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.75ns)   --->   "%r_V_149 = sub i14 %sext_ln1273_416, i14 %sext_ln1273_418"   --->   Operation 609 'sub' 'r_V_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln818_414 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_149, i32 4, i32 13"   --->   Operation 610 'partselect' 'trunc_ln818_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i10 %trunc_ln818_414"   --->   Operation 611 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_96 = sub i12 0, i12 %sext_ln1273_413"   --->   Operation 612 'sub' 'sub_ln1273_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 613 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_150 = sub i12 %sub_ln1273_96, i12 %sext_ln1273_409"   --->   Operation 613 'sub' 'r_V_150' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln818_415 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_150, i32 4, i32 11"   --->   Operation 614 'partselect' 'trunc_ln818_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i8 %trunc_ln818_415"   --->   Operation 615 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i11 %trunc_ln818_416"   --->   Operation 616 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i6 %trunc_ln818_418"   --->   Operation 617 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.76ns)   --->   "%r_V_153 = add i15 %sext_ln1273_412, i15 %sext_ln1273_414"   --->   Operation 618 'add' 'r_V_153' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln818_419 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_153, i32 4, i32 14"   --->   Operation 619 'partselect' 'trunc_ln818_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i11 %trunc_ln818_419"   --->   Operation 620 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.76ns)   --->   "%r_V_156 = add i15 %sext_ln1273_412, i15 %sext_ln1273_417"   --->   Operation 621 'add' 'r_V_156' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln818_423 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_156, i32 4, i32 14"   --->   Operation 622 'partselect' 'trunc_ln818_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i11 %trunc_ln818_423"   --->   Operation 623 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i9 %data_buf_V_58"   --->   Operation 624 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i9 %data_buf_V_58"   --->   Operation 625 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i9 %data_buf_V_58"   --->   Operation 626 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i9 %data_buf_V_58"   --->   Operation 627 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_58, i3 0"   --->   Operation 628 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i12 %shl_ln1273_89"   --->   Operation 629 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i12 %shl_ln1273_89"   --->   Operation 630 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.74ns)   --->   "%r_V_157 = sub i13 %sext_ln1273_425, i13 %sext_ln1273_422"   --->   Operation 631 'sub' 'r_V_157' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln818_424 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_157, i32 4, i32 12"   --->   Operation 632 'partselect' 'trunc_ln818_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i9 %trunc_ln818_424"   --->   Operation 633 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_58, i1 0"   --->   Operation 634 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i10 %shl_ln1273_90"   --->   Operation 635 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.74ns)   --->   "%r_V_158 = sub i13 %sext_ln1273_425, i13 %sext_ln1273_426"   --->   Operation 636 'sub' 'r_V_158' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln818_425 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_158, i32 4, i32 12"   --->   Operation 637 'partselect' 'trunc_ln818_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i9 %trunc_ln818_425"   --->   Operation 638 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i6 %trunc_ln818_427"   --->   Operation 639 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.71ns)   --->   "%r_V_159 = sub i10 0, i10 %sext_ln1273_421"   --->   Operation 640 'sub' 'r_V_159' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln818_428 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_159, i32 4, i32 9"   --->   Operation 641 'partselect' 'trunc_ln818_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i6 %trunc_ln818_428"   --->   Operation 642 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i6 %trunc_ln818_428"   --->   Operation 643 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_58, i4 0"   --->   Operation 644 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i13 %shl_ln1273_91"   --->   Operation 645 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_58, i2 0"   --->   Operation 646 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i11 %shl_ln1273_92"   --->   Operation 647 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i11 %shl_ln1273_92"   --->   Operation 648 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.75ns)   --->   "%r_V_160 = add i14 %sext_ln1273_427, i14 %sext_ln1273_429"   --->   Operation 649 'add' 'r_V_160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln818_429 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_160, i32 4, i32 13"   --->   Operation 650 'partselect' 'trunc_ln818_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i10 %trunc_ln818_429"   --->   Operation 651 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_58, i5 0"   --->   Operation 652 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i14 %shl_ln1273_93"   --->   Operation 653 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.76ns)   --->   "%r_V_161 = sub i15 %sext_ln1273_430, i15 %sext_ln1273_424"   --->   Operation 654 'sub' 'r_V_161' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln818_430 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_161, i32 4, i32 14"   --->   Operation 655 'partselect' 'trunc_ln818_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i11 %trunc_ln818_430"   --->   Operation 656 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i8 %trunc_ln818_431"   --->   Operation 657 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i10 %trunc_ln818_432"   --->   Operation 658 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.76ns)   --->   "%r_V_164 = sub i15 %sext_ln1273_424, i15 %sext_ln1273_430"   --->   Operation 659 'sub' 'r_V_164' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln818_434 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_164, i32 4, i32 14"   --->   Operation 660 'partselect' 'trunc_ln818_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i11 %trunc_ln818_434"   --->   Operation 661 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i11 %trunc_ln818_435"   --->   Operation 662 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.74ns)   --->   "%r_V_166 = add i13 %sext_ln1273_425, i13 %sext_ln1273_422"   --->   Operation 663 'add' 'r_V_166' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln818_436 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_166, i32 4, i32 12"   --->   Operation 664 'partselect' 'trunc_ln818_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i9 %trunc_ln818_436"   --->   Operation 665 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_103 = sub i15 0, i15 %sext_ln1273_430"   --->   Operation 666 'sub' 'sub_ln1273_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 667 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_167 = sub i15 %sub_ln1273_103, i15 %sext_ln1273_424"   --->   Operation 667 'sub' 'r_V_167' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln818_437 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_167, i32 4, i32 14"   --->   Operation 668 'partselect' 'trunc_ln818_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i11 %trunc_ln818_437"   --->   Operation 669 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.73ns)   --->   "%r_V_169 = add i12 %sext_ln1273_428, i12 %sext_ln1273_423"   --->   Operation 670 'add' 'r_V_169' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln818_439 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_169, i32 4, i32 11"   --->   Operation 671 'partselect' 'trunc_ln818_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i8 %trunc_ln818_439"   --->   Operation 672 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.74ns)   --->   "%r_V_170 = sub i13 %sext_ln1273_422, i13 %sext_ln1273_425"   --->   Operation 673 'sub' 'r_V_170' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln818_440 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_170, i32 4, i32 12"   --->   Operation 674 'partselect' 'trunc_ln818_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i9 %trunc_ln818_440" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 675 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i9 %data_buf_V_59"   --->   Operation 676 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i9 %data_buf_V_59"   --->   Operation 677 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i9 %data_buf_V_59"   --->   Operation 678 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i10 %trunc_ln818_441"   --->   Operation 679 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_59, i3 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i12 %shl_ln1273_94"   --->   Operation 681 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i12 %shl_ln1273_94"   --->   Operation 682 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.74ns)   --->   "%r_V_172 = sub i13 %sext_ln1273_439, i13 %sext_ln1273_435"   --->   Operation 683 'sub' 'r_V_172' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln818_442 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_172, i32 4, i32 12"   --->   Operation 684 'partselect' 'trunc_ln818_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i9 %trunc_ln818_442"   --->   Operation 685 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_59, i5 0"   --->   Operation 686 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i14 %shl_ln1273_95"   --->   Operation 687 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.76ns)   --->   "%r_V_178 = sub i15 0, i15 %sext_ln1273_440"   --->   Operation 688 'sub' 'r_V_178' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_59, i1 0"   --->   Operation 689 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i10 %shl_ln1273_96"   --->   Operation 690 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i10 %shl_ln1273_96"   --->   Operation 691 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.77ns)   --->   "%r_V_173 = sub i15 %r_V_178, i15 %sext_ln1273_443"   --->   Operation 692 'sub' 'r_V_173' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln818_443 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_173, i32 4, i32 14"   --->   Operation 693 'partselect' 'trunc_ln818_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i11 %trunc_ln818_443"   --->   Operation 694 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_59, i2 0"   --->   Operation 695 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i11 %shl_ln1273_97"   --->   Operation 696 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i11 %shl_ln1273_97"   --->   Operation 697 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.73ns)   --->   "%r_V_174 = sub i12 %sext_ln1273_445, i12 %sext_ln1273_436"   --->   Operation 698 'sub' 'r_V_174' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln818_444 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_174, i32 4, i32 11"   --->   Operation 699 'partselect' 'trunc_ln818_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i8 %trunc_ln818_444"   --->   Operation 700 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i8 %trunc_ln818_444"   --->   Operation 701 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.73ns)   --->   "%r_V_175 = sub i12 %sext_ln1273_436, i12 %sext_ln1273_445"   --->   Operation 702 'sub' 'r_V_175' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln818_445 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_175, i32 4, i32 11"   --->   Operation 703 'partselect' 'trunc_ln818_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i8 %trunc_ln818_445"   --->   Operation 704 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_59, i6 0"   --->   Operation 705 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i15 %shl_ln1273_98"   --->   Operation 706 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_59, i4 0"   --->   Operation 707 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i13 %shl_ln1273_99"   --->   Operation 708 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i13 %shl_ln1273_99"   --->   Operation 709 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.77ns)   --->   "%r_V_176 = sub i16 %sext_ln1273_448, i16 %sext_ln1273_446"   --->   Operation 710 'sub' 'r_V_176' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln818_446 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_176, i32 4, i32 15"   --->   Operation 711 'partselect' 'trunc_ln818_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.75ns)   --->   "%r_V_177 = add i14 %sext_ln1273_447, i14 %sext_ln1273_437"   --->   Operation 712 'add' 'r_V_177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln818_447 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_177, i32 4, i32 13"   --->   Operation 713 'partselect' 'trunc_ln818_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i10 %trunc_ln818_447"   --->   Operation 714 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln818_448 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_178, i32 4, i32 14"   --->   Operation 715 'partselect' 'trunc_ln818_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i11 %trunc_ln818_448"   --->   Operation 716 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.74ns)   --->   "%r_V_179 = add i13 %sext_ln1273_439, i13 %sext_ln1273_442"   --->   Operation 717 'add' 'r_V_179' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln818_449 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_179, i32 4, i32 12"   --->   Operation 718 'partselect' 'trunc_ln818_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i9 %trunc_ln818_449"   --->   Operation 719 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.74ns)   --->   "%r_V_181 = sub i13 %sext_ln1273_442, i13 %sext_ln1273_439"   --->   Operation 720 'sub' 'r_V_181' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln818_451 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_181, i32 4, i32 12"   --->   Operation 721 'partselect' 'trunc_ln818_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i9 %trunc_ln818_451"   --->   Operation 722 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.71ns)   --->   "%r_V_182 = sub i10 0, i10 %sext_ln1273_434"   --->   Operation 723 'sub' 'r_V_182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln818_452 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_182, i32 4, i32 9"   --->   Operation 724 'partselect' 'trunc_ln818_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i6 %trunc_ln818_452"   --->   Operation 725 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.73ns)   --->   "%r_V_183 = add i12 %sext_ln1273_445, i12 %sext_ln1273_436"   --->   Operation 726 'add' 'r_V_183' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln818_453 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_183, i32 4, i32 11"   --->   Operation 727 'partselect' 'trunc_ln818_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i8 %trunc_ln818_453"   --->   Operation 728 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.76ns)   --->   "%r_V_185 = sub i15 %sext_ln1273_438, i15 %sext_ln1273_440"   --->   Operation 729 'sub' 'r_V_185' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln818_455 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_185, i32 4, i32 14"   --->   Operation 730 'partselect' 'trunc_ln818_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i11 %trunc_ln818_455"   --->   Operation 731 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.75ns)   --->   "%r_V_186 = add i14 %sext_ln1273_447, i14 %sext_ln1273_444"   --->   Operation 732 'add' 'r_V_186' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln818_457 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_186, i32 4, i32 13"   --->   Operation 733 'partselect' 'trunc_ln818_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i10 %trunc_ln818_457"   --->   Operation 734 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%r_V_187 = sub i14 %sext_ln1273_447, i14 %sext_ln1273_437"   --->   Operation 735 'sub' 'r_V_187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln818_458 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_187, i32 4, i32 13"   --->   Operation 736 'partselect' 'trunc_ln818_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i10 %trunc_ln818_458" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 737 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i9 %data_buf_V_60"   --->   Operation 738 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i9 %data_buf_V_60"   --->   Operation 739 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i9 %data_buf_V_60"   --->   Operation 740 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i9 %data_buf_V_60"   --->   Operation 741 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_60, i3 0"   --->   Operation 742 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i12 %shl_ln1273_100"   --->   Operation 743 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_114 = sub i13 0, i13 %sext_ln1273_455"   --->   Operation 744 'sub' 'sub_ln1273_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 745 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_188 = sub i13 %sub_ln1273_114, i13 %sext_ln1273_453"   --->   Operation 745 'sub' 'r_V_188' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln818_459 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_188, i32 4, i32 12"   --->   Operation 746 'partselect' 'trunc_ln818_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i9 %trunc_ln818_459"   --->   Operation 747 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_60, i2 0"   --->   Operation 748 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i11 %shl_ln1273_101"   --->   Operation 749 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.73ns)   --->   "%r_V_189 = sub i12 %sext_ln1273_454, i12 %sext_ln1273_456"   --->   Operation 750 'sub' 'r_V_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln818_460 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_189, i32 4, i32 11"   --->   Operation 751 'partselect' 'trunc_ln818_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i8 %trunc_ln818_460"   --->   Operation 752 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.73ns)   --->   "%r_V_190 = sub i12 %sext_ln1273_456, i12 %sext_ln1273_454"   --->   Operation 753 'sub' 'r_V_190' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln818_461 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_190, i32 4, i32 11"   --->   Operation 754 'partselect' 'trunc_ln818_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i8 %trunc_ln818_461"   --->   Operation 755 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.71ns)   --->   "%r_V_191 = sub i10 0, i10 %sext_ln1273_451"   --->   Operation 756 'sub' 'r_V_191' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln818_462 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_191, i32 4, i32 9"   --->   Operation 757 'partselect' 'trunc_ln818_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i6 %trunc_ln818_462"   --->   Operation 758 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_60, i5 0"   --->   Operation 759 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i14 %shl_ln1273_102"   --->   Operation 760 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.76ns)   --->   "%r_V_192 = sub i15 %sext_ln1273_457, i15 %sext_ln1273_449"   --->   Operation 761 'sub' 'r_V_192' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln818_463 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_192, i32 4, i32 14"   --->   Operation 762 'partselect' 'trunc_ln818_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i11 %trunc_ln818_463"   --->   Operation 763 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i10 %trunc_ln818_465"   --->   Operation 764 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_60, i1 0"   --->   Operation 765 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i10 %shl_ln1273_103"   --->   Operation 766 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i10 %shl_ln1273_103"   --->   Operation 767 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i10 %shl_ln1273_103"   --->   Operation 768 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i10 %shl_ln1273_103"   --->   Operation 769 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.72ns)   --->   "%r_V_194 = sub i11 0, i11 %sext_ln1273_461"   --->   Operation 770 'sub' 'r_V_194' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln818_466 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %r_V_194, i32 4, i32 10"   --->   Operation 771 'partselect' 'trunc_ln818_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i7 %trunc_ln818_466"   --->   Operation 772 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.76ns)   --->   "%r_V_195 = sub i15 %sext_ln1273_457, i15 %sext_ln1273_460"   --->   Operation 773 'sub' 'r_V_195' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln818_467 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_195, i32 4, i32 14"   --->   Operation 774 'partselect' 'trunc_ln818_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i11 %trunc_ln818_467"   --->   Operation 775 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_121 = sub i15 0, i15 %sext_ln1273_457"   --->   Operation 776 'sub' 'sub_ln1273_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 777 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_196 = sub i15 %sub_ln1273_121, i15 %sext_ln1273_449"   --->   Operation 777 'sub' 'r_V_196' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln818_468 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_196, i32 4, i32 14"   --->   Operation 778 'partselect' 'trunc_ln818_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i11 %trunc_ln818_468"   --->   Operation 779 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.74ns)   --->   "%r_V_197 = sub i13 %sext_ln1273_459, i13 %sext_ln1273_455"   --->   Operation 780 'sub' 'r_V_197' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln818_469 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_197, i32 4, i32 12"   --->   Operation 781 'partselect' 'trunc_ln818_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i9 %trunc_ln818_469"   --->   Operation 782 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_60, i4 0"   --->   Operation 783 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i13 %shl_ln1273_104"   --->   Operation 784 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.75ns)   --->   "%r_V_198 = sub i14 %sext_ln1273_462, i14 %sext_ln1273_458"   --->   Operation 785 'sub' 'r_V_198' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln818_470 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_198, i32 4, i32 13"   --->   Operation 786 'partselect' 'trunc_ln818_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i10 %trunc_ln818_470"   --->   Operation 787 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.73ns)   --->   "%r_V_199 = add i12 %sext_ln1273_456, i12 %sext_ln1273_454"   --->   Operation 788 'add' 'r_V_199' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln818_471 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_199, i32 4, i32 11"   --->   Operation 789 'partselect' 'trunc_ln818_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i8 %trunc_ln818_471"   --->   Operation 790 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i5 %trunc_ln818_473" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 791 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i9 %data_buf_V_61"   --->   Operation 792 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i9 %data_buf_V_61"   --->   Operation 793 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln1273, i8 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.78ns)   --->   "%r_V_201 = sub i16 0, i16 %shl_ln1273_106"   --->   Operation 795 'sub' 'r_V_201' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln818_476 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_201, i32 4, i32 15"   --->   Operation 796 'partselect' 'trunc_ln818_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_61, i5 0"   --->   Operation 797 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i14 %shl_ln1273_107"   --->   Operation 798 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_61, i2 0"   --->   Operation 799 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i11 %shl_ln1273_108"   --->   Operation 800 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i11 %shl_ln1273_108"   --->   Operation 801 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.76ns)   --->   "%r_V_203 = add i15 %sext_ln1273_468, i15 %sext_ln1273_470"   --->   Operation 802 'add' 'r_V_203' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln818_478 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_203, i32 4, i32 14"   --->   Operation 803 'partselect' 'trunc_ln818_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i11 %trunc_ln818_478"   --->   Operation 804 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i11 %trunc_ln818_481"   --->   Operation 805 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_61, i4 0"   --->   Operation 806 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i13 %shl_ln1273_109"   --->   Operation 807 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_61, i1 0"   --->   Operation 808 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i10 %shl_ln1273_110"   --->   Operation 809 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.75ns)   --->   "%r_V_206 = sub i14 %sext_ln1273_472, i14 %sext_ln1273_471"   --->   Operation 810 'sub' 'r_V_206' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln818_482 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_206, i32 4, i32 13"   --->   Operation 811 'partselect' 'trunc_ln818_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i10 %trunc_ln818_482"   --->   Operation 812 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_129 = sub i14 0, i14 %sext_ln1273_471"   --->   Operation 813 'sub' 'sub_ln1273_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 814 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_208 = sub i14 %sub_ln1273_129, i14 %sext_ln1273_465"   --->   Operation 814 'sub' 'r_V_208' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln818_484 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_208, i32 4, i32 13"   --->   Operation 815 'partselect' 'trunc_ln818_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i10 %trunc_ln818_484"   --->   Operation 816 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i11 %trunc_ln818_485"   --->   Operation 817 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_131 = sub i12 0, i12 %sext_ln1273_469"   --->   Operation 818 'sub' 'sub_ln1273_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 819 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%r_V_210 = sub i12 %sub_ln1273_131, i12 %sext_ln1273_463"   --->   Operation 819 'sub' 'r_V_210' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln818_487 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_210, i32 4, i32 11"   --->   Operation 820 'partselect' 'trunc_ln818_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i8 %trunc_ln818_487"   --->   Operation 821 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.75ns)   --->   "%r_V_211 = sub i14 %sext_ln1273_471, i14 %sext_ln1273_465"   --->   Operation 822 'sub' 'r_V_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln818_488 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_211, i32 4, i32 13"   --->   Operation 823 'partselect' 'trunc_ln818_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i10 %trunc_ln818_488"   --->   Operation 824 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_61, i3 0"   --->   Operation 825 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i12 %shl_ln1273_111"   --->   Operation 826 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_134 = sub i13 0, i13 %sext_ln1273_473"   --->   Operation 827 'sub' 'sub_ln1273_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 828 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_212 = sub i13 %sub_ln1273_134, i13 %sext_ln1273_464"   --->   Operation 828 'sub' 'r_V_212' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln818_489 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_212, i32 4, i32 12"   --->   Operation 829 'partselect' 'trunc_ln818_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i9 %trunc_ln818_489"   --->   Operation 830 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i9 %data_buf_V_62"   --->   Operation 831 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i9 %data_buf_V_62"   --->   Operation 832 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_62, i5 0"   --->   Operation 833 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i14 %shl_ln1273_112"   --->   Operation 834 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_62, i1 0"   --->   Operation 835 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i10 %shl_ln1273_113"   --->   Operation 836 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i10 %shl_ln1273_113"   --->   Operation 837 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.76ns)   --->   "%r_V_215 = add i15 %sext_ln1273_479, i15 %sext_ln1273_481"   --->   Operation 838 'add' 'r_V_215' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln818_493 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_215, i32 4, i32 14"   --->   Operation 839 'partselect' 'trunc_ln818_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i11 %trunc_ln818_493"   --->   Operation 840 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.76ns)   --->   "%r_V_216 = sub i15 %sext_ln1273_481, i15 %sext_ln1273_479"   --->   Operation 841 'sub' 'r_V_216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln818_494 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_216, i32 4, i32 14"   --->   Operation 842 'partselect' 'trunc_ln818_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i11 %trunc_ln818_494"   --->   Operation 843 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.71ns)   --->   "%r_V_217 = sub i10 0, i10 %sext_ln1273_477"   --->   Operation 844 'sub' 'r_V_217' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln818_495 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_217, i32 4, i32 9"   --->   Operation 845 'partselect' 'trunc_ln818_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i6 %trunc_ln818_495"   --->   Operation 846 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_62, i2 0"   --->   Operation 847 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i11 %shl_ln1273_114"   --->   Operation 848 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.73ns)   --->   "%r_V_218 = sub i12 %sext_ln1273_475, i12 %sext_ln1273_482"   --->   Operation 849 'sub' 'r_V_218' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln818_496 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_218, i32 4, i32 11"   --->   Operation 850 'partselect' 'trunc_ln818_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i8 %trunc_ln818_496"   --->   Operation 851 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_62, i6 0"   --->   Operation 852 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i15 %shl_ln1273_115"   --->   Operation 853 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_62, i4 0"   --->   Operation 854 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i13 %shl_ln1273_116"   --->   Operation 855 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i13 %shl_ln1273_116"   --->   Operation 856 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.77ns)   --->   "%r_V_219 = sub i16 %sext_ln1273_483, i16 %sext_ln1273_485"   --->   Operation 857 'sub' 'r_V_219' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln818_497 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_219, i32 4, i32 15"   --->   Operation 858 'partselect' 'trunc_ln818_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i11 %shl_ln1273_114"   --->   Operation 859 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i11 %shl_ln1273_114"   --->   Operation 860 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.73ns)   --->   "%r_V_220 = sub i12 %sext_ln1273_482, i12 %sext_ln1273_475"   --->   Operation 861 'sub' 'r_V_220' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln818_498 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_220, i32 4, i32 11"   --->   Operation 862 'partselect' 'trunc_ln818_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i8 %trunc_ln818_498"   --->   Operation 863 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.75ns)   --->   "%r_V_221 = add i14 %sext_ln1273_484, i14 %sext_ln1273_487"   --->   Operation 864 'add' 'r_V_221' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln818_499 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_221, i32 4, i32 13"   --->   Operation 865 'partselect' 'trunc_ln818_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i10 %trunc_ln818_499"   --->   Operation 866 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.76ns)   --->   "%r_V_222 = sub i15 %sext_ln1273_486, i15 %sext_ln1273_479"   --->   Operation 867 'sub' 'r_V_222' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln818_500 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_222, i32 4, i32 14"   --->   Operation 868 'partselect' 'trunc_ln818_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i11 %trunc_ln818_500"   --->   Operation 869 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i11 %trunc_ln818_501"   --->   Operation 870 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_62, i3 0"   --->   Operation 871 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i12 %shl_ln1273_117"   --->   Operation 872 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i12 %shl_ln1273_117"   --->   Operation 873 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.76ns)   --->   "%r_V_225 = sub i15 %sext_ln1273_489, i15 %sext_ln1273_479"   --->   Operation 874 'sub' 'r_V_225' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln818_503 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_225, i32 4, i32 14"   --->   Operation 875 'partselect' 'trunc_ln818_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i11 %trunc_ln818_503"   --->   Operation 876 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_142 = sub i13 0, i13 %sext_ln1273_488"   --->   Operation 877 'sub' 'sub_ln1273_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 878 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_226 = sub i13 %sub_ln1273_142, i13 %sext_ln1273_480"   --->   Operation 878 'sub' 'r_V_226' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln818_504 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_226, i32 4, i32 12"   --->   Operation 879 'partselect' 'trunc_ln818_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i9 %trunc_ln818_504"   --->   Operation 880 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i11 %trunc_ln818_506"   --->   Operation 881 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i11 %trunc_ln818_509"   --->   Operation 882 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_63, i5 0"   --->   Operation 883 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i14 %shl_ln1273_118"   --->   Operation 884 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_144 = sub i15 0, i15 %sext_ln1273_492"   --->   Operation 885 'sub' 'sub_ln1273_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_63, i2 0"   --->   Operation 886 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i11 %shl_ln1273_119"   --->   Operation 887 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i11 %shl_ln1273_119"   --->   Operation 888 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_231 = sub i15 %sub_ln1273_144, i15 %sext_ln1273_494"   --->   Operation 889 'sub' 'r_V_231' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln818_510 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_231, i32 4, i32 14"   --->   Operation 890 'partselect' 'trunc_ln818_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i11 %trunc_ln818_510"   --->   Operation 891 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i10 %trunc_ln818_511"   --->   Operation 892 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i10 %trunc_ln818_513"   --->   Operation 893 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_63, i6 0"   --->   Operation 894 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i15 %shl_ln1273_121"   --->   Operation 895 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_63, i3 0"   --->   Operation 896 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i12 %shl_ln1273_122"   --->   Operation 897 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i12 %shl_ln1273_122"   --->   Operation 898 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.77ns)   --->   "%r_V_235 = sub i16 %sext_ln1273_496, i16 %sext_ln1273_498"   --->   Operation 899 'sub' 'r_V_235' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln818_514 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_235, i32 4, i32 15"   --->   Operation 900 'partselect' 'trunc_ln818_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.76ns)   --->   "%r_V_236 = sub i15 %sext_ln1273_492, i15 %sext_ln1273_490"   --->   Operation 901 'sub' 'r_V_236' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln818_516 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_236, i32 4, i32 14"   --->   Operation 902 'partselect' 'trunc_ln818_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i11 %trunc_ln818_516"   --->   Operation 903 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i11 %trunc_ln818_517"   --->   Operation 904 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i6 %trunc_ln818_519"   --->   Operation 905 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i9 %data_buf_V_63"   --->   Operation 906 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_63, i1 0"   --->   Operation 907 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i10 %shl_ln3"   --->   Operation 908 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i5 %trunc_ln818_520"   --->   Operation 909 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.76ns)   --->   "%r_V_239 = sub i15 %sext_ln1273_492, i15 %sext_ln1273_497"   --->   Operation 910 'sub' 'r_V_239' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln818_521 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_239, i32 4, i32 14"   --->   Operation 911 'partselect' 'trunc_ln818_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i11 %trunc_ln818_521"   --->   Operation 912 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i10 %shl_ln3"   --->   Operation 913 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.76ns)   --->   "%r_V_240 = sub i14 %sub_ln1273_146, i14 %sext_ln1273_499"   --->   Operation 914 'sub' 'r_V_240' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln818_524 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_240, i32 4, i32 13"   --->   Operation 915 'partselect' 'trunc_ln818_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i10 %trunc_ln818_524"   --->   Operation 916 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln1273_1, i8 0"   --->   Operation 917 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.78ns)   --->   "%r_V_242 = sub i16 0, i16 %shl_ln1273_123"   --->   Operation 918 'sub' 'r_V_242' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln818_526 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_242, i32 4, i32 15"   --->   Operation 919 'partselect' 'trunc_ln818_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.75ns)   --->   "%r_V_243 = sub i14 %sext_ln1273_493, i14 %sext_ln1273_495"   --->   Operation 920 'sub' 'r_V_243' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln818_527 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_243, i32 4, i32 13"   --->   Operation 921 'partselect' 'trunc_ln818_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i10 %trunc_ln818_527" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 922 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i9 %data_buf_V_64"   --->   Operation 923 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i9 %data_buf_V_64"   --->   Operation 924 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i9 %data_buf_V_64"   --->   Operation 925 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i10 %trunc_ln818_530"   --->   Operation 926 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (1.46ns)   --->   "%mul_ln1270_266 = mul i16 %sext_ln1273_503, i16 243"   --->   Operation 927 'mul' 'mul_ln1270_266' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln818_532 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_266, i32 4, i32 15"   --->   Operation 928 'partselect' 'trunc_ln818_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.71ns)   --->   "%r_V_246 = sub i10 0, i10 %sext_ln1273_502"   --->   Operation 929 'sub' 'r_V_246' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln818_533 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_246, i32 4, i32 9"   --->   Operation 930 'partselect' 'trunc_ln818_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i6 %trunc_ln818_533"   --->   Operation 931 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_64, i4 0"   --->   Operation 932 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i13 %shl_ln1273_124"   --->   Operation 933 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_64, i1 0"   --->   Operation 934 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i10 %shl_ln1273_125"   --->   Operation 935 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.75ns)   --->   "%r_V_247 = sub i14 %sext_ln1273_506, i14 %sext_ln1273_505"   --->   Operation 936 'sub' 'r_V_247' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln818_534 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_247, i32 4, i32 13"   --->   Operation 937 'partselect' 'trunc_ln818_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i10 %trunc_ln818_534"   --->   Operation 938 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (1.46ns)   --->   "%r_V_248 = mul i16 %sext_ln1273_503, i16 37"   --->   Operation 939 'mul' 'r_V_248' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln818_535 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_248, i32 4, i32 15"   --->   Operation 940 'partselect' 'trunc_ln818_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (1.46ns)   --->   "%mul_ln1270_267 = mul i16 %sext_ln1273_503, i16 65465"   --->   Operation 941 'mul' 'mul_ln1270_267' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln818_536 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_267, i32 4, i32 15"   --->   Operation 942 'partselect' 'trunc_ln818_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_64, i5 0"   --->   Operation 943 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i14 %shl_ln1273_126"   --->   Operation 944 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_64, i3 0"   --->   Operation 945 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i12 %shl_ln1273_127"   --->   Operation 946 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i12 %shl_ln1273_127"   --->   Operation 947 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.76ns)   --->   "%r_V_249 = sub i15 %sext_ln1273_507, i15 %sext_ln1273_509"   --->   Operation 948 'sub' 'r_V_249' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln818_537 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_249, i32 4, i32 14"   --->   Operation 949 'partselect' 'trunc_ln818_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i11 %trunc_ln818_537"   --->   Operation 950 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i5 %trunc_ln818_538"   --->   Operation 951 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (1.46ns)   --->   "%r_V_250 = mul i16 %sext_ln1273_503, i16 43"   --->   Operation 952 'mul' 'r_V_250' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln818_539 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_250, i32 4, i32 15"   --->   Operation 953 'partselect' 'trunc_ln818_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (1.46ns)   --->   "%mul_ln1270_268 = mul i16 %sext_ln1273_503, i16 65461"   --->   Operation 954 'mul' 'mul_ln1270_268' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln818_540 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_268, i32 4, i32 15"   --->   Operation 955 'partselect' 'trunc_ln818_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.74ns)   --->   "%r_V_251 = add i13 %sext_ln1273_508, i13 %sext_ln1273_501"   --->   Operation 956 'add' 'r_V_251' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln818_541 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_251, i32 4, i32 12"   --->   Operation 957 'partselect' 'trunc_ln818_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i9 %trunc_ln818_541"   --->   Operation 958 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (1.46ns)   --->   "%mul_ln1270_269 = mul i16 %sext_ln1273_503, i16 65387"   --->   Operation 959 'mul' 'mul_ln1270_269' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln818_542 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_269, i32 4, i32 15"   --->   Operation 960 'partselect' 'trunc_ln818_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (1.46ns)   --->   "%r_V_252 = mul i16 %sext_ln1273_503, i16 65487"   --->   Operation 961 'mul' 'r_V_252' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln818_543 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_252, i32 4, i32 15"   --->   Operation 962 'partselect' 'trunc_ln818_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (1.46ns)   --->   "%r_V_253 = mul i15 %sext_ln1273_500, i15 32742"   --->   Operation 963 'mul' 'r_V_253' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln818_544 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_253, i32 4, i32 14"   --->   Operation 964 'partselect' 'trunc_ln818_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i11 %trunc_ln818_544"   --->   Operation 965 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (1.46ns)   --->   "%mul_ln1270_270 = mul i16 %sext_ln1273_503, i16 65418"   --->   Operation 966 'mul' 'mul_ln1270_270' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln818_545 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %mul_ln1270_270, i32 4, i32 15"   --->   Operation 967 'partselect' 'trunc_ln818_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (1.46ns)   --->   "%r_V_254 = mul i16 %sext_ln1273_503, i16 65499"   --->   Operation 968 'mul' 'r_V_254' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln818_546 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %r_V_254, i32 4, i32 15"   --->   Operation 969 'partselect' 'trunc_ln818_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i9 %data_buf_V_65"   --->   Operation 970 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i9 %data_buf_V_65"   --->   Operation 971 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i9 %data_buf_V_65"   --->   Operation 972 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i9 %data_buf_V_65"   --->   Operation 973 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (1.46ns)   --->   "%r_V_255 = mul i15 %sext_ln1273_514, i15 23"   --->   Operation 974 'mul' 'r_V_255' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln818_548 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_255, i32 4, i32 14"   --->   Operation 975 'partselect' 'trunc_ln818_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i11 %trunc_ln818_548"   --->   Operation 976 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_65, i3 0"   --->   Operation 977 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i12 %shl_ln1273_128"   --->   Operation 978 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_65, i1 0"   --->   Operation 979 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i10 %shl_ln1273_129"   --->   Operation 980 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.74ns)   --->   "%r_V_256 = sub i13 %sext_ln1273_515, i13 %sext_ln1273_516"   --->   Operation 981 'sub' 'r_V_256' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln818_549 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_256, i32 4, i32 12"   --->   Operation 982 'partselect' 'trunc_ln818_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i9 %trunc_ln818_549"   --->   Operation 983 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (1.46ns)   --->   "%r_V_257 = mul i15 %sext_ln1273_514, i15 26"   --->   Operation 984 'mul' 'r_V_257' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln818_551 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_257, i32 4, i32 14"   --->   Operation 985 'partselect' 'trunc_ln818_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i11 %trunc_ln818_551"   --->   Operation 986 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (1.46ns)   --->   "%r_V_258 = mul i15 %sext_ln1273_514, i15 27"   --->   Operation 987 'mul' 'r_V_258' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln818_552 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_258, i32 4, i32 14"   --->   Operation 988 'partselect' 'trunc_ln818_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i11 %trunc_ln818_552"   --->   Operation 989 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (1.46ns)   --->   "%r_V_259 = mul i15 %sext_ln1273_514, i15 21"   --->   Operation 990 'mul' 'r_V_259' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln818_553 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_259, i32 4, i32 14"   --->   Operation 991 'partselect' 'trunc_ln818_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i11 %trunc_ln818_553"   --->   Operation 992 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.71ns)   --->   "%r_V_260 = sub i10 0, i10 %sext_ln1273_512"   --->   Operation 993 'sub' 'r_V_260' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln818_554 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %r_V_260, i32 4, i32 9"   --->   Operation 994 'partselect' 'trunc_ln818_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i6 %trunc_ln818_554"   --->   Operation 995 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.74ns)   --->   "%r_V_261 = add i13 %sext_ln1273_515, i13 %sext_ln1273_511"   --->   Operation 996 'add' 'r_V_261' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln818_555 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_261, i32 4, i32 12"   --->   Operation 997 'partselect' 'trunc_ln818_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i9 %trunc_ln818_555"   --->   Operation 998 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i11 %shl_ln1273_130"   --->   Operation 999 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (1.46ns)   --->   "%r_V_263 = mul i14 %sext_ln1273_510, i14 13"   --->   Operation 1000 'mul' 'r_V_263' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln818_557 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_263, i32 4, i32 13"   --->   Operation 1001 'partselect' 'trunc_ln818_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i10 %trunc_ln818_557"   --->   Operation 1002 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.74ns)   --->   "%r_V_264 = sub i13 %sext_ln1273_515, i13 %sext_ln1273_511"   --->   Operation 1003 'sub' 'r_V_264' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln818_558 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_264, i32 4, i32 12"   --->   Operation 1004 'partselect' 'trunc_ln818_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i9 %trunc_ln818_558"   --->   Operation 1005 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_162 = sub i13 0, i13 %sext_ln1273_515"   --->   Operation 1006 'sub' 'sub_ln1273_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1007 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%r_V_265 = sub i13 %sub_ln1273_162, i13 %sext_ln1273_511"   --->   Operation 1007 'sub' 'r_V_265' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln818_559 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_265, i32 4, i32 12"   --->   Operation 1008 'partselect' 'trunc_ln818_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i9 %trunc_ln818_559"   --->   Operation 1009 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_65, i5 0"   --->   Operation 1010 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i14 %shl_ln1273_131"   --->   Operation 1011 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.76ns)   --->   "%r_V_266 = sub i15 %sext_ln1273_517, i15 %sext_ln1273_519"   --->   Operation 1012 'sub' 'r_V_266' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln818_560 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_266, i32 4, i32 14"   --->   Operation 1013 'partselect' 'trunc_ln818_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i11 %trunc_ln818_560"   --->   Operation 1014 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (1.46ns)   --->   "%r_V_268 = mul i15 %sext_ln1273_514, i15 32746"   --->   Operation 1015 'mul' 'r_V_268' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln818_562 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_268, i32 4, i32 14"   --->   Operation 1016 'partselect' 'trunc_ln818_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i11 %trunc_ln818_562"   --->   Operation 1017 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i8 %trunc_ln818_563" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1018 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i9 %data_buf_V_66"   --->   Operation 1019 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i9 %data_buf_V_66"   --->   Operation 1020 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i9 %data_buf_V_66"   --->   Operation 1021 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (1.46ns)   --->   "%r_V_270 = mul i15 %sext_ln1273_523, i15 32742"   --->   Operation 1022 'mul' 'r_V_270' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln818_564 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_270, i32 4, i32 14"   --->   Operation 1023 'partselect' 'trunc_ln818_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i11 %trunc_ln818_564"   --->   Operation 1024 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i8 %trunc_ln818_565"   --->   Operation 1025 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_66, i5 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i14 %shl_ln1273_132"   --->   Operation 1027 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_66, i3 0"   --->   Operation 1028 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i12 %shl_ln1273_133"   --->   Operation 1029 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i12 %shl_ln1273_133"   --->   Operation 1030 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.76ns)   --->   "%r_V_271 = sub i15 %sext_ln1273_524, i15 %sext_ln1273_526"   --->   Operation 1031 'sub' 'r_V_271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln818_566 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_271, i32 4, i32 14"   --->   Operation 1032 'partselect' 'trunc_ln818_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i11 %trunc_ln818_566"   --->   Operation 1033 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (1.46ns)   --->   "%r_V_272 = mul i15 %sext_ln1273_523, i15 32747"   --->   Operation 1034 'mul' 'r_V_272' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln818_567 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_272, i32 4, i32 14"   --->   Operation 1035 'partselect' 'trunc_ln818_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i11 %trunc_ln818_567"   --->   Operation 1036 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_66, i4 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i13 %shl_ln1273_134"   --->   Operation 1038 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_66, i2 0"   --->   Operation 1039 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i11 %shl_ln1273_135"   --->   Operation 1040 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i11 %shl_ln1273_135"   --->   Operation 1041 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.75ns)   --->   "%r_V_273 = sub i14 %sext_ln1273_529, i14 %sext_ln1273_527"   --->   Operation 1042 'sub' 'r_V_273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln818_568 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_273, i32 4, i32 13"   --->   Operation 1043 'partselect' 'trunc_ln818_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i10 %trunc_ln818_568"   --->   Operation 1044 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.75ns)   --->   "%r_V_274 = sub i14 %sext_ln1273_527, i14 %sext_ln1273_529"   --->   Operation 1045 'sub' 'r_V_274' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln818_569 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_274, i32 4, i32 13"   --->   Operation 1046 'partselect' 'trunc_ln818_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i10 %trunc_ln818_569"   --->   Operation 1047 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_66, i1 0"   --->   Operation 1048 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i10 %shl_ln1273_136"   --->   Operation 1049 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.74ns)   --->   "%r_V_275 = add i13 %sext_ln1273_525, i13 %sext_ln1273_530"   --->   Operation 1050 'add' 'r_V_275' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln818_570 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %r_V_275, i32 4, i32 12"   --->   Operation 1051 'partselect' 'trunc_ln818_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i9 %trunc_ln818_570"   --->   Operation 1052 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (1.46ns)   --->   "%r_V_276 = mul i14 %sext_ln1273_522, i14 16373"   --->   Operation 1053 'mul' 'r_V_276' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln818_571 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_276, i32 4, i32 13"   --->   Operation 1054 'partselect' 'trunc_ln818_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i10 %trunc_ln818_571"   --->   Operation 1055 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (1.46ns)   --->   "%r_V_277 = mul i14 %sext_ln1273_522, i14 11"   --->   Operation 1056 'mul' 'r_V_277' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln818_572 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_277, i32 4, i32 13"   --->   Operation 1057 'partselect' 'trunc_ln818_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i10 %trunc_ln818_572"   --->   Operation 1058 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.73ns)   --->   "%r_V_278 = sub i12 %sext_ln1273_521, i12 %sext_ln1273_528"   --->   Operation 1059 'sub' 'r_V_278' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln818_573 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_278, i32 4, i32 11"   --->   Operation 1060 'partselect' 'trunc_ln818_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i8 %trunc_ln818_573"   --->   Operation 1061 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (1.46ns)   --->   "%r_V_279 = mul i15 %sext_ln1273_523, i15 32741"   --->   Operation 1062 'mul' 'r_V_279' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln818_574 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_279, i32 4, i32 14"   --->   Operation 1063 'partselect' 'trunc_ln818_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i11 %trunc_ln818_574"   --->   Operation 1064 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.73ns)   --->   "%r_V_280 = sub i12 %sext_ln1273_528, i12 %sext_ln1273_521"   --->   Operation 1065 'sub' 'r_V_280' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln818_575 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %r_V_280, i32 4, i32 11"   --->   Operation 1066 'partselect' 'trunc_ln818_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i8 %trunc_ln818_575"   --->   Operation 1067 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (1.46ns)   --->   "%r_V_281 = mul i15 %sext_ln1273_523, i15 27"   --->   Operation 1068 'mul' 'r_V_281' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln818_576 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_281, i32 4, i32 14"   --->   Operation 1069 'partselect' 'trunc_ln818_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i11 %trunc_ln818_576"   --->   Operation 1070 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.75ns)   --->   "%r_V_282 = sub i14 %sext_ln1273_527, i14 %sext_ln1273_522"   --->   Operation 1071 'sub' 'r_V_282' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln818_577 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_282, i32 4, i32 13"   --->   Operation 1072 'partselect' 'trunc_ln818_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i10 %trunc_ln818_577"   --->   Operation 1073 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_171 = sub i14 0, i14 %sext_ln1273_527"   --->   Operation 1074 'sub' 'sub_ln1273_171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1075 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_283 = sub i14 %sub_ln1273_171, i14 %sext_ln1273_522"   --->   Operation 1075 'sub' 'r_V_283' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln818_578 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %r_V_283, i32 4, i32 13"   --->   Operation 1076 'partselect' 'trunc_ln818_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i10 %trunc_ln818_578"   --->   Operation 1077 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (1.46ns)   --->   "%r_V_284 = mul i15 %sext_ln1273_523, i15 32749"   --->   Operation 1078 'mul' 'r_V_284' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln818_579 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %r_V_284, i32 4, i32 14"   --->   Operation 1079 'partselect' 'trunc_ln818_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i11 %trunc_ln818_579"   --->   Operation 1080 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.71ns)   --->   "%add_ln813 = add i10 %sext_ln1273_357, i10 988"   --->   Operation 1081 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i10 %add_ln813"   --->   Operation 1082 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_340 = add i12 %sext_ln818_82, i12 %sext_ln818_91"   --->   Operation 1083 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1084 [1/1] (0.73ns)   --->   "%add_ln813_341 = add i12 %sext_ln818_98, i12 %sext_ln813"   --->   Operation 1084 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_342 = add i12 %add_ln813_341, i12 %add_ln813_340"   --->   Operation 1085 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_343 = add i12 %add_ln813_342, i12 %add_ln813_339"   --->   Operation 1086 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1087 [1/1] (0.72ns)   --->   "%add_ln813_344 = add i11 %sext_ln1273_586, i11 %sext_ln1273_347"   --->   Operation 1087 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i11 %add_ln813_344"   --->   Operation 1088 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.71ns)   --->   "%add_ln813_345 = add i10 %sext_ln1273_541, i10 %sext_ln1273_549"   --->   Operation 1089 'add' 'add_ln813_345' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i10 %add_ln813_345"   --->   Operation 1090 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_346 = add i12 %sext_ln813_18, i12 %sext_ln813_17"   --->   Operation 1091 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1092 [1/1] (0.71ns)   --->   "%add_ln813_347 = add i10 %sext_ln1273_555, i10 %sext_ln1273_567"   --->   Operation 1092 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i10 %add_ln813_347"   --->   Operation 1093 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.71ns)   --->   "%add_ln813_348 = add i10 %sext_ln1273_576, i10 %sext_ln1273_597"   --->   Operation 1094 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i10 %add_ln813_348"   --->   Operation 1095 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.72ns)   --->   "%add_ln813_349 = add i11 %sext_ln813_20, i11 %sext_ln813_19"   --->   Operation 1096 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i11 %add_ln813_349"   --->   Operation 1097 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_350 = add i12 %sext_ln813_21, i12 %add_ln813_346"   --->   Operation 1098 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1099 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V = add i12 %add_ln813_350, i12 %add_ln813_343"   --->   Operation 1099 'add' 'x_V' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1100 [1/1] (0.72ns)   --->   "%add_ln813_355 = add i11 %sext_ln1273_542, i11 %sext_ln818_44"   --->   Operation 1100 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i11 %add_ln813_355"   --->   Operation 1101 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.72ns)   --->   "%add_ln813_356 = add i11 %sext_ln1273_618, i11 %sext_ln1273_476"   --->   Operation 1102 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i11 %add_ln813_356"   --->   Operation 1103 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.73ns)   --->   "%add_ln813_357 = add i12 %sext_ln813_23, i12 %sext_ln813_22"   --->   Operation 1104 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_358 = add i12 %add_ln813_357, i12 %add_ln813_354"   --->   Operation 1105 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1106 [1/1] (0.71ns)   --->   "%add_ln813_359 = add i10 %sext_ln1273_556, i10 %sext_ln818_55"   --->   Operation 1106 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i10 %add_ln813_359"   --->   Operation 1107 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.71ns)   --->   "%add_ln813_360 = add i10 %sext_ln1273_587, i10 %sext_ln818_92"   --->   Operation 1108 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i10 %add_ln813_360"   --->   Operation 1109 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.72ns)   --->   "%add_ln813_361 = add i11 %sext_ln813_25, i11 %sext_ln813_24"   --->   Operation 1110 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i11 %add_ln813_361"   --->   Operation 1111 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.70ns)   --->   "%add_ln813_362 = add i9 %sext_ln1273_355, i9 %sext_ln1273_598"   --->   Operation 1112 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i9 %add_ln813_362"   --->   Operation 1113 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.70ns)   --->   "%add_ln813_363 = add i9 %sext_ln1273_635, i9 504"   --->   Operation 1114 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i9 %add_ln813_363"   --->   Operation 1115 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.71ns)   --->   "%add_ln813_364 = add i10 %sext_ln813_28, i10 %sext_ln813_27"   --->   Operation 1116 'add' 'add_ln813_364' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i10 %add_ln813_364"   --->   Operation 1117 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.73ns)   --->   "%add_ln813_365 = add i12 %sext_ln813_29, i12 %sext_ln813_26"   --->   Operation 1118 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_24 = add i12 %add_ln813_365, i12 %add_ln813_358"   --->   Operation 1119 'add' 'x_V_24' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_367 = add i12 %sext_ln818_75, i12 %sext_ln818_99"   --->   Operation 1120 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1121 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_368 = add i12 %add_ln813_367, i12 %trunc_ln818_476"   --->   Operation 1121 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i11 %add_ln813_369"   --->   Operation 1122 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.72ns)   --->   "%add_ln813_370 = add i11 %sext_ln1273_623, i11 %sext_ln1273_351"   --->   Operation 1123 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i11 %add_ln813_370"   --->   Operation 1124 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.73ns)   --->   "%add_ln813_371 = add i12 %sext_ln813_31, i12 %sext_ln813_30"   --->   Operation 1125 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_372 = add i12 %add_ln813_371, i12 %add_ln813_368"   --->   Operation 1126 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1127 [1/1] (0.70ns)   --->   "%add_ln813_373 = add i9 %sext_ln1273_520, i9 %sext_ln1273_543"   --->   Operation 1127 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i9 %add_ln813_373"   --->   Operation 1128 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.70ns)   --->   "%add_ln813_374 = add i9 %sext_ln1273_558, i9 %sext_ln1273_599"   --->   Operation 1129 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i9 %add_ln813_374"   --->   Operation 1130 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.71ns)   --->   "%add_ln813_375 = add i10 %sext_ln813_33, i10 %sext_ln813_32"   --->   Operation 1131 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i10 %add_ln813_375"   --->   Operation 1132 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i8 %add_ln813_378"   --->   Operation 1133 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.72ns)   --->   "%add_ln813_379 = add i11 %sext_ln813_36, i11 %sext_ln813_34"   --->   Operation 1134 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i11 %add_ln813_379"   --->   Operation 1135 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_25 = add i12 %sext_ln813_37, i12 %add_ln813_372"   --->   Operation 1136 'add' 'x_V_25' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_384 = add i12 %sext_ln818_50, i12 %sext_ln818_62"   --->   Operation 1137 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1138 [1/1] (0.73ns)   --->   "%add_ln813_385 = add i12 %sext_ln818_76, i12 %sext_ln818_93"   --->   Operation 1138 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_386 = add i12 %add_ln813_385, i12 %add_ln813_384"   --->   Operation 1139 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_387 = add i12 %add_ln813_386, i12 %add_ln813_383"   --->   Operation 1140 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1141 [1/1] (0.73ns)   --->   "%add_ln813_388 = add i12 %sext_ln818_100, i12 %sext_ln818"   --->   Operation 1141 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.72ns)   --->   "%add_ln813_389 = add i11 %sext_ln1273_559, i11 %sext_ln1273_620"   --->   Operation 1142 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i11 %add_ln813_389"   --->   Operation 1143 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_390 = add i12 %sext_ln813_38, i12 %add_ln813_388"   --->   Operation 1144 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1145 [1/1] (0.71ns)   --->   "%add_ln813_391 = add i10 %sext_ln1273_531, i10 %sext_ln1273_576"   --->   Operation 1145 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i10 %add_ln813_391"   --->   Operation 1146 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.70ns)   --->   "%add_ln813_392 = add i7 %sext_ln1273_600, i7 124"   --->   Operation 1147 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i7 %add_ln813_392"   --->   Operation 1148 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.72ns)   --->   "%add_ln813_393 = add i11 %sext_ln813_40, i11 %sext_ln813_39"   --->   Operation 1149 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i11 %add_ln813_393"   --->   Operation 1150 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_394 = add i12 %sext_ln813_41, i12 %add_ln813_390"   --->   Operation 1151 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1152 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_26 = add i12 %add_ln813_394, i12 %add_ln813_387"   --->   Operation 1152 'add' 'x_V_26' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1153 [1/1] (0.71ns)   --->   "%add_ln813_396 = add i10 %sext_ln1273_357, i10 1004"   --->   Operation 1153 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i10 %add_ln813_396"   --->   Operation 1154 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_399 = add i12 %trunc_ln818_514, i12 %trunc_ln818_532"   --->   Operation 1155 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1156 [1/1] (0.73ns)   --->   "%add_ln813_400 = add i12 %sext_ln818_29, i12 %sext_ln818_71"   --->   Operation 1156 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_401 = add i12 %add_ln813_400, i12 %add_ln813_399"   --->   Operation 1157 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_402 = add i12 %add_ln813_401, i12 %add_ln813_398"   --->   Operation 1158 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1159 [1/1] (0.72ns)   --->   "%add_ln813_403 = add i11 %sext_ln813_42, i11 %sext_ln1273_636"   --->   Operation 1159 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i11 %add_ln813_403"   --->   Operation 1160 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_404 = add i12 %sext_ln813_43, i12 %sext_ln818_94"   --->   Operation 1161 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_405 = add i10 %sext_ln1273_561, i10 %sext_ln1273_589"   --->   Operation 1162 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1163 [1/1] (0.70ns)   --->   "%add_ln813_406 = add i7 %sext_ln1273_577, i7 %sext_ln1273_612"   --->   Operation 1163 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i7 %add_ln813_406"   --->   Operation 1164 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_407 = add i10 %sext_ln813_44, i10 %add_ln813_405"   --->   Operation 1165 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i10 %add_ln813_407"   --->   Operation 1166 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_408 = add i12 %sext_ln813_45, i12 %add_ln813_404"   --->   Operation 1167 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1168 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_27 = add i12 %add_ln813_408, i12 %add_ln813_402"   --->   Operation 1168 'add' 'x_V_27' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_410 = add i12 %trunc_ln818_479, i12 %trunc_ln818_515"   --->   Operation 1169 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1170 [1/1] (0.73ns)   --->   "%add_ln813_411 = add i12 %sext_ln818_66, i12 %sext_ln818_101"   --->   Operation 1170 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_412 = add i12 %add_ln813_411, i12 %add_ln813_410"   --->   Operation 1171 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1172 [1/1] (0.71ns)   --->   "%add_ln813_413 = add i10 %sext_ln818_40, i10 %sext_ln1273_549"   --->   Operation 1172 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i10 %add_ln813_413"   --->   Operation 1173 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.71ns)   --->   "%add_ln813_414 = add i10 %sext_ln1273_556, i10 %sext_ln1273_512"   --->   Operation 1174 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i10 %add_ln813_414"   --->   Operation 1175 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.72ns)   --->   "%add_ln813_415 = add i11 %sext_ln813_47, i11 %sext_ln813_46"   --->   Operation 1176 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i11 %add_ln813_415"   --->   Operation 1177 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_416 = add i12 %sext_ln813_48, i12 %add_ln813_412"   --->   Operation 1178 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1179 [1/1] (0.70ns)   --->   "%add_ln813_417 = add i9 %sext_ln1273_360, i9 %sext_ln1273_569"   --->   Operation 1179 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i9 %add_ln813_417"   --->   Operation 1180 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.70ns)   --->   "%add_ln813_418 = add i9 %sext_ln1273_590, i9 %sext_ln1273_613"   --->   Operation 1181 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i9 %add_ln813_418"   --->   Operation 1182 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.71ns)   --->   "%add_ln813_419 = add i10 %sext_ln813_50, i10 %sext_ln813_49"   --->   Operation 1183 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i10 %add_ln813_419"   --->   Operation 1184 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.70ns)   --->   "%add_ln813_420 = add i8 %sext_ln1273_532, i8 240"   --->   Operation 1185 'add' 'add_ln813_420' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i8 %add_ln813_420"   --->   Operation 1186 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.70ns)   --->   "%add_ln813_421 = add i7 %sext_ln1273_579, i7 %sext_ln1273_624"   --->   Operation 1187 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i7 %add_ln813_421"   --->   Operation 1188 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.70ns)   --->   "%add_ln813_422 = add i9 %sext_ln813_53, i9 %sext_ln813_52"   --->   Operation 1189 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i9 %add_ln813_422"   --->   Operation 1190 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.72ns)   --->   "%add_ln813_423 = add i11 %sext_ln813_54, i11 %sext_ln813_51"   --->   Operation 1191 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i11 %add_ln813_423"   --->   Operation 1192 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_28 = add i12 %sext_ln813_55, i12 %add_ln813_416"   --->   Operation 1193 'add' 'x_V_28' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_425 = add i12 %trunc_ln818_381, i12 %trunc_ln818_446"   --->   Operation 1194 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1195 [1/1] (0.74ns)   --->   "%add_ln813_426 = add i12 %trunc_ln818_480, i12 %trunc_ln818_497"   --->   Operation 1195 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_427 = add i12 %add_ln813_426, i12 %add_ln813_425"   --->   Operation 1196 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_428 = add i12 %sext_ln818_83, i12 %sext_ln818_95"   --->   Operation 1197 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1198 [1/1] (0.72ns)   --->   "%add_ln813_429 = add i11 %sext_ln1273_533, i11 %sext_ln1273_570"   --->   Operation 1198 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i11 %add_ln813_429"   --->   Operation 1199 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_430 = add i12 %sext_ln813_56, i12 %add_ln813_428"   --->   Operation 1200 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_431 = add i12 %add_ln813_430, i12 %add_ln813_427"   --->   Operation 1201 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1202 [1/1] (0.72ns)   --->   "%add_ln813_432 = add i11 %sext_ln1273_580, i11 %sext_ln1273_625"   --->   Operation 1202 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i11 %add_ln813_432"   --->   Operation 1203 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.71ns)   --->   "%add_ln813_433 = add i10 %sext_ln1273_376, i10 %sext_ln1273_637"   --->   Operation 1204 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i10 %add_ln813_433"   --->   Operation 1205 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_434 = add i12 %sext_ln813_58, i12 %sext_ln813_57"   --->   Operation 1206 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_435 = add i9 %sext_ln1273_562, i9 452"   --->   Operation 1207 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i7 %add_ln813_436"   --->   Operation 1208 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_437 = add i9 %sext_ln813_59, i9 %add_ln813_435"   --->   Operation 1209 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i9 %add_ln813_437"   --->   Operation 1210 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_438 = add i12 %sext_ln813_60, i12 %add_ln813_434"   --->   Operation 1211 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1212 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_29 = add i12 %add_ln813_438, i12 %add_ln813_431"   --->   Operation 1212 'add' 'x_V_29' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_440 = add i12 %trunc_ln818_367, i12 %trunc_ln818_382"   --->   Operation 1213 'add' 'add_ln813_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1214 [1/1] (0.74ns)   --->   "%add_ln813_441 = add i12 %trunc_ln818_535, i12 %sext_ln818_57"   --->   Operation 1214 'add' 'add_ln813_441' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_442 = add i12 %add_ln813_441, i12 %add_ln813_440"   --->   Operation 1215 'add' 'add_ln813_442' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_443 = add i12 %sext_ln818_72, i12 %sext_ln818_84"   --->   Operation 1216 'add' 'add_ln813_443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1217 [1/1] (0.72ns)   --->   "%add_ln813_444 = add i11 %sext_ln1270_10, i11 %sext_ln1273_571"   --->   Operation 1217 'add' 'add_ln813_444' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i11 %add_ln813_444"   --->   Operation 1218 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_445 = add i12 %sext_ln813_61, i12 %add_ln813_443"   --->   Operation 1219 'add' 'add_ln813_445' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_446 = add i12 %add_ln813_445, i12 %add_ln813_442"   --->   Operation 1220 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1221 [1/1] (0.72ns)   --->   "%add_ln813_447 = add i11 %sext_ln1270_11, i11 %sext_ln1273_602"   --->   Operation 1221 'add' 'add_ln813_447' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i11 %add_ln813_447"   --->   Operation 1222 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.72ns)   --->   "%add_ln813_448 = add i11 %sext_ln1273_638, i11 %sext_ln1270"   --->   Operation 1223 'add' 'add_ln813_448' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i11 %add_ln813_448"   --->   Operation 1224 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_449 = add i12 %sext_ln813_63, i12 %sext_ln813_62"   --->   Operation 1225 'add' 'add_ln813_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_450 = add i9 %sext_ln1273_614, i9 %sext_ln1273_534"   --->   Operation 1226 'add' 'add_ln813_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1227 [1/1] (0.70ns)   --->   "%add_ln813_451 = add i7 %sext_ln1273_628, i7 116"   --->   Operation 1227 'add' 'add_ln813_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i7 %add_ln813_451"   --->   Operation 1228 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_452 = add i9 %sext_ln813_64, i9 %add_ln813_450"   --->   Operation 1229 'add' 'add_ln813_452' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i9 %add_ln813_452"   --->   Operation 1230 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_453 = add i12 %sext_ln813_65, i12 %add_ln813_449"   --->   Operation 1231 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1232 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_30 = add i12 %add_ln813_453, i12 %add_ln813_446"   --->   Operation 1232 'add' 'x_V_30' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_455 = add i12 %trunc_ln818_518, i12 %trunc_ln818_536"   --->   Operation 1233 'add' 'add_ln813_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1234 [1/1] (0.73ns)   --->   "%add_ln813_456 = add i12 %sext_ln818_36, i12 %sext_ln818_63"   --->   Operation 1234 'add' 'add_ln813_456' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_457 = add i12 %add_ln813_456, i12 %add_ln813_455"   --->   Operation 1235 'add' 'add_ln813_457' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1236 [1/1] (0.72ns)   --->   "%add_ln813_458 = add i11 %sext_ln818_44, i11 %sext_ln1273_606"   --->   Operation 1236 'add' 'add_ln813_458' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i11 %add_ln813_458"   --->   Operation 1237 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.72ns)   --->   "%add_ln813_459 = add i11 %sext_ln1273_615, i11 %sext_ln1273_639"   --->   Operation 1238 'add' 'add_ln813_459' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i11 %add_ln813_459"   --->   Operation 1239 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.73ns)   --->   "%add_ln813_460 = add i12 %sext_ln813_67, i12 %sext_ln813_66"   --->   Operation 1240 'add' 'add_ln813_460' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_461 = add i12 %add_ln813_460, i12 %add_ln813_457"   --->   Operation 1241 'add' 'add_ln813_461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1242 [1/1] (0.71ns)   --->   "%add_ln813_462 = add i10 %sext_ln1273_397, i10 %sext_ln1273_545"   --->   Operation 1242 'add' 'add_ln813_462' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i10 %add_ln813_462"   --->   Operation 1243 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.71ns)   --->   "%add_ln813_463 = add i10 %sext_ln1273_629, i10 %sext_ln818_46"   --->   Operation 1244 'add' 'add_ln813_463' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i10 %add_ln813_463"   --->   Operation 1245 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.72ns)   --->   "%add_ln813_464 = add i11 %sext_ln813_69, i11 %sext_ln813_68"   --->   Operation 1246 'add' 'add_ln813_464' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i11 %add_ln813_464"   --->   Operation 1247 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.70ns)   --->   "%add_ln813_465 = add i9 %sext_ln1273_572, i9 %sext_ln1273_581"   --->   Operation 1248 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i9 %add_ln813_465"   --->   Operation 1249 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.70ns)   --->   "%add_ln813_466 = add i7 %sext_ln1273_600, i7 100"   --->   Operation 1250 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i7 %add_ln813_466"   --->   Operation 1251 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.71ns)   --->   "%add_ln813_467 = add i10 %sext_ln813_72, i10 %sext_ln813_71"   --->   Operation 1252 'add' 'add_ln813_467' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i10 %add_ln813_467"   --->   Operation 1253 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.73ns)   --->   "%add_ln813_468 = add i12 %sext_ln813_73, i12 %sext_ln813_70"   --->   Operation 1254 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_31 = add i12 %add_ln813_468, i12 %add_ln813_461"   --->   Operation 1255 'add' 'x_V_31' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_470 = add i12 %sext_ln818_51, i12 %sext_ln818_77"   --->   Operation 1256 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1257 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_471 = add i12 %add_ln813_470, i12 %trunc_ln818_476"   --->   Operation 1257 'add' 'add_ln813_471' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_472 = add i12 %sext_ln818_89, i12 %sext_ln818_39"   --->   Operation 1258 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1259 [1/1] (0.72ns)   --->   "%add_ln813_473 = add i11 %sext_ln1273_582, i11 %sext_ln1273_405"   --->   Operation 1259 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i11 %add_ln813_473"   --->   Operation 1260 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_474 = add i12 %sext_ln813_74, i12 %add_ln813_472"   --->   Operation 1261 'add' 'add_ln813_474' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_475 = add i12 %add_ln813_474, i12 %add_ln813_471"   --->   Operation 1262 'add' 'add_ln813_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1263 [1/1] (0.71ns)   --->   "%add_ln813_476 = add i10 %sext_ln1273_452, i10 %sext_ln1273_591"   --->   Operation 1263 'add' 'add_ln813_476' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i10 %add_ln813_476"   --->   Operation 1264 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i9 %add_ln813_477"   --->   Operation 1265 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_478 = add i11 %sext_ln813_76, i11 %sext_ln813_75"   --->   Operation 1266 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1267 [1/1] (0.70ns)   --->   "%add_ln813_479 = add i9 %sext_ln1273_640, i9 %sext_ln1273_551"   --->   Operation 1267 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i9 %add_ln813_479"   --->   Operation 1268 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.70ns)   --->   "%add_ln813_480 = add i7 %sext_ln818_85, i7 36"   --->   Operation 1269 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i7 %add_ln813_480"   --->   Operation 1270 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.71ns)   --->   "%add_ln813_481 = add i10 %zext_ln813, i10 %sext_ln813_77"   --->   Operation 1271 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i10 %add_ln813_481"   --->   Operation 1272 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_482 = add i11 %sext_ln813_78, i11 %add_ln813_478"   --->   Operation 1273 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i11 %add_ln813_482"   --->   Operation 1274 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_32 = add i12 %sext_ln813_79, i12 %add_ln813_475"   --->   Operation 1275 'add' 'x_V_32' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_487 = add i12 %sext_ln818_78, i12 %sext_ln818_102"   --->   Operation 1276 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1277 [1/1] (0.72ns)   --->   "%add_ln813_488 = add i11 %sext_ln1273_535, i11 %sext_ln1273_564"   --->   Operation 1277 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i11 %add_ln813_488"   --->   Operation 1278 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_489 = add i12 %sext_ln813_80, i12 %add_ln813_487"   --->   Operation 1279 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_490 = add i12 %add_ln813_489, i12 %add_ln813_486"   --->   Operation 1280 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i11 %add_ln813_491"   --->   Operation 1281 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.72ns)   --->   "%add_ln813_492 = add i11 %sext_ln818_87, i11 %sext_ln1273_631"   --->   Operation 1282 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i11 %add_ln813_492"   --->   Operation 1283 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_493 = add i12 %sext_ln813_82, i12 %sext_ln813_81"   --->   Operation 1284 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_494 = add i10 %sext_ln1273_546, i10 %sext_ln1273_603"   --->   Operation 1285 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1286 [1/1] (0.70ns)   --->   "%add_ln813_495 = add i7 %sext_ln1273_626, i7 104"   --->   Operation 1286 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i7 %add_ln813_495"   --->   Operation 1287 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_496 = add i10 %sext_ln813_83, i10 %add_ln813_494"   --->   Operation 1288 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i10 %add_ln813_496"   --->   Operation 1289 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_497 = add i12 %sext_ln813_84, i12 %add_ln813_493"   --->   Operation 1290 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1291 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_33 = add i12 %add_ln813_497, i12 %add_ln813_490"   --->   Operation 1291 'add' 'x_V_33' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_499 = add i12 %trunc_ln818_502, i12 %trunc_ln818_539"   --->   Operation 1292 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1293 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_501 = add i12 %add_ln813_500, i12 %add_ln813_499"   --->   Operation 1293 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_502 = add i12 %sext_ln818_59, i12 %sext_ln1273_383"   --->   Operation 1294 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1295 [1/1] (0.72ns)   --->   "%add_ln813_503 = add i11 %sext_ln1273_536, i11 %sext_ln1273_608"   --->   Operation 1295 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i11 %add_ln813_503"   --->   Operation 1296 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_504 = add i12 %sext_ln813_85, i12 %add_ln813_502"   --->   Operation 1297 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_505 = add i12 %add_ln813_504, i12 %add_ln813_501"   --->   Operation 1298 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1299 [1/1] (0.71ns)   --->   "%add_ln813_506 = add i10 %sext_ln1273_632, i10 %sext_ln1273_637"   --->   Operation 1299 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i10 %add_ln813_506"   --->   Operation 1300 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.70ns)   --->   "%add_ln813_507 = add i9 %sext_ln1273_552, i9 %sext_ln1273_588"   --->   Operation 1301 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i9 %add_ln813_507"   --->   Operation 1302 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_508 = add i11 %sext_ln813_87, i11 %sext_ln813_86"   --->   Operation 1303 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_509 = add i9 %sext_ln1273_599, i9 %sext_ln1273_573"   --->   Operation 1304 'add' 'add_ln813_509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1305 [1/1] (0.70ns)   --->   "%add_ln813_510 = add i6 %sext_ln1273_621, i6 60"   --->   Operation 1305 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i6 %add_ln813_510"   --->   Operation 1306 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_511 = add i9 %sext_ln813_88, i9 %add_ln813_509"   --->   Operation 1307 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i9 %add_ln813_511"   --->   Operation 1308 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_512 = add i11 %sext_ln813_89, i11 %add_ln813_508"   --->   Operation 1309 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i11 %add_ln813_512"   --->   Operation 1310 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_34 = add i12 %sext_ln813_90, i12 %add_ln813_505"   --->   Operation 1311 'add' 'x_V_34' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_514 = add i12 %sext_ln818_41, i12 %sext_ln818_53"   --->   Operation 1312 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1313 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_515 = add i12 %add_ln813_514, i12 %trunc_ln818_540"   --->   Operation 1313 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_516 = add i12 %sext_ln818_60, i12 %sext_ln818_67"   --->   Operation 1314 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1315 [1/1] (0.73ns)   --->   "%add_ln813_517 = add i12 %sext_ln818_73, i12 %sext_ln818_79"   --->   Operation 1315 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_518 = add i12 %add_ln813_517, i12 %add_ln813_516"   --->   Operation 1316 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_519 = add i12 %add_ln813_518, i12 %add_ln813_515"   --->   Operation 1317 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1318 [1/1] (0.73ns)   --->   "%add_ln813_520 = add i12 %sext_ln818_88, i12 %sext_ln818_45"   --->   Operation 1318 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.71ns)   --->   "%add_ln813_521 = add i10 %sext_ln1273_537, i10 %sext_ln1273_345"   --->   Operation 1319 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i10 %add_ln813_521"   --->   Operation 1320 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_522 = add i12 %sext_ln813_91, i12 %add_ln813_520"   --->   Operation 1321 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1322 [1/1] (0.71ns)   --->   "%add_ln813_523 = add i10 %sext_ln1273_592, i10 %sext_ln1273_633"   --->   Operation 1322 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i10 %add_ln813_523"   --->   Operation 1323 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.71ns)   --->   "%add_ln813_524 = add i10 %sext_ln1273_637, i10 %sext_ln1273_557"   --->   Operation 1324 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i10 %add_ln813_524"   --->   Operation 1325 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.72ns)   --->   "%add_ln813_525 = add i11 %sext_ln813_93, i11 %sext_ln813_92"   --->   Operation 1326 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i11 %add_ln813_525"   --->   Operation 1327 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_526 = add i12 %sext_ln813_94, i12 %add_ln813_522"   --->   Operation 1328 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1329 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_35 = add i12 %add_ln813_526, i12 %add_ln813_519"   --->   Operation 1329 'add' 'x_V_35' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_528 = add i12 %trunc_ln818_486, i12 %trunc_ln818_522"   --->   Operation 1330 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1331 [1/1] (0.73ns)   --->   "%add_ln813_529 = add i12 %sext_ln818_68, i12 %sext_ln818_96"   --->   Operation 1331 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_530 = add i12 %add_ln813_529, i12 %add_ln813_528"   --->   Operation 1332 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1333 [1/1] (0.72ns)   --->   "%add_ln813_531 = add i11 %sext_ln1273_547, i11 %sext_ln1273_548"   --->   Operation 1333 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i11 %add_ln813_531"   --->   Operation 1334 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.71ns)   --->   "%add_ln813_532 = add i10 %sext_ln1273_556, i10 %sext_ln1273_616"   --->   Operation 1335 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i10 %add_ln813_532"   --->   Operation 1336 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.73ns)   --->   "%add_ln813_533 = add i12 %sext_ln813_96, i12 %sext_ln813_95"   --->   Operation 1337 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_534 = add i12 %add_ln813_533, i12 %add_ln813_530"   --->   Operation 1338 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1339 [1/1] (0.71ns)   --->   "%add_ln813_535 = add i10 %sext_ln1270_14, i10 %sext_ln1273_538"   --->   Operation 1339 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i10 %add_ln813_535"   --->   Operation 1340 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.70ns)   --->   "%add_ln813_536 = add i9 %sext_ln1273_569, i9 %sext_ln1273_641"   --->   Operation 1341 'add' 'add_ln813_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i9 %add_ln813_536"   --->   Operation 1342 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_537 = add i11 %sext_ln813_98, i11 %sext_ln813_97"   --->   Operation 1343 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1344 [1/1] (0.70ns)   --->   "%add_ln813_538 = add i8 %sext_ln1273_433, i8 %sext_ln1273_578"   --->   Operation 1344 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i8 %add_ln813_538"   --->   Operation 1345 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.70ns)   --->   "%add_ln813_539 = add i7 %sext_ln1273_593, i7 116"   --->   Operation 1346 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i7 %add_ln813_539"   --->   Operation 1347 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.70ns)   --->   "%add_ln813_540 = add i9 %sext_ln813_100, i9 %sext_ln813_99"   --->   Operation 1348 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i9 %add_ln813_540"   --->   Operation 1349 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_541 = add i11 %sext_ln813_101, i11 %add_ln813_537"   --->   Operation 1350 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i11 %add_ln813_541"   --->   Operation 1351 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_36 = add i12 %sext_ln813_102, i12 %add_ln813_534"   --->   Operation 1352 'add' 'x_V_36' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_543 = add i12 %trunc_ln818_420, i12 %trunc_ln818_523"   --->   Operation 1353 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1354 [1/1] (0.74ns)   --->   "%add_ln813_544 = add i12 %trunc_ln818_542, i12 %sext_ln818_103"   --->   Operation 1354 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_545 = add i12 %add_ln813_544, i12 %add_ln813_543"   --->   Operation 1355 'add' 'add_ln813_545' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1356 [1/1] (0.71ns)   --->   "%add_ln813_546 = add i10 %sext_ln818_32, i10 %sext_ln818_37"   --->   Operation 1356 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i10 %add_ln813_546"   --->   Operation 1357 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.71ns)   --->   "%add_ln813_547 = add i10 %sext_ln1273_546, i10 %sext_ln1273_565"   --->   Operation 1358 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i10 %add_ln813_547"   --->   Operation 1359 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.72ns)   --->   "%add_ln813_548 = add i11 %sext_ln813_104, i11 %sext_ln813_103"   --->   Operation 1360 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i11 %add_ln813_548"   --->   Operation 1361 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_549 = add i12 %sext_ln813_105, i12 %add_ln813_545"   --->   Operation 1362 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1363 [1/1] (0.71ns)   --->   "%add_ln813_550 = add i10 %sext_ln1273_583, i10 %sext_ln1273_604"   --->   Operation 1363 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i10 %add_ln813_550"   --->   Operation 1364 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.70ns)   --->   "%add_ln813_551 = add i9 %sext_ln1273_552, i9 %sext_ln1273_594"   --->   Operation 1365 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i9 %add_ln813_551"   --->   Operation 1366 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.72ns)   --->   "%add_ln813_552 = add i11 %sext_ln813_107, i11 %sext_ln813_106"   --->   Operation 1367 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i11 %add_ln813_552"   --->   Operation 1368 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.70ns)   --->   "%add_ln813_553 = add i9 %sext_ln1273_609, i9 %sext_ln1273_614"   --->   Operation 1369 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i9 %add_ln813_553"   --->   Operation 1370 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.70ns)   --->   "%add_ln813_554 = add i8 %sext_ln1273_627, i8 212"   --->   Operation 1371 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i8 %add_ln813_554"   --->   Operation 1372 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.71ns)   --->   "%add_ln813_555 = add i10 %sext_ln813_110, i10 %sext_ln813_109"   --->   Operation 1373 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i10 %add_ln813_555"   --->   Operation 1374 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.73ns)   --->   "%add_ln813_556 = add i12 %sext_ln813_111, i12 %sext_ln813_108"   --->   Operation 1375 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_37 = add i12 %add_ln813_556, i12 %add_ln813_549"   --->   Operation 1376 'add' 'x_V_37' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1377 [1/1] (0.70ns)   --->   "%add_ln813_558 = add i9 %sext_ln1273_441, i9 12"   --->   Operation 1377 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i9 %add_ln813_558"   --->   Operation 1378 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.71ns)   --->   "%add_ln813_559 = add i10 %sext_ln813_112, i10 %sext_ln1273_357"   --->   Operation 1379 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i10 %add_ln813_559"   --->   Operation 1380 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_562 = add i12 %trunc_ln818_543, i12 %trunc_ln818_372"   --->   Operation 1381 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1382 [1/1] (0.73ns)   --->   "%add_ln813_563 = add i12 %sext_ln818_61, i12 %sext_ln813_2"   --->   Operation 1382 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_564 = add i12 %add_ln813_563, i12 %add_ln813_562"   --->   Operation 1383 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_565 = add i12 %add_ln813_564, i12 %add_ln813_561"   --->   Operation 1384 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1385 [1/1] (0.72ns)   --->   "%add_ln813_566 = add i11 %sext_ln1273_605, i11 %sext_ln1273_608"   --->   Operation 1385 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i11 %add_ln813_566"   --->   Operation 1386 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_567 = add i12 %sext_ln813_113, i12 %sext_ln818_48"   --->   Operation 1387 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1388 [1/1] (0.72ns)   --->   "%add_ln813_568 = add i11 %sext_ln1273_622, i11 %sext_ln1273_642"   --->   Operation 1388 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i11 %add_ln813_568"   --->   Operation 1389 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i9 %add_ln813_569"   --->   Operation 1390 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.73ns)   --->   "%add_ln813_570 = add i12 %sext_ln813_115, i12 %sext_ln813_114"   --->   Operation 1391 'add' 'add_ln813_570' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_571 = add i12 %add_ln813_570, i12 %add_ln813_567"   --->   Operation 1392 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1393 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_38 = add i12 %add_ln813_571, i12 %add_ln813_565"   --->   Operation 1393 'add' 'x_V_38' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_575 = add i12 %sext_ln818_42, i12 %sext_ln818_65"   --->   Operation 1394 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1395 [1/1] (0.73ns)   --->   "%add_ln813_576 = add i12 %sext_ln818_80, i12 %sext_ln818_90"   --->   Operation 1395 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_577 = add i12 %add_ln813_576, i12 %add_ln813_575"   --->   Operation 1396 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_578 = add i12 %add_ln813_577, i12 %add_ln813_574"   --->   Operation 1397 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i11 %add_ln813_579"   --->   Operation 1398 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.72ns)   --->   "%add_ln813_580 = add i11 %sext_ln1273_610, i11 %sext_ln1273_643"   --->   Operation 1399 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i11 %add_ln813_580"   --->   Operation 1400 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_581 = add i12 %sext_ln813_117, i12 %sext_ln813_116"   --->   Operation 1401 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_582 = add i10 %sext_ln1273_452, i10 %sext_ln818_69"   --->   Operation 1402 'add' 'add_ln813_582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1403 [1/1] (0.70ns)   --->   "%add_ln813_583 = add i8 %sext_ln1273_627, i8 32"   --->   Operation 1403 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i8 %add_ln813_583"   --->   Operation 1404 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_584 = add i10 %sext_ln813_118, i10 %add_ln813_582"   --->   Operation 1405 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i10 %add_ln813_584"   --->   Operation 1406 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_585 = add i12 %sext_ln813_119, i12 %add_ln813_581"   --->   Operation 1407 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1408 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_39 = add i12 %add_ln813_585, i12 %add_ln813_578"   --->   Operation 1408 'add' 'x_V_39' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_587 = add i12 %trunc_ln818_422, i12 %trunc_ln818_526"   --->   Operation 1409 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1410 [1/1] (0.74ns)   --->   "%add_ln813_588 = add i12 %trunc_ln818_545, i12 %sext_ln818_97"   --->   Operation 1410 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_589 = add i12 %add_ln813_588, i12 %add_ln813_587"   --->   Operation 1411 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_590 = add i12 %sext_ln818_104, i12 %sext_ln818_34"   --->   Operation 1412 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1413 [1/1] (0.71ns)   --->   "%add_ln813_591 = add i10 %sext_ln818_40, i10 %sext_ln1273_565"   --->   Operation 1413 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i10 %add_ln813_591"   --->   Operation 1414 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_592 = add i12 %sext_ln813_120, i12 %add_ln813_590"   --->   Operation 1415 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_593 = add i12 %add_ln813_592, i12 %add_ln813_589"   --->   Operation 1416 'add' 'add_ln813_593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1417 [1/1] (0.71ns)   --->   "%add_ln813_594 = add i10 %sext_ln1273_611, i10 %sext_ln1273_585"   --->   Operation 1417 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i10 %add_ln813_594"   --->   Operation 1418 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i9 %add_ln813_595"   --->   Operation 1419 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_596 = add i11 %sext_ln813_122, i11 %sext_ln813_121"   --->   Operation 1420 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i9 %add_ln813_599"   --->   Operation 1421 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_600 = add i11 %sext_ln813_125, i11 %add_ln813_596"   --->   Operation 1422 'add' 'add_ln813_600' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i11 %add_ln813_600"   --->   Operation 1423 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_40 = add i12 %sext_ln813_126, i12 %add_ln813_593"   --->   Operation 1424 'add' 'x_V_40' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_602 = add i12 %trunc_ln818_490, i12 %trunc_ln818_508"   --->   Operation 1425 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1426 [1/1] (0.74ns)   --->   "%add_ln813_603 = add i12 %trunc_ln818_546, i12 %sext_ln818_43"   --->   Operation 1426 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_604 = add i12 %add_ln813_603, i12 %add_ln813_602"   --->   Operation 1427 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_605 = add i12 %sext_ln818_51, i12 %sext_ln818_35"   --->   Operation 1428 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1429 [1/1] (0.72ns)   --->   "%add_ln813_606 = add i11 %sext_ln1273_540, i11 %sext_ln1273_554"   --->   Operation 1429 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i11 %add_ln813_606"   --->   Operation 1430 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_607 = add i12 %sext_ln813_127, i12 %add_ln813_605"   --->   Operation 1431 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_608 = add i12 %add_ln813_607, i12 %add_ln813_604"   --->   Operation 1432 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1433 [1/1] (0.72ns)   --->   "%add_ln813_609 = add i11 %sext_ln1273_596, i11 %sext_ln70_9"   --->   Operation 1433 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i11 %add_ln813_609"   --->   Operation 1434 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.72ns)   --->   "%add_ln813_610 = add i11 %sext_ln1273_636, i11 %sext_ln1273_575"   --->   Operation 1435 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i11 %add_ln813_610"   --->   Operation 1436 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_611 = add i12 %sext_ln813_129, i12 %sext_ln813_128"   --->   Operation 1437 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_612 = add i10 %sext_ln70_5, i10 %sext_ln70_11"   --->   Operation 1438 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1439 [1/1] (0.70ns)   --->   "%add_ln813_613 = add i6 %sext_ln70_8, i6 56"   --->   Operation 1439 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i6 %add_ln813_613"   --->   Operation 1440 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_614 = add i10 %sext_ln813_130, i10 %add_ln813_612"   --->   Operation 1441 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i10 %add_ln813_614"   --->   Operation 1442 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_615 = add i12 %sext_ln813_131, i12 %add_ln813_611"   --->   Operation 1443 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1444 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_41 = add i12 %add_ln813_615, i12 %add_ln813_608"   --->   Operation 1444 'add' 'x_V_41' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_618 = add i12 %sext_ln818_38, i12 %sext_ln818_54"   --->   Operation 1445 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1446 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_619 = add i12 %add_ln813_618, i12 %trunc_ln818_391"   --->   Operation 1446 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_620 = add i12 %sext_ln818_72, i12 %sext_ln818_81"   --->   Operation 1447 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1448 [1/1] (0.72ns)   --->   "%add_ln813_621 = add i11 %sext_ln70_7, i11 %sext_ln70_4"   --->   Operation 1448 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i11 %add_ln813_621"   --->   Operation 1449 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_622 = add i12 %sext_ln813_133, i12 %add_ln813_620"   --->   Operation 1450 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_623 = add i12 %add_ln813_622, i12 %add_ln813_619"   --->   Operation 1451 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1452 [1/1] (0.71ns)   --->   "%add_ln813_624 = add i10 %sext_ln70_6, i10 %sext_ln818_86"   --->   Operation 1452 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i10 %add_ln813_624"   --->   Operation 1453 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_625 = add i11 %sext_ln813_134, i11 %sext_ln1273_560"   --->   Operation 1454 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i9 %add_ln813_628"   --->   Operation 1455 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_629 = add i11 %sext_ln813_136, i11 %add_ln813_625"   --->   Operation 1456 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i11 %add_ln813_629"   --->   Operation 1457 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%x_V_42 = add i12 %sext_ln813_137, i12 %add_ln813_623"   --->   Operation 1458 'add' 'x_V_42' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V, i2 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_24, i2 0"   --->   Operation 1460 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln838_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_25, i2 0"   --->   Operation 1461 'bitconcatenate' 'shl_ln838_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%shl_ln838_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_26, i2 0"   --->   Operation 1462 'bitconcatenate' 'shl_ln838_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln838_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_27, i2 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln838_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%shl_ln838_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_28, i2 0"   --->   Operation 1464 'bitconcatenate' 'shl_ln838_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%shl_ln838_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_29, i2 0"   --->   Operation 1465 'bitconcatenate' 'shl_ln838_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%shl_ln838_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_30, i2 0"   --->   Operation 1466 'bitconcatenate' 'shl_ln838_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%shl_ln838_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_31, i2 0"   --->   Operation 1467 'bitconcatenate' 'shl_ln838_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln838_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_32, i2 0"   --->   Operation 1468 'bitconcatenate' 'shl_ln838_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%shl_ln838_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_33, i2 0"   --->   Operation 1469 'bitconcatenate' 'shl_ln838_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%shl_ln838_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_34, i2 0"   --->   Operation 1470 'bitconcatenate' 'shl_ln838_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%shl_ln838_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_35, i2 0"   --->   Operation 1471 'bitconcatenate' 'shl_ln838_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%shl_ln838_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_36, i2 0"   --->   Operation 1472 'bitconcatenate' 'shl_ln838_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns)   --->   "%shl_ln838_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_37, i2 0"   --->   Operation 1473 'bitconcatenate' 'shl_ln838_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%shl_ln838_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_38, i2 0"   --->   Operation 1474 'bitconcatenate' 'shl_ln838_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%shl_ln838_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_39, i2 0"   --->   Operation 1475 'bitconcatenate' 'shl_ln838_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln838_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_40, i2 0"   --->   Operation 1476 'bitconcatenate' 'shl_ln838_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%shl_ln838_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_41, i2 0"   --->   Operation 1477 'bitconcatenate' 'shl_ln838_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.00ns)   --->   "%shl_ln838_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %x_V_42, i2 0"   --->   Operation 1478 'bitconcatenate' 'shl_ln838_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1479 [1/1] (0.70ns)   --->   "%i_part = add i4 %i_part16, i4 1" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1479 'add' 'i_part' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.34ns)   --->   "%switch_ln81 = switch i4 %i_part16, void %arrayidx96.1928.case.199, i4 0, void %arrayidx96.1928.case.19, i4 1, void %arrayidx96.1928.case.39, i4 2, void %arrayidx96.1928.case.59, i4 3, void %arrayidx96.1928.case.79, i4 4, void %arrayidx96.1928.case.99, i4 5, void %arrayidx96.1928.case.119, i4 6, void %arrayidx96.1928.case.139, i4 7, void %arrayidx96.1928.case.159, i4 8, void %arrayidx96.1928.case.179" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1480 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 1481 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_160, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1481 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_161, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1482 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_162, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1483 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_163, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1484 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_164, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1485 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_165, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1486 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_166, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1487 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_167, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1488 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_168, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1489 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_169, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1490 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_170, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1491 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_171, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1492 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_172, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1493 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_173, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1494 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_174, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1495 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_175, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1496 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_176, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1497 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_177, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1498 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_178, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1499 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_179, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1500 'write' 'write_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1501 'br' 'br_ln81' <Predicate = (i_part16 == 8)> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_140, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1502 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_141, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1503 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_142, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1504 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_143, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1505 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_144, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1506 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_145, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1507 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_146, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1508 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_147, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1509 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_148, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1510 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_149, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1511 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_150, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1512 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_151, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1513 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_152, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1514 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_153, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1515 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_154, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1516 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_155, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1517 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_156, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1518 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_157, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1519 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_158, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1520 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_159, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1521 'write' 'write_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1522 'br' 'br_ln81' <Predicate = (i_part16 == 7)> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_120, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1523 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_121, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1524 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_122, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1525 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_123, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1526 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_124, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1527 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_125, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1528 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_126, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1529 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_127, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1530 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_128, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1531 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_129, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1532 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_130, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1533 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_131, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1534 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_132, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1535 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_133, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1536 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_134, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1537 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_135, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1538 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_136, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1539 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_137, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1540 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_138, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1541 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_139, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1542 'write' 'write_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1543 'br' 'br_ln81' <Predicate = (i_part16 == 6)> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_100, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1544 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_101, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1545 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_102, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1546 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_103, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1547 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_104, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1548 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_105, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1549 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_106, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1550 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_107, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1551 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_108, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1552 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_109, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1553 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_110, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1554 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_111, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1555 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_112, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1556 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_113, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1557 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_114, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1558 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_115, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1559 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_116, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1560 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_117, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1561 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_118, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1562 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_119, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1563 'write' 'write_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1564 'br' 'br_ln81' <Predicate = (i_part16 == 5)> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_80, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1565 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_81, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1566 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_82, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1567 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_83, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1568 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_84, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1569 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_85, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1570 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_86, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1571 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_87, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1572 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_88, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1573 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_89, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1574 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_90, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1575 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_91, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1576 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_92, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1577 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_93, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1578 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_94, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1579 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_95, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1580 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_96, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1581 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_97, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1582 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_98, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1583 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_99, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1584 'write' 'write_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1585 'br' 'br_ln81' <Predicate = (i_part16 == 4)> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_60, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1586 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_61, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1587 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_62, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1588 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_63, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1589 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_64, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1590 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_65, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1591 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_66, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1592 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_67, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1593 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_68, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1594 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_69, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1595 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_70, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1596 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_71, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1597 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_72, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1598 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_73, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1599 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_74, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1600 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_75, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1601 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_76, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1602 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_77, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1603 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_78, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1604 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_79, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1605 'write' 'write_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1606 'br' 'br_ln81' <Predicate = (i_part16 == 3)> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_40, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1607 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_41, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1608 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_42, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1609 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_43, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1610 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_44, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1611 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_45, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1612 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_46, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1613 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_47, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1614 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_48, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1615 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_49, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1616 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_50, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1617 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_51, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1618 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_52, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1619 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_53, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1620 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_54, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1621 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_55, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1622 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_56, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1623 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_57, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1624 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_58, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1625 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_59, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1626 'write' 'write_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1627 'br' 'br_ln81' <Predicate = (i_part16 == 2)> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_20, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1628 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_21, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1629 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_22, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1630 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_23, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1631 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_24, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1632 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_25, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1633 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_26, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1634 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_27, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1635 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_28, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1636 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_29, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1637 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_30, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1638 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_31, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1639 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_32, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1640 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_33, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1641 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_34, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1642 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_35, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1643 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_36, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1644 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_37, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1645 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_38, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1646 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_39, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1647 'write' 'write_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1648 'br' 'br_ln81' <Predicate = (i_part16 == 1)> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_0, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1649 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_1, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1650 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_2, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1651 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_3, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1652 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_4, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1653 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_5, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1654 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_6, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1655 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_7, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1656 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_8, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1657 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_9, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1658 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_10, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1659 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_11, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1660 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_12, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1661 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_13, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1662 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_14, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1663 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_15, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1664 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_16, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1665 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_17, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1666 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_18, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1667 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_19, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1668 'write' 'write_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1669 'br' 'br_ln81' <Predicate = (i_part16 == 0)> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_180, i14 %shl_ln4" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1670 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_181, i14 %shl_ln838_s" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1671 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_182, i14 %shl_ln838_22" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1672 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_183, i14 %shl_ln838_23" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1673 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_184, i14 %shl_ln838_24" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1674 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_185, i14 %shl_ln838_25" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1675 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_186, i14 %shl_ln838_26" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1676 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_187, i14 %shl_ln838_27" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1677 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_188, i14 %shl_ln838_28" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1678 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_189, i14 %shl_ln838_29" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1679 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_190, i14 %shl_ln838_30" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1680 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_191, i14 %shl_ln838_31" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1681 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_192, i14 %shl_ln838_32" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1682 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_193, i14 %shl_ln838_33" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1683 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_194, i14 %shl_ln838_34" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1684 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_195, i14 %shl_ln838_35" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1685 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_196, i14 %shl_ln838_36" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1686 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_197, i14 %shl_ln838_37" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1687 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_198, i14 %shl_ln838_38" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1688 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %res_199, i14 %shl_ln838_39" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1689 'write' 'write_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx96.1928.exit" [firmware/nnet_utils/nnet_conv1d_latency.h:81]   --->   Operation 1690 'br' 'br_ln81' <Predicate = (i_part16 == 15) | (i_part16 == 14) | (i_part16 == 13) | (i_part16 == 12) | (i_part16 == 11) | (i_part16 == 10) | (i_part16 == 9)> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.65ns)   --->   "%icmp_ln34 = icmp_eq  i4 %i_part16, i4 9" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1691 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %arrayidx96.1928.exit.for.body36.split_crit_edge, void %for.end105" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1692 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V, i9 %a_V_53" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1693 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_53, i9 %a_V_52" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1694 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_54, i9 %a_V_51" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1695 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_55, i9 %a_V_50" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1696 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_56, i9 %a_V_49" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1697 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_57, i9 %a_V_48" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1698 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_58, i9 %a_V_47" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1699 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_59, i9 %a_V_46" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1700 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_60, i9 %a_V_45" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1701 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_61, i9 %a_V_44" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1702 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_62, i9 %a_V_43" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1703 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_63, i9 %a_V_42" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1704 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_64, i9 %a_V_41" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1705 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_65, i9 %a_V_40" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1706 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%store_ln34 = store i9 %data_buf_V_66, i9 %a_V" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1707 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%br_ln34 = br void %rewind_header" [firmware/nnet_utils/nnet_conv1d_latency.h:34]   --->   Operation 1708 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%return_ln86 = return void @_ssdm_op_Return" [firmware/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 1709 'return' 'return_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%br_ln86 = br void %rewind_header" [firmware/nnet_utils/nnet_conv1d_latency.h:86]   --->   Operation 1710 'br' 'br_ln86' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_read17_rewind', firmware/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read17', firmware/nnet_utils/nnet_conv1d_latency.h:34) [220]  (0.387 ns)
	'phi' operation ('p_read17_rewind', firmware/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read17', firmware/nnet_utils/nnet_conv1d_latency.h:34) [220]  (0 ns)
	multiplexor before 'phi' operation ('p_read17_phi', firmware/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read17', firmware/nnet_utils/nnet_conv1d_latency.h:34) [228]  (0.387 ns)
	'phi' operation ('p_read17_phi', firmware/nnet_utils/nnet_conv1d_latency.h:34) with incoming values : ('p_read17', firmware/nnet_utils/nnet_conv1d_latency.h:34) [228]  (0 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv1d_latency.h:37) to 'fill_buffer' [247]  (0.618 ns)
	'mul' operation ('mul_ln1270_265') [1062]  (1.46 ns)
	'add' operation ('add_ln813_353') [1264]  (0.745 ns)
	'add' operation ('add_ln813_354') [1265]  (0.756 ns)

 <State 2>: 3.81ns
The critical path consists of the following:
	'sub' operation ('r.V') [546]  (0.735 ns)
	'sub' operation ('r.V') [547]  (0.745 ns)
	'add' operation ('add_ln813_435') [1383]  (0 ns)
	'add' operation ('add_ln813_437') [1386]  (0.818 ns)
	'add' operation ('add_ln813_438') [1388]  (0.756 ns)
	'add' operation ('x.V') [1389]  (0.756 ns)
	wire write operation ('write_ln81', firmware/nnet_utils/nnet_conv1d_latency.h:81) on port 'res_166' (firmware/nnet_utils/nnet_conv1d_latency.h:81) [1689]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
