<div id="pf229" class="pf w0 h0" data-page-no="229"><div class="pc pc229 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg229.png"/><div class="t m0 x40 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">TPM<span class="ff7">x</span><span class="ws0">_SC field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LPTPM counter has not overflowed.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LPTPM counter has overflowed.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y101d ff2 fs4 fc0 sc0 ls0">TOIE</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Timer Overflow Interrupt Enable</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">Enables LPTPM overflow interrupts.</div><div class="t m0 x83 h7 y123e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disable TOF interrupts. Use software polling or DMA request.</div><div class="t m0 x83 h7 y123f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enable TOF interrupts. An interrupt is generated when TOF equals one.</div><div class="t m0 x97 h7 y1240 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x60 h7 y10db ff2 fs4 fc0 sc0 ls0">CPWMS</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Center-aligned PWM Select</div><div class="t m0 x83 h7 y1bbd ff2 fs4 fc0 sc0 ls0 ws0">Selects CPWM mode. This mode configures the LPTPM to operate in up-down counting mode.</div><div class="t m0 x83 h7 y30c2 ff2 fs4 fc0 sc0 ls0 ws0">This field is write protected. It can be written only when the counter is disabled.</div><div class="t m0 x83 h7 y30c3 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>LPTPM counter operates in up counting mode.</div><div class="t m0 x83 h7 y30c4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>LPTPM counter operates in up-down counting mode.</div><div class="t m0 x1 h7 y30c5 ff2 fs4 fc0 sc0 ls0">4–3</div><div class="t m0 x34 h7 y30c6 ff2 fs4 fc0 sc0 ls0">CMOD</div><div class="t m0 x83 h7 y30c5 ff2 fs4 fc0 sc0 ls0 ws0">Clock Mode Selection</div><div class="t m0 x83 h7 y30c7 ff2 fs4 fc0 sc0 ls0 ws0">Selects the LPTPM counter clock modes. When disabling the counter, this field remain set until</div><div class="t m0 x83 h7 y30c8 ff2 fs4 fc0 sc0 ls0 ws0">acknolwedged in the LPTPM clock domain.</div><div class="t m0 x83 h7 y2002 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>LPTPM counter is disabled</div><div class="t m0 x83 h7 y30c9 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>LPTPM counter increments on every LPTPM counter clock</div><div class="t m0 x83 h7 y30ca ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter</div><div class="t m0 x10c h7 y30cb ff2 fs4 fc0 sc0 ls0">clock</div><div class="t m0 x83 h7 y1028 ff2 fs4 fc0 sc0 ls0 ws262">11 Reserved</div><div class="t m0 x1 h7 y30cc ff2 fs4 fc0 sc0 ls0">2–0</div><div class="t m0 x8b h7 y30cd ff2 fs4 fc0 sc0 ls0">PS</div><div class="t m0 x83 h7 y30cc ff2 fs4 fc0 sc0 ls0 ws0">Prescale Factor Selection</div><div class="t m0 x83 h7 y30ce ff2 fs4 fc0 sc0 ls0 ws0">Selects one of 8 division factors for the clock mode selected by CMOD.</div><div class="t m0 x83 h7 y30cf ff2 fs4 fc0 sc0 ls0 ws0">This field is write protected. It can be written only when the counter is disabled.</div><div class="t m0 x83 h7 y30d0 ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Divide by 1</div><div class="t m0 x83 h7 y30d1 ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>Divide by 2</div><div class="t m0 x83 h7 y30d2 ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>Divide by 4</div><div class="t m0 x83 h7 y30d3 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>Divide by 8</div><div class="t m0 x83 h7 y30d4 ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>Divide by 16</div><div class="t m0 x83 h7 y30d5 ff2 fs4 fc0 sc0 ls0 ws0">101<span class="_ _28"> </span>Divide by 32</div><div class="t m0 x83 h7 y30d6 ff2 fs4 fc0 sc0 ls0 ws0">110<span class="_ _28"> </span>Divide by 64</div><div class="t m0 x83 h7 y30d7 ff2 fs4 fc0 sc0 ls0 ws0">111<span class="_ _28"> </span>Divide by 128</div><div class="t m0 x9 h1b y30d8 ff1 fsc fc0 sc0 ls0 ws0">31.3.2<span class="_ _b"> </span>Counter (TPM<span class="ff7 ws24e">x</span>_CNT)</div><div class="t m0 x9 hf y30d9 ff3 fs5 fc0 sc0 ls0 ws0">The CNT register contains the LPTPM counter value.</div><div class="t m0 x9 hf y30da ff3 fs5 fc0 sc0 ls0 ws0">Reset clears the CNT register. Writing any value to COUNT also clears the counter.</div><div class="t m0 x9 hf y30db ff3 fs5 fc0 sc0 ls0 ws0">When debug is active, the LPTPM counter does not increment unless configured</div><div class="t m0 x9 hf y30dc ff3 fs5 fc0 sc0 ls0">otherwise.</div><div class="t m0 x7d h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 31 Timer/PWM Module (TPM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>553</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
