LISA auto/RW-G+RW-R1I
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=100000).
 * 
 * P0 advances one grace period (t=200000).
 * 
 * P1 is unordered, therefore cycle is allowed.
 * Skipping remainder of analysis.
 *)
{
}
 P0            | P1                 ;
 r[once] r1 x0 | f[rcu_read_lock]   ;
 f[sync]       | w[once] x0 1       ;
 w[once] x1 1  | f[rcu_read_unlock] ;
               | r[once] r1 x1      ;
exists
(0:r1=1 /\ 1:r1=1)
