Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jul 25 16:32:32 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/float_div3_timing_synth.rpt
| Design       : float_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 mul_fu_256_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_66_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 6.024ns (85.634%)  route 1.011ns (14.366%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=38, unset)           0.672     0.672    ap_clk
                         DSP48E1                                      r  mul_fu_256_p2__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     4.236 r  mul_fu_256_p2__1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.286    mul_fu_256_p2__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     5.572 r  mul_fu_256_p2__2/P[0]
                         net (fo=2, unplaced)         0.584     6.156    mul_fu_256_p2__2_n_105
                         LUT2 (Prop_lut2_I0_O)        0.053     6.209 r  ap_return[1]_INST_0_i_24/O
                         net (fo=1, unplaced)         0.000     6.209    ap_return[1]_INST_0_i_24_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.519 r  ap_return[1]_INST_0_i_17/CO[3]
                         net (fo=1, unplaced)         0.008     6.527    ap_return[1]_INST_0_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.587 r  ap_return[1]_INST_0_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.587    ap_return[1]_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.647 r  ap_return[1]_INST_0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.647    ap_return[1]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.707 r  ap_return[1]_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.707    ap_return[1]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.767 r  ap_return[1]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.767    ap_return[1]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.827 r  ap_return[5]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.827    ap_return[5]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.887 r  ap_return[9]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.887    ap_return[9]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.947 r  ap_return[13]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.947    ap_return[13]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.007 r  ap_return[17]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.007    ap_return[17]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     7.196 r  ap_return[21]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.369     7.565    mul_fu_256_p2__3[55]
                         LUT6 (Prop_lut6_I2_O)        0.142     7.707 r  p_Repl2_s_reg_66[21]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    p_Repl2_s_reg_66[21]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_66_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=38, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_66_reg[21]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    p_Repl2_s_reg_66_reg[21]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  2.945    




