{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733159935720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733159935722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:18:55 2024 " "Processing started: Mon Dec 02 14:18:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733159935722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733159935722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog mic1 -c mic1 --vector_source=C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_iload.vwf --testbench_file=C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/Control_Unit/CONTROL_UNIT_iload.vwf.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog mic1 -c mic1 --vector_source=C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/Control_Unit/CONTROL_UNIT_iload.vwf --testbench_file=C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/Control_Unit/CONTROL_UNIT_iload.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733159935722 ""}
{ "Error" "EQNETO_INVALID_TESTBENCH_OUTPUT_PATH" "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/Control_Unit/CONTROL_UNIT_iload.vwf.vt " "HDL output file name \"C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/simulation/modelsim/Control_Unit/CONTROL_UNIT_iload.vwf.vt\" used with --testbench_file option contains a non-existent directory path" {  } {  } 0 199013 "HDL output file name \"%1!s!\" used with --testbench_file option contains a non-existent directory path" 0 0 "Quartus II" 0 -1 1733159935897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733159935912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 14:18:55 2024 " "Processing ended: Mon Dec 02 14:18:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733159935912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733159935912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733159935912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733159935912 ""}
