==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'aes.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'byte' (aka 'ap_uint<8>') (aes.cpp:117:25)
WARNING: [HLS 207-5292] unused parameter 'input' (aes.cpp:82:69)
WARNING: [HLS 207-5292] unused parameter 'key' (aes.cpp:82:102)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.96 seconds. CPU system time: 1.05 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,360 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/cryptography/hlsc_aes/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 530 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/cryptography/hlsc_aes/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/cryptography/hlsc_aes/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/cryptography/hlsc_aes/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'xtime(ap_uint<8>)' into 'MixColumns(ap_uint<8> (*) [4])' (aes.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'AddRoundKey(ap_uint<8> (*) [4], ap_uint<32>*, int)' into 'AES_Encrypt(ap_uint<8>*, ap_uint<8>*, ap_uint<32>*)' (aes.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'SubBytes(ap_uint<8> (*) [4])' into 'AES_Encrypt(ap_uint<8>*, ap_uint<8>*, ap_uint<32>*)' (aes.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows(ap_uint<8> (*) [4])' into 'AES_Encrypt(ap_uint<8>*, ap_uint<8>*, ap_uint<32>*)' (aes.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'MixColumns(ap_uint<8> (*) [4])' into 'AES_Encrypt(ap_uint<8>*, ap_uint<8>*, ap_uint<32>*)' (aes.cpp:82:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.83 seconds. Elapsed time: 8 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (aes.cpp:75) in function 'AES_Encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_1' (aes.cpp:90) in function 'AES_Encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (aes.cpp:18) in function 'AES_Encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (aes.cpp:75) in function 'AES_Encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (aes.cpp:102) in function 'AES_Encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_1' (aes.cpp:75) in function 'AES_Encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_1' (aes.cpp:90) in function 'AES_Encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_1' (aes.cpp:75) in function 'AES_Encrypt' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_2' (aes.cpp:76) in function 'AES_Encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (aes.cpp:17) in function 'AES_Encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_2' (aes.cpp:18) in function 'AES_Encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_1' (aes.cpp:56) in function 'AES_Encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_75_1' (aes.cpp:75) in function 'AES_Encrypt' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.474 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (aes.cpp:17:22) in function 'AES_Encrypt'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_2' (aes.cpp:101:23) in function 'AES_Encrypt'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_Encrypt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('state_load_4', aes.cpp:77->aes.cpp:88) on array 'state' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('state_load_6', aes.cpp:77->aes.cpp:88) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'store' operation ('state_addr_14_write_ln77', aes.cpp:77->aes.cpp:88) of variable 'xor_ln77_1', aes.cpp:77->aes.cpp:88 on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to schedule 'store' operation ('state_addr_14_write_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_5', aes.cpp:77->aes.cpp:94 on array 'state' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to schedule 'store' operation ('state_addr_12_write_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77', aes.cpp:77->aes.cpp:94 on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to schedule 'store' operation ('state_addr_10_write_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_9', aes.cpp:77->aes.cpp:94 on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to schedule 'store' operation ('state_addr_8_write_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_1', aes.cpp:77->aes.cpp:94 on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to schedule 'store' operation ('state_addr_2_write_ln77', aes.cpp:77->aes.cpp:94) of variable 'trunc_ln77_12', aes.cpp:77->aes.cpp:94 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('state_load_1', aes.cpp:77->aes.cpp:99) on array 'state' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'load' operation ('state_load_3', aes.cpp:77->aes.cpp:99) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11' (loop 'VITIS_LOOP_75_1'): Unable to schedule 'store' operation ('state_addr_16_write_ln77', aes.cpp:77->aes.cpp:99) of variable 'xor_ln77_2', aes.cpp:77->aes.cpp:99 on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2_VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_2_VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_75_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1' pipeline 'VITIS_LOOP_90_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_75_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_101_2_VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Encrypt/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Encrypt' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_we0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_d0' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_address1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_we1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES_Encrypt/key_d1' to 0.
WARNING: [RTGEN 206-101] Port 'AES_Encrypt/key_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Encrypt'.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES_Encrypt_w_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.529 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.76 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.49 seconds. CPU system time: 2.16 seconds. Elapsed time: 17.17 seconds; current allocated memory: 82.625 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output aes_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file aes_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.66 seconds. CPU system time: 1.75 seconds. Elapsed time: 21.47 seconds; current allocated memory: 6.023 MB.
