Time resolution is 1 ps
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 112297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 112297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk168_429 at time 112297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[1]/TChk170_431 at time 112424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 122306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 122306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 132297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 132297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk168_429 at time 132297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk168_429 at time 132297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk168_429 at time 132309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 132386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk170_431 at time 132394 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 132402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 142297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 142297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 142297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 142306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk170_431 at time 142306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk170_431 at time 142306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[6]/TChk170_431 at time 142386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk170_431 at time 142386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 142402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 152306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[1]/TChk170_431 at time 152424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk170_431 at time 152424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 172297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 172402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 182306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk170_431 at time 182306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[6]/TChk168_429 at time 182306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 182386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 182402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk170_431 at time 182424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[3]/TChk168_429 at time 182424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 202297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 202297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 202306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk170_431 at time 202306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk168_429 at time 202306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 202402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 212297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 232306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk170_431 at time 232306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 232306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 242306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk170_431 at time 242306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk168_429 at time 242394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 242402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 252297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 252386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk168_429 at time 252394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 252402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 262297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 262297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 262297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 262297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 262306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 262309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 272386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk168_429 at time 272394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 282306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk170_431 at time 282306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[1]/TChk168_429 at time 282424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk168_429 at time 282424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 292297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 292306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 292402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 312297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 312297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 312386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk168_429 at time 312424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[1]/TChk170_431 at time 312424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 322402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 332306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 332386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 332402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 342402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 342402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 352297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 352297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 352297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 352297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 352306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 352309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 352402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 362306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk170_431 at time 362306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk168_429 at time 362306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 382297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 382297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 382402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 392297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 402402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 402402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 412306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 422402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 432306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk168_429 at time 432306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk170_431 at time 432306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 432402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 442297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 442297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 442297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 442297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 442306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 442309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 442402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 452306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 452402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 462297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 462352 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 462402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 472306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 482297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 482297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 482297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 482297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 482309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 482386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 492297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 492297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 492297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 492297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 492309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 502306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 502402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 512402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 522306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 532297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 532297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 532297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 532297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 532309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 532402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 542306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 562306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 562386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[11]/TChk170_431 at time 562386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 562402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk168_429 at time 582386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[1]/TChk170_431 at time 582424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[6]/TChk168_429 at time 582424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk168_429 at time 592386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 602306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 612386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk168_429 at time 612394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 622402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 632297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 632297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk168_429 at time 632297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk168_429 at time 632297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 632306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk168_429 at time 632309 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 632402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 642306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 652402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 662402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 662402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 672402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 672402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 682297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 682306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 682402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 692402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 702306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk170_431 at time 702306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 712297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 712297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 722306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 722386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 722402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 732386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 742297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 752402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 762297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 762297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 762297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 762297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 762309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 762402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 772297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 772297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 772297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 772297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 772309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 772402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 782402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 782402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 792306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk168_429 at time 792402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 812306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 812402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 832402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk168_429 at time 842386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 842402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 842402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 852306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 852402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk170_431 at time 862297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk170_431 at time 862297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 862297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[7]/TChk170_431 at time 862297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 862306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 862306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[11]/TChk170_431 at time 862309 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 862402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 862402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 872306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk168_429 at time 872375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk168_429 at time 872386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk168_429 at time 882306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 882402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[1]/TChk168_429 at time 882402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 882402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk170_431 at time 882402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[5]/TChk170_431 at time 882402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 892297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[8]/TChk168_429 at time 892394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk168_429 at time 892402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[4]/TChk170_431 at time 892402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 902297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 902306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 902306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 912402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[2]/TChk168_429 at time 922386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk168_429 at time 932386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 942402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[5]/TChk168_429 at time 942402 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[0]/TChk170_431 at time 962306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 962402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[4]/TChk168_429 at time 972297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[5]/TChk168_429 at time 972297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B1_reg[6]/TChk170_431 at time 972297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B3_reg[8]/TChk170_431 at time 982386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[2]/TChk168_429 at time 982425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[3]/TChk170_431 at time 982427 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/XILINX2021.2/Vivado/2021.2/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /add_pixel_tb/add_pixel_0/B2_reg[4]/TChk170_431 at time 992402 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
