{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604925584811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604925584811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 20:39:44 2020 " "Processing started: Mon Nov 09 20:39:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604925584811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604925584811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604925584811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1604925585140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "computer.vhd 2 1 " "Using design file computer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-beh " "Found design unit 1: computer-beh" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585856 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604925585856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604925585866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actionID computer.vhd(22) " "Verilog HDL or VHDL warning at computer.vhd(22): object \"actionID\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585866 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz computer.vhd(24) " "Verilog HDL or VHDL warning at computer.vhd(24): object \"clk_1KHz\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585866 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz computer.vhd(24) " "Verilog HDL or VHDL warning at computer.vhd(24): object \"clk_1hz\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585866 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_SBUF computer.vhd(33) " "Verilog HDL or VHDL warning at computer.vhd(33): object \"T_SBUF\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585866 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_SBUF computer.vhd(34) " "VHDL Signal Declaration warning at computer.vhd(34): used implicit default value for signal \"R_SBUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604925585876 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_pers computer.vhd(35) " "VHDL Signal Declaration warning at computer.vhd(35): used implicit default value for signal \"uart_pers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604925585876 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendclk computer.vhd(36) " "Verilog HDL or VHDL warning at computer.vhd(36): object \"sendclk\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585876 "|computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_col computer.vhd(102) " "VHDL Process Statement warning at computer.vhd(102): signal \"key_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604925585876 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg computer.vhd(115) " "Verilog HDL or VHDL warning at computer.vhd(115): object \"dbg\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585876 "|computer"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585896 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604925585896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "computer.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604925585899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585918 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604925585918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604925585918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "computer.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604925585918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stream_data lcdcontrol.vhd(131) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(131): object \"stream_data\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585928 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed lcdcontrol.vhd(199) " "VHDL Process Statement warning at lcdcontrol.vhd(199): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604925585928 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(345) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(345): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1604925585948 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15..4\] lcdcontrol.vhd(10) " "Output port \"LED\[15..4\]\" at lcdcontrol.vhd(10) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1604925586088 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "T_SBUF lcdcontrol.vhd(16) " "Output port \"T_SBUF\" at lcdcontrol.vhd(16) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1604925586088 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sendclk lcdcontrol.vhd(19) " "Output port \"sendclk\" at lcdcontrol.vhd(19) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1604925586088 "|computer|lcdControl:u2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "lastsign lcdcontrol.vhd(351) " "Can't resolve multiple constant drivers for net \"lastsign\" at lcdcontrol.vhd(351)" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 351 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604925586490 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lcdcontrol.vhd(199) " "Constant driver at lcdcontrol.vhd(199)" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/lcdcontrol.vhd" 199 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1604925586490 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lcdControl:u2 " "Can't elaborate user hierarchy \"lcdControl:u2\"" {  } { { "computer.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/computer/computer.vhd" 161 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604925588257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604925588379 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 09 20:39:48 2020 " "Processing ended: Mon Nov 09 20:39:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604925588379 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604925588379 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604925588379 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604925588379 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 18 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604925588975 ""}
