#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* SW */
#define SW__0__MASK 0x02u
#define SW__0__PC CYREG_PRT6_PC1
#define SW__0__PORT 6u
#define SW__0__SHIFT 1
#define SW__AG CYREG_PRT6_AG
#define SW__AMUX CYREG_PRT6_AMUX
#define SW__BIE CYREG_PRT6_BIE
#define SW__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW__BYP CYREG_PRT6_BYP
#define SW__CTL CYREG_PRT6_CTL
#define SW__DM0 CYREG_PRT6_DM0
#define SW__DM1 CYREG_PRT6_DM1
#define SW__DM2 CYREG_PRT6_DM2
#define SW__DR CYREG_PRT6_DR
#define SW__INP_DIS CYREG_PRT6_INP_DIS
#define SW__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW__LCD_EN CYREG_PRT6_LCD_EN
#define SW__MASK 0x02u
#define SW__PORT 6u
#define SW__PRT CYREG_PRT6_PRT
#define SW__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW__PS CYREG_PRT6_PS
#define SW__SHIFT 1
#define SW__SLW CYREG_PRT6_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* RTC_isr */
#define RTC_isr__ES2_PATCH 0u
#define RTC_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define RTC_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define RTC_isr__INTC_MASK 0x02u
#define RTC_isr__INTC_NUMBER 9u
#define RTC_isr__INTC_PRIOR_NUM 7u
#define RTC_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define RTC_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define RTC_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define RTC_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12u)

/* LED3 */
#define LED3__0__MASK 0x08u
#define LED3__0__PC CYREG_PRT6_PC3
#define LED3__0__PORT 6u
#define LED3__0__SHIFT 3
#define LED3__AG CYREG_PRT6_AG
#define LED3__AMUX CYREG_PRT6_AMUX
#define LED3__BIE CYREG_PRT6_BIE
#define LED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED3__BYP CYREG_PRT6_BYP
#define LED3__CTL CYREG_PRT6_CTL
#define LED3__DM0 CYREG_PRT6_DM0
#define LED3__DM1 CYREG_PRT6_DM1
#define LED3__DM2 CYREG_PRT6_DM2
#define LED3__DR CYREG_PRT6_DR
#define LED3__INP_DIS CYREG_PRT6_INP_DIS
#define LED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT6_LCD_EN
#define LED3__MASK 0x08u
#define LED3__PORT 6u
#define LED3__PRT CYREG_PRT6_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED3__PS CYREG_PRT6_PS
#define LED3__SHIFT 3
#define LED3__SLW CYREG_PRT6_SLW

/* LED4 */
#define LED4__0__MASK 0x04u
#define LED4__0__PC CYREG_PRT6_PC2
#define LED4__0__PORT 6u
#define LED4__0__SHIFT 2
#define LED4__AG CYREG_PRT6_AG
#define LED4__AMUX CYREG_PRT6_AMUX
#define LED4__BIE CYREG_PRT6_BIE
#define LED4__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED4__BYP CYREG_PRT6_BYP
#define LED4__CTL CYREG_PRT6_CTL
#define LED4__DM0 CYREG_PRT6_DM0
#define LED4__DM1 CYREG_PRT6_DM1
#define LED4__DM2 CYREG_PRT6_DM2
#define LED4__DR CYREG_PRT6_DR
#define LED4__INP_DIS CYREG_PRT6_INP_DIS
#define LED4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT6_LCD_EN
#define LED4__MASK 0x04u
#define LED4__PORT 6u
#define LED4__PRT CYREG_PRT6_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED4__PS CYREG_PRT6_PS
#define LED4__SHIFT 2
#define LED4__SLW CYREG_PRT6_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB11_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB11_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB11_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB11_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB11_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB11_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB08_ST

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1__DRQ_NUMBER 0u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 1u
#define DMA_1__TERMIN_EN 0u
#define DMA_1__TERMIN_SEL 0u
#define DMA_1__TERMOUT0_EN 1u
#define DMA_1__TERMOUT0_SEL 0u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* DMA_2 */
#define DMA_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_2__DRQ_NUMBER 1u
#define DMA_2__NUMBEROF_TDS 0u
#define DMA_2__PRIORITY 1u
#define DMA_2__TERMIN_EN 0u
#define DMA_2__TERMIN_SEL 0u
#define DMA_2__TERMOUT0_EN 1u
#define DMA_2__TERMOUT0_SEL 1u
#define DMA_2__TERMOUT1_EN 0u
#define DMA_2__TERMOUT1_SEL 0u

/* DMA_3 */
#define DMA_3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_3__DRQ_NUMBER 2u
#define DMA_3__NUMBEROF_TDS 0u
#define DMA_3__PRIORITY 1u
#define DMA_3__TERMIN_EN 0u
#define DMA_3__TERMIN_SEL 0u
#define DMA_3__TERMOUT0_EN 1u
#define DMA_3__TERMOUT0_SEL 2u
#define DMA_3__TERMOUT1_EN 0u
#define DMA_3__TERMOUT1_SEL 0u

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB10_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB10_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB10_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB10_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB10_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB10_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* Button */
#define Button__0__MASK 0x01u
#define Button__0__PC CYREG_PRT0_PC0
#define Button__0__PORT 0u
#define Button__0__SHIFT 0
#define Button__AG CYREG_PRT0_AG
#define Button__AMUX CYREG_PRT0_AMUX
#define Button__BIE CYREG_PRT0_BIE
#define Button__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button__BYP CYREG_PRT0_BYP
#define Button__CTL CYREG_PRT0_CTL
#define Button__DM0 CYREG_PRT0_DM0
#define Button__DM1 CYREG_PRT0_DM1
#define Button__DM2 CYREG_PRT0_DM2
#define Button__DR CYREG_PRT0_DR
#define Button__INP_DIS CYREG_PRT0_INP_DIS
#define Button__INTSTAT CYREG_PICU0_INTSTAT
#define Button__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT0_LCD_EN
#define Button__MASK 0x01u
#define Button__PORT 0u
#define Button__PRT CYREG_PRT0_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button__PS CYREG_PRT0_PS
#define Button__SHIFT 0
#define Button__SLW CYREG_PRT0_SLW
#define Button__SNAP CYREG_PICU0_SNAP

/* DMA_ISR */
#define DMA_ISR__ES2_PATCH 0u
#define DMA_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define DMA_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define DMA_ISR__INTC_MASK 0x02u
#define DMA_ISR__INTC_NUMBER 1u
#define DMA_ISR__INTC_PRIOR_NUM 7u
#define DMA_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define DMA_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define DMA_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define DMA_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* DMA_ISR_1 */
#define DMA_ISR_1__ES2_PATCH 0u
#define DMA_ISR_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define DMA_ISR_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define DMA_ISR_1__INTC_MASK 0x01u
#define DMA_ISR_1__INTC_NUMBER 0u
#define DMA_ISR_1__INTC_PRIOR_NUM 7u
#define DMA_ISR_1__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define DMA_ISR_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define DMA_ISR_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define DMA_ISR_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* DMA_ISR_2 */
#define DMA_ISR_2__ES2_PATCH 0u
#define DMA_ISR_2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define DMA_ISR_2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define DMA_ISR_2__INTC_MASK 0x04u
#define DMA_ISR_2__INTC_NUMBER 2u
#define DMA_ISR_2__INTC_PRIOR_NUM 1u
#define DMA_ISR_2__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define DMA_ISR_2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define DMA_ISR_2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define DMA_ISR_2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* DMA_ISR_3 */
#define DMA_ISR_3__ES2_PATCH 0u
#define DMA_ISR_3__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define DMA_ISR_3__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define DMA_ISR_3__INTC_MASK 0x08u
#define DMA_ISR_3__INTC_NUMBER 3u
#define DMA_ISR_3__INTC_PRIOR_NUM 7u
#define DMA_ISR_3__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define DMA_ISR_3__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define DMA_ISR_3__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define DMA_ISR_3__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* SwClock */
#define SwClock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define SwClock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define SwClock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define SwClock__CFG2_SRC_SEL_MASK 0x07u
#define SwClock__INDEX 0x07u
#define SwClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SwClock__PM_ACT_MSK 0x80u
#define SwClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SwClock__PM_STBY_MSK 0x80u

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB02_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB02_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB02_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB02_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB02_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB02_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* Timer_3_TimerUDB */
#define Timer_3_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_3_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Timer_3_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_3_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_3_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_3_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_3_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_3_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_3_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_3_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_3_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_3_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_3_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_3_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_3_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_3_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_3_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_3_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_3_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_3_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_3_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_3_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_3_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_3_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_3_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_3_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_3_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_3_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_3_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_3_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_3_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_3_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_3_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_3_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_3_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_3_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_3_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC0_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC0_TST

/* VDAC8_2_viDAC8 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC3_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC3_TST

/* clock_3 */
#define clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define clock_3__CFG2_SRC_SEL_MASK 0x07u
#define clock_3__INDEX 0x00u
#define clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock_3__PM_ACT_MSK 0x01u
#define clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock_3__PM_STBY_MSK 0x01u

/* Waveform */
#define Waveform__0__MASK 0x80u
#define Waveform__0__PC CYREG_PRT0_PC7
#define Waveform__0__PORT 0u
#define Waveform__0__SHIFT 7
#define Waveform__AG CYREG_PRT0_AG
#define Waveform__AMUX CYREG_PRT0_AMUX
#define Waveform__BIE CYREG_PRT0_BIE
#define Waveform__BIT_MASK CYREG_PRT0_BIT_MASK
#define Waveform__BYP CYREG_PRT0_BYP
#define Waveform__CTL CYREG_PRT0_CTL
#define Waveform__DM0 CYREG_PRT0_DM0
#define Waveform__DM1 CYREG_PRT0_DM1
#define Waveform__DM2 CYREG_PRT0_DM2
#define Waveform__DR CYREG_PRT0_DR
#define Waveform__INP_DIS CYREG_PRT0_INP_DIS
#define Waveform__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Waveform__LCD_EN CYREG_PRT0_LCD_EN
#define Waveform__MASK 0x80u
#define Waveform__PORT 0u
#define Waveform__PRT CYREG_PRT0_PRT
#define Waveform__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Waveform__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Waveform__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Waveform__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Waveform__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Waveform__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Waveform__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Waveform__PS CYREG_PRT0_PS
#define Waveform__SHIFT 7
#define Waveform__SLW CYREG_PRT0_SLW

/* m_ss_pin */
#define m_ss_pin__0__MASK 0x80u
#define m_ss_pin__0__PC CYREG_PRT5_PC7
#define m_ss_pin__0__PORT 5u
#define m_ss_pin__0__SHIFT 7
#define m_ss_pin__AG CYREG_PRT5_AG
#define m_ss_pin__AMUX CYREG_PRT5_AMUX
#define m_ss_pin__BIE CYREG_PRT5_BIE
#define m_ss_pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define m_ss_pin__BYP CYREG_PRT5_BYP
#define m_ss_pin__CTL CYREG_PRT5_CTL
#define m_ss_pin__DM0 CYREG_PRT5_DM0
#define m_ss_pin__DM1 CYREG_PRT5_DM1
#define m_ss_pin__DM2 CYREG_PRT5_DM2
#define m_ss_pin__DR CYREG_PRT5_DR
#define m_ss_pin__INP_DIS CYREG_PRT5_INP_DIS
#define m_ss_pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define m_ss_pin__LCD_EN CYREG_PRT5_LCD_EN
#define m_ss_pin__MASK 0x80u
#define m_ss_pin__PORT 5u
#define m_ss_pin__PRT CYREG_PRT5_PRT
#define m_ss_pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define m_ss_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define m_ss_pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define m_ss_pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define m_ss_pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define m_ss_pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define m_ss_pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define m_ss_pin__PS CYREG_PRT5_PS
#define m_ss_pin__SHIFT 7
#define m_ss_pin__SLW CYREG_PRT5_SLW

/* pin_DAC1 */
#define pin_DAC1__0__MASK 0x40u
#define pin_DAC1__0__PC CYREG_PRT0_PC6
#define pin_DAC1__0__PORT 0u
#define pin_DAC1__0__SHIFT 6
#define pin_DAC1__AG CYREG_PRT0_AG
#define pin_DAC1__AMUX CYREG_PRT0_AMUX
#define pin_DAC1__BIE CYREG_PRT0_BIE
#define pin_DAC1__BIT_MASK CYREG_PRT0_BIT_MASK
#define pin_DAC1__BYP CYREG_PRT0_BYP
#define pin_DAC1__CTL CYREG_PRT0_CTL
#define pin_DAC1__DM0 CYREG_PRT0_DM0
#define pin_DAC1__DM1 CYREG_PRT0_DM1
#define pin_DAC1__DM2 CYREG_PRT0_DM2
#define pin_DAC1__DR CYREG_PRT0_DR
#define pin_DAC1__INP_DIS CYREG_PRT0_INP_DIS
#define pin_DAC1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pin_DAC1__LCD_EN CYREG_PRT0_LCD_EN
#define pin_DAC1__MASK 0x40u
#define pin_DAC1__PORT 0u
#define pin_DAC1__PRT CYREG_PRT0_PRT
#define pin_DAC1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pin_DAC1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pin_DAC1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pin_DAC1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pin_DAC1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pin_DAC1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pin_DAC1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pin_DAC1__PS CYREG_PRT0_PS
#define pin_DAC1__SHIFT 6
#define pin_DAC1__SLW CYREG_PRT0_SLW

/* pin_DAC2 */
#define pin_DAC2__0__MASK 0x20u
#define pin_DAC2__0__PC CYREG_PRT0_PC5
#define pin_DAC2__0__PORT 0u
#define pin_DAC2__0__SHIFT 5
#define pin_DAC2__AG CYREG_PRT0_AG
#define pin_DAC2__AMUX CYREG_PRT0_AMUX
#define pin_DAC2__BIE CYREG_PRT0_BIE
#define pin_DAC2__BIT_MASK CYREG_PRT0_BIT_MASK
#define pin_DAC2__BYP CYREG_PRT0_BYP
#define pin_DAC2__CTL CYREG_PRT0_CTL
#define pin_DAC2__DM0 CYREG_PRT0_DM0
#define pin_DAC2__DM1 CYREG_PRT0_DM1
#define pin_DAC2__DM2 CYREG_PRT0_DM2
#define pin_DAC2__DR CYREG_PRT0_DR
#define pin_DAC2__INP_DIS CYREG_PRT0_INP_DIS
#define pin_DAC2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pin_DAC2__LCD_EN CYREG_PRT0_LCD_EN
#define pin_DAC2__MASK 0x20u
#define pin_DAC2__PORT 0u
#define pin_DAC2__PRT CYREG_PRT0_PRT
#define pin_DAC2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pin_DAC2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pin_DAC2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pin_DAC2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pin_DAC2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pin_DAC2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pin_DAC2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pin_DAC2__PS CYREG_PRT0_PS
#define pin_DAC2__SHIFT 5
#define pin_DAC2__SLW CYREG_PRT0_SLW

/* COMM_UART_BUART */
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define COMM_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define COMM_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define COMM_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define COMM_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define COMM_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define COMM_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define COMM_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define COMM_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define COMM_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define COMM_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define COMM_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define COMM_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define COMM_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define COMM_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define COMM_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define COMM_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define COMM_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define COMM_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define COMM_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define COMM_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define COMM_UART_BUART_sRX_RxSts__3__POS 3
#define COMM_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define COMM_UART_BUART_sRX_RxSts__4__POS 4
#define COMM_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define COMM_UART_BUART_sRX_RxSts__5__POS 5
#define COMM_UART_BUART_sRX_RxSts__MASK 0x38u
#define COMM_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define COMM_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define COMM_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define COMM_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define COMM_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define COMM_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define COMM_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define COMM_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define COMM_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define COMM_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define COMM_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define COMM_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define COMM_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define COMM_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define COMM_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define COMM_UART_BUART_sTX_TxSts__0__POS 0
#define COMM_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define COMM_UART_BUART_sTX_TxSts__1__POS 1
#define COMM_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define COMM_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define COMM_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define COMM_UART_BUART_sTX_TxSts__2__POS 2
#define COMM_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define COMM_UART_BUART_sTX_TxSts__3__POS 3
#define COMM_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define COMM_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define COMM_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define COMM_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST

/* COMM_UART_IntClock */
#define COMM_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define COMM_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define COMM_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define COMM_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define COMM_UART_IntClock__INDEX 0x03u
#define COMM_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define COMM_UART_IntClock__PM_ACT_MSK 0x08u
#define COMM_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define COMM_UART_IntClock__PM_STBY_MSK 0x08u

/* COMM_UART_RX */
#define COMM_UART_RX__0__MASK 0x20u
#define COMM_UART_RX__0__PC CYREG_PRT3_PC5
#define COMM_UART_RX__0__PORT 3u
#define COMM_UART_RX__0__SHIFT 5
#define COMM_UART_RX__AG CYREG_PRT3_AG
#define COMM_UART_RX__AMUX CYREG_PRT3_AMUX
#define COMM_UART_RX__BIE CYREG_PRT3_BIE
#define COMM_UART_RX__BIT_MASK CYREG_PRT3_BIT_MASK
#define COMM_UART_RX__BYP CYREG_PRT3_BYP
#define COMM_UART_RX__CTL CYREG_PRT3_CTL
#define COMM_UART_RX__DM0 CYREG_PRT3_DM0
#define COMM_UART_RX__DM1 CYREG_PRT3_DM1
#define COMM_UART_RX__DM2 CYREG_PRT3_DM2
#define COMM_UART_RX__DR CYREG_PRT3_DR
#define COMM_UART_RX__INP_DIS CYREG_PRT3_INP_DIS
#define COMM_UART_RX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COMM_UART_RX__LCD_EN CYREG_PRT3_LCD_EN
#define COMM_UART_RX__MASK 0x20u
#define COMM_UART_RX__PORT 3u
#define COMM_UART_RX__PRT CYREG_PRT3_PRT
#define COMM_UART_RX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COMM_UART_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COMM_UART_RX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COMM_UART_RX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COMM_UART_RX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COMM_UART_RX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COMM_UART_RX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COMM_UART_RX__PS CYREG_PRT3_PS
#define COMM_UART_RX__SHIFT 5
#define COMM_UART_RX__SLW CYREG_PRT3_SLW

/* COMM_UART_TX */
#define COMM_UART_TX__0__MASK 0x10u
#define COMM_UART_TX__0__PC CYREG_PRT3_PC4
#define COMM_UART_TX__0__PORT 3u
#define COMM_UART_TX__0__SHIFT 4
#define COMM_UART_TX__AG CYREG_PRT3_AG
#define COMM_UART_TX__AMUX CYREG_PRT3_AMUX
#define COMM_UART_TX__BIE CYREG_PRT3_BIE
#define COMM_UART_TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define COMM_UART_TX__BYP CYREG_PRT3_BYP
#define COMM_UART_TX__CTL CYREG_PRT3_CTL
#define COMM_UART_TX__DM0 CYREG_PRT3_DM0
#define COMM_UART_TX__DM1 CYREG_PRT3_DM1
#define COMM_UART_TX__DM2 CYREG_PRT3_DM2
#define COMM_UART_TX__DR CYREG_PRT3_DR
#define COMM_UART_TX__INP_DIS CYREG_PRT3_INP_DIS
#define COMM_UART_TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COMM_UART_TX__LCD_EN CYREG_PRT3_LCD_EN
#define COMM_UART_TX__MASK 0x10u
#define COMM_UART_TX__PORT 3u
#define COMM_UART_TX__PRT CYREG_PRT3_PRT
#define COMM_UART_TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COMM_UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COMM_UART_TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COMM_UART_TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COMM_UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COMM_UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COMM_UART_TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COMM_UART_TX__PS CYREG_PRT3_PS
#define COMM_UART_TX__SHIFT 4
#define COMM_UART_TX__SLW CYREG_PRT3_SLW

/* DEBUG_UART_BUART */
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define DEBUG_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define DEBUG_UART_BUART_sTX_TxSts__0__POS 0
#define DEBUG_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define DEBUG_UART_BUART_sTX_TxSts__1__POS 1
#define DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define DEBUG_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define DEBUG_UART_BUART_sTX_TxSts__2__POS 2
#define DEBUG_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define DEBUG_UART_BUART_sTX_TxSts__3__POS 3
#define DEBUG_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define DEBUG_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define DEBUG_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST

/* DEBUG_UART_IntClock */
#define DEBUG_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define DEBUG_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define DEBUG_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DEBUG_UART_IntClock__INDEX 0x04u
#define DEBUG_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DEBUG_UART_IntClock__PM_ACT_MSK 0x10u
#define DEBUG_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DEBUG_UART_IntClock__PM_STBY_MSK 0x10u

/* DEBUG_UART_TX */
#define DEBUG_UART_TX__0__MASK 0x08u
#define DEBUG_UART_TX__0__PC CYREG_PRT3_PC3
#define DEBUG_UART_TX__0__PORT 3u
#define DEBUG_UART_TX__0__SHIFT 3
#define DEBUG_UART_TX__AG CYREG_PRT3_AG
#define DEBUG_UART_TX__AMUX CYREG_PRT3_AMUX
#define DEBUG_UART_TX__BIE CYREG_PRT3_BIE
#define DEBUG_UART_TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define DEBUG_UART_TX__BYP CYREG_PRT3_BYP
#define DEBUG_UART_TX__CTL CYREG_PRT3_CTL
#define DEBUG_UART_TX__DM0 CYREG_PRT3_DM0
#define DEBUG_UART_TX__DM1 CYREG_PRT3_DM1
#define DEBUG_UART_TX__DM2 CYREG_PRT3_DM2
#define DEBUG_UART_TX__DR CYREG_PRT3_DR
#define DEBUG_UART_TX__INP_DIS CYREG_PRT3_INP_DIS
#define DEBUG_UART_TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DEBUG_UART_TX__LCD_EN CYREG_PRT3_LCD_EN
#define DEBUG_UART_TX__MASK 0x08u
#define DEBUG_UART_TX__PORT 3u
#define DEBUG_UART_TX__PRT CYREG_PRT3_PRT
#define DEBUG_UART_TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DEBUG_UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DEBUG_UART_TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DEBUG_UART_TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DEBUG_UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DEBUG_UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DEBUG_UART_TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DEBUG_UART_TX__PS CYREG_PRT3_PS
#define DEBUG_UART_TX__SHIFT 3
#define DEBUG_UART_TX__SLW CYREG_PRT3_SLW

/* Tick_Timer_TimerUDB */
#define Tick_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Tick_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Tick_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Tick_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Tick_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Tick_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Tick_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Tick_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Tick_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Tick_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Tick_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Tick_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Tick_Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1

/* TimerISR_1 */
#define TimerISR_1__ES2_PATCH 0u
#define TimerISR_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define TimerISR_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define TimerISR_1__INTC_MASK 0x80u
#define TimerISR_1__INTC_NUMBER 7u
#define TimerISR_1__INTC_PRIOR_NUM 7u
#define TimerISR_1__INTC_PRIOR_REG CYREG_INTC_PRIOR7
#define TimerISR_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define TimerISR_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define TimerISR_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Eu)

/* TimerISR_3 */
#define TimerISR_3__ES2_PATCH 0u
#define TimerISR_3__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define TimerISR_3__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define TimerISR_3__INTC_MASK 0x01u
#define TimerISR_3__INTC_NUMBER 8u
#define TimerISR_3__INTC_PRIOR_NUM 7u
#define TimerISR_3__INTC_PRIOR_REG CYREG_INTC_PRIOR8
#define TimerISR_3__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define TimerISR_3__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define TimerISR_3__INTC_VECT (CYREG_INTC_VECT_MBASE+0x10u)

/* WaveDAC8_1_DacClk */
#define WaveDAC8_1_DacClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define WaveDAC8_1_DacClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define WaveDAC8_1_DacClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_1_DacClk__INDEX 0x05u
#define WaveDAC8_1_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_1_DacClk__PM_ACT_MSK 0x20u
#define WaveDAC8_1_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_1_DacClk__PM_STBY_MSK 0x20u

/* WaveDAC8_1_VDAC8_viDAC8 */
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 3u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_1_Wave2_DMA */
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 4u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* m_miso_pin */
#define m_miso_pin__0__MASK 0x02u
#define m_miso_pin__0__PC CYREG_PRT5_PC1
#define m_miso_pin__0__PORT 5u
#define m_miso_pin__0__SHIFT 1
#define m_miso_pin__AG CYREG_PRT5_AG
#define m_miso_pin__AMUX CYREG_PRT5_AMUX
#define m_miso_pin__BIE CYREG_PRT5_BIE
#define m_miso_pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define m_miso_pin__BYP CYREG_PRT5_BYP
#define m_miso_pin__CTL CYREG_PRT5_CTL
#define m_miso_pin__DM0 CYREG_PRT5_DM0
#define m_miso_pin__DM1 CYREG_PRT5_DM1
#define m_miso_pin__DM2 CYREG_PRT5_DM2
#define m_miso_pin__DR CYREG_PRT5_DR
#define m_miso_pin__INP_DIS CYREG_PRT5_INP_DIS
#define m_miso_pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define m_miso_pin__LCD_EN CYREG_PRT5_LCD_EN
#define m_miso_pin__MASK 0x02u
#define m_miso_pin__PORT 5u
#define m_miso_pin__PRT CYREG_PRT5_PRT
#define m_miso_pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define m_miso_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define m_miso_pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define m_miso_pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define m_miso_pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define m_miso_pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define m_miso_pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define m_miso_pin__PS CYREG_PRT5_PS
#define m_miso_pin__SHIFT 1
#define m_miso_pin__SLW CYREG_PRT5_SLW

/* m_mosi_pin */
#define m_mosi_pin__0__MASK 0x08u
#define m_mosi_pin__0__PC CYREG_PRT5_PC3
#define m_mosi_pin__0__PORT 5u
#define m_mosi_pin__0__SHIFT 3
#define m_mosi_pin__AG CYREG_PRT5_AG
#define m_mosi_pin__AMUX CYREG_PRT5_AMUX
#define m_mosi_pin__BIE CYREG_PRT5_BIE
#define m_mosi_pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define m_mosi_pin__BYP CYREG_PRT5_BYP
#define m_mosi_pin__CTL CYREG_PRT5_CTL
#define m_mosi_pin__DM0 CYREG_PRT5_DM0
#define m_mosi_pin__DM1 CYREG_PRT5_DM1
#define m_mosi_pin__DM2 CYREG_PRT5_DM2
#define m_mosi_pin__DR CYREG_PRT5_DR
#define m_mosi_pin__INP_DIS CYREG_PRT5_INP_DIS
#define m_mosi_pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define m_mosi_pin__LCD_EN CYREG_PRT5_LCD_EN
#define m_mosi_pin__MASK 0x08u
#define m_mosi_pin__PORT 5u
#define m_mosi_pin__PRT CYREG_PRT5_PRT
#define m_mosi_pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define m_mosi_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define m_mosi_pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define m_mosi_pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define m_mosi_pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define m_mosi_pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define m_mosi_pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define m_mosi_pin__PS CYREG_PRT5_PS
#define m_mosi_pin__SHIFT 3
#define m_mosi_pin__SLW CYREG_PRT5_SLW

/* m_sclk_pin */
#define m_sclk_pin__0__MASK 0x20u
#define m_sclk_pin__0__PC CYREG_PRT5_PC5
#define m_sclk_pin__0__PORT 5u
#define m_sclk_pin__0__SHIFT 5
#define m_sclk_pin__AG CYREG_PRT5_AG
#define m_sclk_pin__AMUX CYREG_PRT5_AMUX
#define m_sclk_pin__BIE CYREG_PRT5_BIE
#define m_sclk_pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define m_sclk_pin__BYP CYREG_PRT5_BYP
#define m_sclk_pin__CTL CYREG_PRT5_CTL
#define m_sclk_pin__DM0 CYREG_PRT5_DM0
#define m_sclk_pin__DM1 CYREG_PRT5_DM1
#define m_sclk_pin__DM2 CYREG_PRT5_DM2
#define m_sclk_pin__DR CYREG_PRT5_DR
#define m_sclk_pin__INP_DIS CYREG_PRT5_INP_DIS
#define m_sclk_pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define m_sclk_pin__LCD_EN CYREG_PRT5_LCD_EN
#define m_sclk_pin__MASK 0x20u
#define m_sclk_pin__PORT 5u
#define m_sclk_pin__PRT CYREG_PRT5_PRT
#define m_sclk_pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define m_sclk_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define m_sclk_pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define m_sclk_pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define m_sclk_pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define m_sclk_pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define m_sclk_pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define m_sclk_pin__PS CYREG_PRT5_PS
#define m_sclk_pin__SHIFT 5
#define m_sclk_pin__SLW CYREG_PRT5_SLW

/* Pin_StimSel */
#define Pin_StimSel__0__MASK 0x04u
#define Pin_StimSel__0__PC CYREG_PRT0_PC2
#define Pin_StimSel__0__PORT 0u
#define Pin_StimSel__0__SHIFT 2
#define Pin_StimSel__1__MASK 0x08u
#define Pin_StimSel__1__PC CYREG_PRT0_PC3
#define Pin_StimSel__1__PORT 0u
#define Pin_StimSel__1__SHIFT 3
#define Pin_StimSel__AG CYREG_PRT0_AG
#define Pin_StimSel__AMUX CYREG_PRT0_AMUX
#define Pin_StimSel__BIE CYREG_PRT0_BIE
#define Pin_StimSel__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_StimSel__BYP CYREG_PRT0_BYP
#define Pin_StimSel__CTL CYREG_PRT0_CTL
#define Pin_StimSel__DM0 CYREG_PRT0_DM0
#define Pin_StimSel__DM1 CYREG_PRT0_DM1
#define Pin_StimSel__DM2 CYREG_PRT0_DM2
#define Pin_StimSel__DR CYREG_PRT0_DR
#define Pin_StimSel__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_StimSel__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_StimSel__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_StimSel__MASK 0x0Cu
#define Pin_StimSel__PORT 0u
#define Pin_StimSel__PRT CYREG_PRT0_PRT
#define Pin_StimSel__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_StimSel__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_StimSel__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_StimSel__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_StimSel__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_StimSel__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_StimSel__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_StimSel__PS CYREG_PRT0_PS
#define Pin_StimSel__SHIFT 2
#define Pin_StimSel__SLW CYREG_PRT0_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x01u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x02u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x02u

/* timer_clock_3 */
#define timer_clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define timer_clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define timer_clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define timer_clock_3__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_3__INDEX 0x06u
#define timer_clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_3__PM_ACT_MSK 0x40u
#define timer_clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_3__PM_STBY_MSK 0x40u

/* ISR_Switch_1 */
#define ISR_Switch_1__ES2_PATCH 0u
#define ISR_Switch_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_Switch_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_Switch_1__INTC_MASK 0x20u
#define ISR_Switch_1__INTC_NUMBER 5u
#define ISR_Switch_1__INTC_PRIOR_NUM 1u
#define ISR_Switch_1__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define ISR_Switch_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_Switch_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_Switch_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* TickTimer_ISR */
#define TickTimer_ISR__ES2_PATCH 0u
#define TickTimer_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define TickTimer_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define TickTimer_ISR__INTC_MASK 0x40u
#define TickTimer_ISR__INTC_NUMBER 6u
#define TickTimer_ISR__INTC_PRIOR_NUM 1u
#define TickTimer_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR6
#define TickTimer_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define TickTimer_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define TickTimer_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Cu)

/* ISR_COMM_UART_RX */
#define ISR_COMM_UART_RX__ES2_PATCH 0u
#define ISR_COMM_UART_RX__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_COMM_UART_RX__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_COMM_UART_RX__INTC_MASK 0x10u
#define ISR_COMM_UART_RX__INTC_NUMBER 4u
#define ISR_COMM_UART_RX__INTC_PRIOR_NUM 7u
#define ISR_COMM_UART_RX__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define ISR_COMM_UART_RX__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_COMM_UART_RX__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_COMM_UART_RX__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* Control_Reg_StimSel */
#define Control_Reg_StimSel_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_StimSel_Sync_ctrl_reg__0__POS 0
#define Control_Reg_StimSel_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_StimSel_Sync_ctrl_reg__1__POS 1
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_StimSel_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_StimSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_StimSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_StimSel_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 SP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000001FCu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000001Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
