<stg><name>crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_256"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %add_ln56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %ct4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ct

]]></Node>
<StgValue><ssdm name="ct4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln44 = store i5 0, i5 %i_256

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i5 %i_256

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln56 = icmp_eq  i5 %i, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln56_4 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="5">
<![CDATA[
for.inc.split:1 %trunc_ln56 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:6 %zext_ln56 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %temp_addr = getelementptr i8 %temp, i32 0, i32 %zext_ln56

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %zext_ln56

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %zext_ln56

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %zext_ln56

]]></Node>
<StgValue><ssdm name="temp_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:11 %temp_load = load i7 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:12 %temp_1_load = load i7 %temp_1_addr

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:13 %temp_2_load = load i7 %temp_2_addr

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:14 %temp_3_load = load i7 %temp_3_addr

]]></Node>
<StgValue><ssdm name="temp_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:16 %zext_ln56_8 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln56_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %h_addr = getelementptr i8 %h, i32 0, i32 %zext_ln56_8

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:18 %h_load = load i5 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln44 = store i5 %add_ln56_4, i5 %i_256

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:11 %temp_load = load i7 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:12 %temp_1_load = load i7 %temp_1_addr

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:13 %temp_2_load = load i7 %temp_2_addr

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:14 %temp_3_load = load i7 %temp_3_addr

]]></Node>
<StgValue><ssdm name="temp_3_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
for.inc.split:15 %tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %temp_load, i2 1, i8 %temp_1_load, i2 2, i8 %temp_2_load, i2 3, i8 %temp_3_load, i8 0, i2 %trunc_ln56

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:18 %h_load = load i5 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:19 %xor_ln56 = xor i8 %h_load, i8 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln56"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
for.inc.split:0 %gmem0_addr = getelementptr i8 %gmem0, i32 %add_ln56_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
for.inc.split:20 %write_ln56 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem0_addr, i8 %xor_ln56, i1 1

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:22 %br_ln56 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="ct" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ct"/></StgValue>
</port>
<port id="58" name="add_ln56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln56"/></StgValue>
</port>
<port id="59" name="temp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="temp_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="temp_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="temp_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="h" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i_256" fromId="64" toId="6">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="gmem0" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="empty_88" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="75" from="empty_44" to="specinterface_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="79" from="empty_71" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="empty_58" to="specinterface_ln0" fromId="80" toId="7">
</dataflow>
<dataflow id="82" from="empty_44" to="specinterface_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="88" from="empty_44" to="specinterface_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="89" from="empty_44" to="specinterface_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i32" to="add_ln56_read" fromId="94" toId="8">
</dataflow>
<dataflow id="96" from="add_ln56" to="add_ln56_read" fromId="58" toId="8">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i32" to="ct4" fromId="94" toId="9">
</dataflow>
<dataflow id="98" from="ct" to="ct4" fromId="57" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln44" fromId="99" toId="10">
</dataflow>
<dataflow id="101" from="i_256" to="store_ln44" fromId="6" toId="10">
</dataflow>
<dataflow id="102" from="i_256" to="i" fromId="6" toId="12">
</dataflow>
<dataflow id="103" from="i" to="icmp_ln56" fromId="12" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln56" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="i" to="add_ln56_4" fromId="12" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln56_4" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="icmp_ln56" to="br_ln56" fromId="13" toId="15">
</dataflow>
<dataflow id="110" from="i" to="trunc_ln56" fromId="12" toId="16">
</dataflow>
<dataflow id="112" from="_ssdm_op_PartSelect.i3.i5.i32.i32" to="lshr_ln" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="i" to="lshr_ln" fromId="12" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_114" to="lshr_ln" fromId="114" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_116" to="lshr_ln" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="lshr_ln" to="zext_ln56" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="temp" to="temp_addr" fromId="59" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_71" to="temp_addr" fromId="71" toId="19">
</dataflow>
<dataflow id="121" from="zext_ln56" to="temp_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="122" from="temp_1" to="temp_1_addr" fromId="60" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_71" to="temp_1_addr" fromId="71" toId="20">
</dataflow>
<dataflow id="124" from="zext_ln56" to="temp_1_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="125" from="temp_2" to="temp_2_addr" fromId="61" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_71" to="temp_2_addr" fromId="71" toId="21">
</dataflow>
<dataflow id="127" from="zext_ln56" to="temp_2_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="128" from="temp_3" to="temp_3_addr" fromId="62" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_71" to="temp_3_addr" fromId="71" toId="22">
</dataflow>
<dataflow id="130" from="zext_ln56" to="temp_3_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="131" from="temp_addr" to="temp_load" fromId="19" toId="23">
</dataflow>
<dataflow id="132" from="temp_1_addr" to="temp_1_load" fromId="20" toId="24">
</dataflow>
<dataflow id="133" from="temp_2_addr" to="temp_2_load" fromId="21" toId="25">
</dataflow>
<dataflow id="134" from="temp_3_addr" to="temp_3_load" fromId="22" toId="26">
</dataflow>
<dataflow id="135" from="i" to="zext_ln56_8" fromId="12" toId="27">
</dataflow>
<dataflow id="136" from="h" to="h_addr" fromId="63" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_71" to="h_addr" fromId="71" toId="28">
</dataflow>
<dataflow id="138" from="zext_ln56_8" to="h_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="h_addr" to="h_load" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="add_ln56_4" to="store_ln44" fromId="14" toId="30">
</dataflow>
<dataflow id="141" from="i_256" to="store_ln44" fromId="6" toId="30">
</dataflow>
<dataflow id="142" from="temp_addr" to="temp_load" fromId="19" toId="31">
</dataflow>
<dataflow id="143" from="temp_1_addr" to="temp_1_load" fromId="20" toId="32">
</dataflow>
<dataflow id="144" from="temp_2_addr" to="temp_2_load" fromId="21" toId="33">
</dataflow>
<dataflow id="145" from="temp_3_addr" to="temp_3_load" fromId="22" toId="34">
</dataflow>
<dataflow id="147" from="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2" to="tmp" fromId="146" toId="35">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp" fromId="148" toId="35">
</dataflow>
<dataflow id="150" from="temp_load" to="tmp" fromId="31" toId="35">
</dataflow>
<dataflow id="152" from="StgValue_151" to="tmp" fromId="151" toId="35">
</dataflow>
<dataflow id="153" from="temp_1_load" to="tmp" fromId="32" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp" fromId="154" toId="35">
</dataflow>
<dataflow id="156" from="temp_2_load" to="tmp" fromId="33" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_157" to="tmp" fromId="157" toId="35">
</dataflow>
<dataflow id="159" from="temp_3_load" to="tmp" fromId="34" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="trunc_ln56" to="tmp" fromId="16" toId="35">
</dataflow>
<dataflow id="163" from="h_addr" to="h_load" fromId="28" toId="36">
</dataflow>
<dataflow id="164" from="h_load" to="xor_ln56" fromId="36" toId="37">
</dataflow>
<dataflow id="165" from="tmp" to="xor_ln56" fromId="35" toId="37">
</dataflow>
<dataflow id="166" from="gmem0" to="gmem0_addr" fromId="56" toId="38">
</dataflow>
<dataflow id="167" from="add_ln56_read" to="gmem0_addr" fromId="8" toId="38">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="168" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_90" to="specpipeline_ln44" fromId="90" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_71" to="specpipeline_ln44" fromId="71" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_71" to="specpipeline_ln44" fromId="71" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_71" to="specpipeline_ln44" fromId="71" toId="39">
</dataflow>
<dataflow id="174" from="empty_44" to="specpipeline_ln44" fromId="74" toId="39">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="175" toId="40">
</dataflow>
<dataflow id="178" from="StgValue_177" to="speclooptripcount_ln44" fromId="177" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_177" to="speclooptripcount_ln44" fromId="177" toId="40">
</dataflow>
<dataflow id="180" from="StgValue_177" to="speclooptripcount_ln44" fromId="177" toId="40">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="181" toId="41">
</dataflow>
<dataflow id="184" from="empty_53" to="specloopname_ln56" fromId="183" toId="41">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln56" fromId="185" toId="42">
</dataflow>
<dataflow id="187" from="gmem0_addr" to="write_ln56" fromId="38" toId="42">
</dataflow>
<dataflow id="188" from="xor_ln56" to="write_ln56" fromId="37" toId="42">
</dataflow>
<dataflow id="190" from="StgValue_189" to="write_ln56" fromId="189" toId="42">
</dataflow>
<dataflow id="191" from="icmp_ln56" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="192" from="icmp_ln56" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
