// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Thu Feb 21 09:19:53 2019
// Host        : brexit.cl.cam.ac.uk running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode synth_stub
//               /local/scratch/jrrk2/ariane/fpga/xilinx/xlnx_ila_axi_0/xlnx_ila_axi_0.srcs/sources_1/ip/xlnx_ila_axi_0/xlnx_ila_axi_0_stub.v
// Design      : xlnx_ila_axi_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.

module xlnx_ila_axi_0(
  input        clk,
  output       trig_out,
  input        trig_out_ack,
  input        trig_in,
  output       trig_in_ack,
  input [0:0]  probe0,
  input [63:0] probe1,
  input [1:0]  probe2,
  input [0:0]  probe3,
  input [0:0]  probe4,
  input [63:0] probe5,
  input [0:0]  probe6,
  input [0:0]  probe7,
  input [0:0]  probe8,
  input [0:0]  probe9,
  input [63:0] probe10,
  input [0:0]  probe11,
  input [0:0]  probe12,
  input [1:0]  probe13,
  input [63:0] probe14,
  input [7:0]  probe15,
  input [0:0]  probe16,
  input [2:0]  probe17,
  input [2:0]  probe18,
  input [4:0]  probe19,
  input [4:0]  probe20,
  input [7:0]  probe21,
  input [0:0]  probe22,
  input [2:0]  probe23,
  input [1:0]  probe24,
  input [4:0]  probe25,
  input [0:0]  probe26,
  input [7:0]  probe27,
  input [2:0]  probe28,
  input [1:0]  probe29,
  input [0:0]  probe30,
  input [3:0]  probe31,
  input [3:0]  probe32,
  input [3:0]  probe33,
  input [3:0]  probe34,
  input [0:0]  probe35,
  input [3:0]  probe36,
  input [3:0]  probe37,
  input [4:0]  probe38,
  input [0:0]  probe39,
  input [0:0]  probe40,
  input [0:0]  probe41,
  input [0:0]  probe42,
  input [0:0]  probe43);
   
endmodule
