Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Mar 30 16:28:21 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   PB<0>_IBUF
   PB<1>_IBUF
   PMOD4<4>_IBUF
   SYS_SCL_IBUF
   SYS_SDA_IBUF


