--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys3.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.106ns.
--------------------------------------------------------------------------------

Paths for end point U1/q_0 (SLICE_X16Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.455   U1/q<0>
                                                       U1/q_1
    SLICE_X16Y31.A1      net (fanout=1)        0.479   U1/q<1>
    SLICE_X16Y31.A       Tilo                  0.205   U1/q<0>
                                                       U1/GND_2_o_GND_2_o_equal_2_o1
    SLICE_X16Y31.SR      net (fanout=2)        0.477   dclk
    SLICE_X16Y31.CLK     Tsrck                 0.455   U1/q<0>
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.115ns logic, 0.956ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.408   U1/q<0>
                                                       U1/q_0
    SLICE_X16Y31.A2      net (fanout=2)        0.407   U1/q<0>
    SLICE_X16Y31.A       Tilo                  0.205   U1/q<0>
                                                       U1/GND_2_o_GND_2_o_equal_2_o1
    SLICE_X16Y31.SR      net (fanout=2)        0.477   dclk
    SLICE_X16Y31.CLK     Tsrck                 0.455   U1/q<0>
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (1.068ns logic, 0.884ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_1 (SLICE_X16Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U1/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U1/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.455   U1/q<0>
                                                       U1/q_1
    SLICE_X16Y31.A1      net (fanout=1)        0.479   U1/q<1>
    SLICE_X16Y31.A       Tilo                  0.205   U1/q<0>
                                                       U1/GND_2_o_GND_2_o_equal_2_o1
    SLICE_X16Y31.SR      net (fanout=2)        0.477   dclk
    SLICE_X16Y31.CLK     Tsrck                 0.354   U1/q<0>
                                                       U1/q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (1.014ns logic, 0.956ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_0 to U1/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.408   U1/q<0>
                                                       U1/q_0
    SLICE_X16Y31.A2      net (fanout=2)        0.407   U1/q<0>
    SLICE_X16Y31.A       Tilo                  0.205   U1/q<0>
                                                       U1/GND_2_o_GND_2_o_equal_2_o1
    SLICE_X16Y31.SR      net (fanout=2)        0.477   dclk
    SLICE_X16Y31.CLK     Tsrck                 0.354   U1/q<0>
                                                       U1/q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.967ns logic, 0.884ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_1 (SLICE_X16Y31.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/q_1 (FF)
  Destination:          U1/q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/q_1 to U1/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.455   U1/q<0>
                                                       U1/q_1
    SLICE_X16Y31.A1      net (fanout=1)        0.479   U1/q<1>
    SLICE_X16Y31.CLK     Tas                   0.213   U1/q<0>
                                                       U1/Mcount_q_xor<1>11
                                                       U1/q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.668ns logic, 0.479ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/q_0 (SLICE_X16Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_0 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   U1/q<0>
                                                       U1/q_0
    SLICE_X16Y31.B5      net (fanout=2)        0.076   U1/q<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.190   U1/q<0>
                                                       U1/Mcount_q_xor<0>11_INV_0
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.390ns logic, 0.076ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_1 (SLICE_X16Y31.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_0 to U1/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.200   U1/q<0>
                                                       U1/q_0
    SLICE_X16Y31.A2      net (fanout=2)        0.245   U1/q<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.121   U1/q<0>
                                                       U1/Mcount_q_xor<1>11
                                                       U1/q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.321ns logic, 0.245ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_1 (SLICE_X16Y31.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_1 (FF)
  Destination:          U1/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_1 to U1/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.238   U1/q<0>
                                                       U1/q_1
    SLICE_X16Y31.A1      net (fanout=1)        0.253   U1/q<1>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.121   U1/q<0>
                                                       U1/Mcount_q_xor<1>11
                                                       U1/q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.359ns logic, 0.253ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U1/q<0>/CLK
  Logical resource: U1/q_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: U1/q<0>/SR
  Logical resource: U1/q_1/SR
  Location pin: SLICE_X16Y31.SR
  Clock network: dclk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.106|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7 paths, 0 nets, and 6 connections

Design statistics:
   Minimum period:   2.106ns{1}   (Maximum frequency: 474.834MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 14:00:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



