#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jan 13 20:53:22 2022
# Process ID: 19644
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1
# Command line: vivado.exe -log design_sender_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_sender_wrapper.tcl -notrace
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper.vdi
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_sender_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Chiro/Programs/urllc-demo-pynq/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/sources_1/bd/urllc_core/urllc_core.bd referred in sub-design design_sender is not added in project.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.426 ; gain = 0.000
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.426 ; gain = 0.000
Command: link_design -top design_sender_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ila_0_0/urllc_core_inst_1_ila_0_0.dcp' for cell 'design_sender_i/urllc_core_0/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_processing_system7_0_0/urllc_core_inst_1_processing_system7_0_0.dcp' for cell 'design_sender_i/urllc_core_0/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_1/urllc_core_inst_1_smartconnect_outer_1.dcp' for cell 'design_sender_i/urllc_core_0/smartconnect_outer'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ad_buf_0_0/urllc_core_inst_1_ad_buf_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/ad_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_mux_0_1/urllc_core_inst_1_mux_0_1.dcp' for cell 'design_sender_i/urllc_core_0/data_area/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_div_n_0_0/urllc_core_inst_1_div_n_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/mux/div_n_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_mux_rtl_0/urllc_core_inst_1_mux_rtl_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/mux/mux_rtl'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_DDCWrapper_0_0/urllc_core_inst_1_DDCWrapper_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/DDCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ad2dma_rtl_0_0/urllc_core_inst_1_ad2dma_rtl_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_mux_0_0/urllc_core_inst_1_mux_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_mux_1_0/urllc_core_inst_1_mux_1_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/mux_1'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_mux_3_0/urllc_core_inst_1_mux_3_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/mux_3'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_200M_0/urllc_core_inst_1_rst_ps7_0_200M_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_DUCWrapper_0_0/urllc_core_inst_1_DUCWrapper_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/sender/DUCWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ad2dma_rtl_0_1/urllc_core_inst_1_ad2dma_rtl_0_1.dcp' for cell 'design_sender_i/urllc_core_0/data_area/sender/ad2dma_rtl_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/sender/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_120M_0/urllc_core_inst_1_rst_ps7_0_120M_0.dcp' for cell 'design_sender_i/urllc_core_0/data_area/sender/rst_ps7_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_gpio_0_0/urllc_core_inst_1_axi_gpio_0_0.dcp' for cell 'design_sender_i/urllc_core_0/debug_ports/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_100M_0/urllc_core_inst_1_clk_wiz_100M_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_clock_reset_0/urllc_core_inst_1_proc_clock_reset_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/proc_clock_reset'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_data_reset_8M_0/urllc_core_inst_1_proc_data_reset_8M_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/proc_data_reset_8M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_0/urllc_core_inst_1_smartconnect_outer_0.dcp' for cell 'design_sender_i/urllc_core_0/multi_clock/smartconnect_outer'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1258.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_sender_i/urllc_core_0/ila_0 UUID: d9a2d979-9028-5301-991a-33f50c096443 
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_200M_0/urllc_core_inst_1_rst_ps7_0_200M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_200M_0/urllc_core_inst_1_rst_ps7_0_200M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_200M_0/urllc_core_inst_1_rst_ps7_0_200M_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_200M_0/urllc_core_inst_1_rst_ps7_0_200M_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_120M_0/urllc_core_inst_1_rst_ps7_0_120M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_120M_0/urllc_core_inst_1_rst_ps7_0_120M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_120M_0/urllc_core_inst_1_rst_ps7_0_120M_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_rst_ps7_0_120M_0/urllc_core_inst_1_rst_ps7_0_120M_0.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_gpio_0_0/urllc_core_inst_1_axi_gpio_0_0_board.xdc] for cell 'design_sender_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_gpio_0_0/urllc_core_inst_1_axi_gpio_0_0_board.xdc] for cell 'design_sender_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_gpio_0_0/urllc_core_inst_1_axi_gpio_0_0.xdc] for cell 'design_sender_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_gpio_0_0/urllc_core_inst_1_axi_gpio_0_0.xdc] for cell 'design_sender_i/urllc_core_0/debug_ports/axi_gpio_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_sender_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_sender_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_sender_i/urllc_core_0/ila_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_sender_i/urllc_core_0/ila_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_clock_reset_0/urllc_core_inst_1_proc_clock_reset_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_clock_reset_0/urllc_core_inst_1_proc_clock_reset_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_clock_reset_0/urllc_core_inst_1_proc_clock_reset_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_clock_reset_0/urllc_core_inst_1_proc_clock_reset_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_clock_reset/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_data_reset_8M_0/urllc_core_inst_1_proc_data_reset_8M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_data_reset_8M_0/urllc_core_inst_1_proc_data_reset_8M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_data_reset_8M_0/urllc_core_inst_1_proc_data_reset_8M_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_proc_data_reset_8M_0/urllc_core_inst_1_proc_data_reset_8M_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_0/bd_0/ip/ip_1/bd_a535_psr_aclk_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_0/bd_0/ip/ip_1/bd_a535_psr_aclk_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_0/bd_0/ip/ip_1/bd_a535_psr_aclk_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_0/bd_0/ip/ip_1/bd_a535_psr_aclk_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_100M_0/urllc_core_inst_1_clk_wiz_100M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_100M_0/urllc_core_inst_1_clk_wiz_100M_0_board.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_100M_0/urllc_core_inst_1_clk_wiz_100M_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_100M_0/urllc_core_inst_1_clk_wiz_100M_0.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_100M/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_processing_system7_0_0/urllc_core_inst_1_processing_system7_0_0.xdc] for cell 'design_sender_i/urllc_core_0/processing_system7_0/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_processing_system7_0_0/urllc_core_inst_1_processing_system7_0_0.xdc] for cell 'design_sender_i/urllc_core_0/processing_system7_0/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_1/bd_0/ip/ip_1/bd_65f4_psr_aclk_0_board.xdc] for cell 'design_sender_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_1/bd_0/ip/ip_1/bd_65f4_psr_aclk_0_board.xdc] for cell 'design_sender_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_1/bd_0/ip/ip_1/bd_65f4_psr_aclk_0.xdc] for cell 'design_sender_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_smartconnect_outer_1/bd_0/ip/ip_1/bd_65f4_psr_aclk_0.xdc] for cell 'design_sender_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc]
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/constrs_1/new/urllc.xdc]
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0_clocks.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_1_0/urllc_core_inst_1_axi_dma_1_0_clocks.xdc] for cell 'design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0_clocks.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_axi_dma_0_0/urllc_core_inst_1_axi_dma_0_0_clocks.xdc] for cell 'design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0_late.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_static_0/urllc_core_inst_1_clk_wiz_static_0_late.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0_late.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ip/urllc_core_inst_1_clk_wiz_dynamic_0/urllc_core_inst_1_clk_wiz_dynamic_0_late.xdc] for cell 'design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst'
INFO: [Project 1-1714] 189 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1414.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 226 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

37 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1414.996 ; gain = 156.570
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.531 ; gain = 35.535

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 239a5ab93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.121 ; gain = 566.590

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a6be18f6b282cac7.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [g:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/.Xil/Vivado-19644-WIN-544SHHHOI8Q/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2287.223 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1125770f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2287.223 ; gain = 44.402

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 41 inverter(s) to 217 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ffde2c29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-389] Phase Retarget created 120 cells and removed 347 cells
INFO: [Opt 31-1021] In phase Retarget, 231 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 166a3a2e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-389] Phase Constant propagation created 227 cells and removed 1741 cells
INFO: [Opt 31-1021] In phase Constant propagation, 269 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1650eff03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1407 cells
INFO: [Opt 31-1021] In phase Sweep, 1208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 1ebcd8072

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ebcd8072

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1aa371942

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2287.223 ; gain = 44.402
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 242 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             120  |             347  |                                            231  |
|  Constant propagation         |             227  |            1741  |                                            269  |
|  Sweep                        |               0  |            1407  |                                           1208  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            242  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2287.223 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15aadfc06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2287.223 ; gain = 44.402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1735a36f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2527.621 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1735a36f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2527.621 ; gain = 240.398

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 153717dbe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.621 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 153717dbe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2527.621 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2527.621 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 153717dbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2527.621 ; gain = 1112.625
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_sender_wrapper_drc_opted.rpt -pb design_sender_wrapper_drc_opted.pb -rpx design_sender_wrapper_drc_opted.rpx
Command: report_drc -file design_sender_wrapper_drc_opted.rpt -pb design_sender_wrapper_drc_opted.pb -rpx design_sender_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13c81cc16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2527.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc2c8e16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d0f40328

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d0f40328

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d0f40328

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 150220d26

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9f670770

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 9f670770

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1173 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 442 nets or LUTs. Breaked 0 LUT, combined 442 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2527.621 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            442  |                   442  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            442  |                   442  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 27428aa44

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 224f720bb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 2 Global Placement | Checksum: 224f720bb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28473fd7e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182921ee0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1baa9967c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15aa573be

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5143302

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cb1abfba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b16e708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16b16e708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f0dce9ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.513 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c830423

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Place 46-33] Processed net design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 187d4e4d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f0dce9ec

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.513. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 266b9b58d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2527.621 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 266b9b58d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 266b9b58d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 266b9b58d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 266b9b58d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2527.621 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21a6e8bce

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000
Ending Placer Task | Checksum: 1249a0970

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_sender_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_sender_wrapper_utilization_placed.rpt -pb design_sender_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_sender_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2527.621 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2527.621 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7b499771 ConstDB: 0 ShapeSum: a95071ff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dff2954f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.848 ; gain = 60.227
Post Restoration Checksum: NetGraph: dabec774 NumContArr: 533cddb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dff2954f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2587.848 ; gain = 60.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dff2954f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2595.148 ; gain = 67.527

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dff2954f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2595.148 ; gain = 67.527
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ebf7014a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2631.824 ; gain = 104.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.518 | TNS=0.000  | WHS=-0.944 | THS=-690.184|

Phase 2 Router Initialization | Checksum: 145316b7a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2647.590 ; gain = 119.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.12421 %
  Global Horizontal Routing Utilization  = 0.148665 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23884
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23883
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 145316b7a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2647.590 ; gain = 119.969
Phase 3 Initial Routing | Checksum: 18cc9569f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2648.453 ; gain = 120.832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1466
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.134 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10b6b9b8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.523 ; gain = 124.902
Phase 4 Rip-up And Reroute | Checksum: 10b6b9b8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10b6b9b8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b6b9b8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2652.523 ; gain = 124.902
Phase 5 Delay and Skew Optimization | Checksum: 10b6b9b8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a7e37e4c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2652.523 ; gain = 124.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.134 | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c60a6d8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2652.523 ; gain = 124.902
Phase 6 Post Hold Fix | Checksum: 12c60a6d8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.94341 %
  Global Horizontal Routing Utilization  = 6.16075 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15c2f1ab3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15c2f1ab3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f473410d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2652.523 ; gain = 124.902

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.134 | TNS=0.000  | WHS=0.088  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f473410d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2652.523 ; gain = 124.902
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2652.523 ; gain = 124.902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 2652.523 ; gain = 124.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.965 ; gain = 9.441
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.965 ; gain = 9.441
INFO: [runtcl-4] Executing : report_drc -file design_sender_wrapper_drc_routed.rpt -pb design_sender_wrapper_drc_routed.pb -rpx design_sender_wrapper_drc_routed.rpx
Command: report_drc -file design_sender_wrapper_drc_routed.rpt -pb design_sender_wrapper_drc_routed.pb -rpx design_sender_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2686.160 ; gain = 24.195
INFO: [runtcl-4] Executing : report_methodology -file design_sender_wrapper_methodology_drc_routed.rpt -pb design_sender_wrapper_methodology_drc_routed.pb -rpx design_sender_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_sender_wrapper_methodology_drc_routed.rpt -pb design_sender_wrapper_methodology_drc_routed.pb -rpx design_sender_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.runs/impl_1/design_sender_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_sender_wrapper_power_routed.rpt -pb design_sender_wrapper_power_summary_routed.pb -rpx design_sender_wrapper_power_routed.rpx
Command: report_power -file design_sender_wrapper_power_routed.rpt -pb design_sender_wrapper_power_summary_routed.pb -rpx design_sender_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout3_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clkout2_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for design_sender_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 34 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2723.492 ; gain = 25.434
INFO: [runtcl-4] Executing : report_route_status -file design_sender_wrapper_route_status.rpt -pb design_sender_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_sender_wrapper_timing_summary_routed.rpt -pb design_sender_wrapper_timing_summary_routed.pb -rpx design_sender_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_sender_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_sender_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_sender_wrapper_bus_skew_routed.rpt -pb design_sender_wrapper_bus_skew_routed.pb -rpx design_sender_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
source G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/utils_1/imports/urllc-demo-vivado/preload.tcl
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_sender_i/urllc_core_0/data_area/sender/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_sender_i/urllc_core_0/data_area/sender/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_sender_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_sender_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 43 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_sender_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_sender_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_sender_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3225.215 ; gain = 478.609
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 20:58:19 2022...
