// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _efficient_pad_n_1cha_HH_
#define _efficient_pad_n_1cha_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct efficient_pad_n_1cha : public sc_module {
    // Port declarations 130
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > in_image_V_address0;
    sc_out< sc_logic > in_image_V_ce0;
    sc_in< sc_lv<18> > in_image_V_q0;
    sc_out< sc_lv<6> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<18> > out_image_0_V_d0;
    sc_out< sc_lv<6> > out_image_0_V_address1;
    sc_out< sc_logic > out_image_0_V_ce1;
    sc_out< sc_logic > out_image_0_V_we1;
    sc_out< sc_lv<18> > out_image_0_V_d1;
    sc_out< sc_lv<6> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<18> > out_image_1_V_d0;
    sc_out< sc_lv<6> > out_image_1_V_address1;
    sc_out< sc_logic > out_image_1_V_ce1;
    sc_out< sc_logic > out_image_1_V_we1;
    sc_out< sc_lv<18> > out_image_1_V_d1;
    sc_out< sc_lv<6> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<18> > out_image_2_V_d0;
    sc_out< sc_lv<6> > out_image_2_V_address1;
    sc_out< sc_logic > out_image_2_V_ce1;
    sc_out< sc_logic > out_image_2_V_we1;
    sc_out< sc_lv<18> > out_image_2_V_d1;
    sc_out< sc_lv<6> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<18> > out_image_3_V_d0;
    sc_out< sc_lv<6> > out_image_3_V_address1;
    sc_out< sc_logic > out_image_3_V_ce1;
    sc_out< sc_logic > out_image_3_V_we1;
    sc_out< sc_lv<18> > out_image_3_V_d1;
    sc_out< sc_lv<6> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<18> > out_image_4_V_d0;
    sc_out< sc_lv<6> > out_image_4_V_address1;
    sc_out< sc_logic > out_image_4_V_ce1;
    sc_out< sc_logic > out_image_4_V_we1;
    sc_out< sc_lv<18> > out_image_4_V_d1;
    sc_out< sc_lv<6> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<18> > out_image_5_V_d0;
    sc_out< sc_lv<6> > out_image_5_V_address1;
    sc_out< sc_logic > out_image_5_V_ce1;
    sc_out< sc_logic > out_image_5_V_we1;
    sc_out< sc_lv<18> > out_image_5_V_d1;
    sc_out< sc_lv<6> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<18> > out_image_6_V_d0;
    sc_out< sc_lv<6> > out_image_6_V_address1;
    sc_out< sc_logic > out_image_6_V_ce1;
    sc_out< sc_logic > out_image_6_V_we1;
    sc_out< sc_lv<18> > out_image_6_V_d1;
    sc_out< sc_lv<6> > out_image_7_V_address0;
    sc_out< sc_logic > out_image_7_V_ce0;
    sc_out< sc_logic > out_image_7_V_we0;
    sc_out< sc_lv<18> > out_image_7_V_d0;
    sc_out< sc_lv<6> > out_image_7_V_address1;
    sc_out< sc_logic > out_image_7_V_ce1;
    sc_out< sc_logic > out_image_7_V_we1;
    sc_out< sc_lv<18> > out_image_7_V_d1;
    sc_out< sc_lv<6> > out_image_8_V_address0;
    sc_out< sc_logic > out_image_8_V_ce0;
    sc_out< sc_logic > out_image_8_V_we0;
    sc_out< sc_lv<18> > out_image_8_V_d0;
    sc_out< sc_lv<6> > out_image_8_V_address1;
    sc_out< sc_logic > out_image_8_V_ce1;
    sc_out< sc_logic > out_image_8_V_we1;
    sc_out< sc_lv<18> > out_image_8_V_d1;
    sc_out< sc_lv<6> > out_image_9_V_address0;
    sc_out< sc_logic > out_image_9_V_ce0;
    sc_out< sc_logic > out_image_9_V_we0;
    sc_out< sc_lv<18> > out_image_9_V_d0;
    sc_out< sc_lv<6> > out_image_9_V_address1;
    sc_out< sc_logic > out_image_9_V_ce1;
    sc_out< sc_logic > out_image_9_V_we1;
    sc_out< sc_lv<18> > out_image_9_V_d1;
    sc_out< sc_lv<6> > out_image_10_V_address0;
    sc_out< sc_logic > out_image_10_V_ce0;
    sc_out< sc_logic > out_image_10_V_we0;
    sc_out< sc_lv<18> > out_image_10_V_d0;
    sc_out< sc_lv<6> > out_image_10_V_address1;
    sc_out< sc_logic > out_image_10_V_ce1;
    sc_out< sc_logic > out_image_10_V_we1;
    sc_out< sc_lv<18> > out_image_10_V_d1;
    sc_out< sc_lv<6> > out_image_11_V_address0;
    sc_out< sc_logic > out_image_11_V_ce0;
    sc_out< sc_logic > out_image_11_V_we0;
    sc_out< sc_lv<18> > out_image_11_V_d0;
    sc_out< sc_lv<6> > out_image_11_V_address1;
    sc_out< sc_logic > out_image_11_V_ce1;
    sc_out< sc_logic > out_image_11_V_we1;
    sc_out< sc_lv<18> > out_image_11_V_d1;
    sc_out< sc_lv<6> > out_image_12_V_address0;
    sc_out< sc_logic > out_image_12_V_ce0;
    sc_out< sc_logic > out_image_12_V_we0;
    sc_out< sc_lv<18> > out_image_12_V_d0;
    sc_out< sc_lv<6> > out_image_12_V_address1;
    sc_out< sc_logic > out_image_12_V_ce1;
    sc_out< sc_logic > out_image_12_V_we1;
    sc_out< sc_lv<18> > out_image_12_V_d1;
    sc_out< sc_lv<6> > out_image_13_V_address0;
    sc_out< sc_logic > out_image_13_V_ce0;
    sc_out< sc_logic > out_image_13_V_we0;
    sc_out< sc_lv<18> > out_image_13_V_d0;
    sc_out< sc_lv<6> > out_image_13_V_address1;
    sc_out< sc_logic > out_image_13_V_ce1;
    sc_out< sc_logic > out_image_13_V_we1;
    sc_out< sc_lv<18> > out_image_13_V_d1;
    sc_out< sc_lv<6> > out_image_14_V_address0;
    sc_out< sc_logic > out_image_14_V_ce0;
    sc_out< sc_logic > out_image_14_V_we0;
    sc_out< sc_lv<18> > out_image_14_V_d0;
    sc_out< sc_lv<6> > out_image_14_V_address1;
    sc_out< sc_logic > out_image_14_V_ce1;
    sc_out< sc_logic > out_image_14_V_we1;
    sc_out< sc_lv<18> > out_image_14_V_d1;


    // Module declarations
    efficient_pad_n_1cha(sc_module_name name);
    SC_HAS_PROCESS(efficient_pad_n_1cha);

    ~efficient_pad_n_1cha();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > i_6_fu_686_p2;
    sc_signal< sc_lv<5> > i_6_reg_892;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > arrayNo4_fu_712_p4;
    sc_signal< sc_lv<4> > arrayNo4_reg_897;
    sc_signal< sc_lv<1> > tmp_fu_680_p2;
    sc_signal< sc_lv<6> > out_image_0_V_addr_4_reg_901;
    sc_signal< sc_lv<6> > out_image_14_V_addr_2_reg_906;
    sc_signal< sc_lv<5> > i_7_fu_778_p2;
    sc_signal< sc_lv<5> > i_7_reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > tmp_56_fu_812_p2;
    sc_signal< sc_lv<11> > tmp_56_reg_919;
    sc_signal< sc_lv<1> > tmp_35_fu_772_p2;
    sc_signal< sc_lv<4> > arrayNo_reg_924;
    sc_signal< sc_lv<6> > tmp_66_cast_fu_828_p3;
    sc_signal< sc_lv<6> > tmp_66_cast_reg_928;
    sc_signal< sc_lv<5> > j_6_fu_842_p2;
    sc_signal< sc_lv<5> > j_6_reg_936;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<6> > tmp_57_fu_852_p2;
    sc_signal< sc_lv<6> > tmp_57_reg_941;
    sc_signal< sc_lv<1> > tmp_38_fu_836_p2;
    sc_signal< sc_lv<6> > out_image_0_V_addr_6_reg_951;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<6> > out_image_1_V_addr_4_reg_956;
    sc_signal< sc_lv<6> > out_image_2_V_addr_4_reg_961;
    sc_signal< sc_lv<6> > out_image_3_V_addr_5_reg_966;
    sc_signal< sc_lv<6> > out_image_4_V_addr_2_reg_971;
    sc_signal< sc_lv<6> > out_image_5_V_addr_2_reg_976;
    sc_signal< sc_lv<6> > out_image_6_V_addr_2_reg_981;
    sc_signal< sc_lv<6> > out_image_7_V_addr_2_reg_986;
    sc_signal< sc_lv<6> > out_image_8_V_addr_2_reg_991;
    sc_signal< sc_lv<6> > out_image_9_V_addr_2_reg_996;
    sc_signal< sc_lv<6> > out_image_10_V_addr_2_reg_1001;
    sc_signal< sc_lv<6> > out_image_11_V_addr_2_reg_1006;
    sc_signal< sc_lv<6> > out_image_12_V_addr_2_reg_1011;
    sc_signal< sc_lv<6> > out_image_13_V_addr_2_reg_1016;
    sc_signal< sc_lv<6> > out_image_14_V_addr_3_reg_1021;
    sc_signal< sc_lv<18> > in_image_V_load_reg_1026;
    sc_signal< sc_lv<5> > i_reg_647;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_1_reg_658;
    sc_signal< sc_lv<5> > j_reg_669;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > tmp_s_fu_692_p1;
    sc_signal< sc_lv<64> > tmp_60_cast_fu_707_p1;
    sc_signal< sc_lv<64> > tmp_61_cast_fu_726_p3;
    sc_signal< sc_lv<64> > tmp_62_cast_fu_749_p3;
    sc_signal< sc_lv<64> > tmp_68_cast_fu_866_p1;
    sc_signal< sc_lv<64> > tmp_67_cast_fu_871_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > tmp_cast_fu_697_p1;
    sc_signal< sc_lv<6> > tmp_53_fu_701_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_722_p1;
    sc_signal< sc_lv<10> > tmp_54_fu_788_p3;
    sc_signal< sc_lv<7> > tmp_55_fu_800_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_796_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_808_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_784_p1;
    sc_signal< sc_lv<6> > tmp_39_cast_fu_848_p1;
    sc_signal< sc_lv<11> > tmp_40_cast_fu_857_p1;
    sc_signal< sc_lv<11> > tmp_58_fu_861_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<64> ap_const_lv64_1E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_3B;
    static const sc_lv<64> ap_const_lv64_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo4_fu_712_p4();
    void thread_i_6_fu_686_p2();
    void thread_i_7_fu_778_p2();
    void thread_in_image_V_address0();
    void thread_in_image_V_ce0();
    void thread_j_6_fu_842_p2();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_address1();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_ce1();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_d1();
    void thread_out_image_0_V_we0();
    void thread_out_image_0_V_we1();
    void thread_out_image_10_V_address0();
    void thread_out_image_10_V_address1();
    void thread_out_image_10_V_ce0();
    void thread_out_image_10_V_ce1();
    void thread_out_image_10_V_d0();
    void thread_out_image_10_V_d1();
    void thread_out_image_10_V_we0();
    void thread_out_image_10_V_we1();
    void thread_out_image_11_V_address0();
    void thread_out_image_11_V_address1();
    void thread_out_image_11_V_ce0();
    void thread_out_image_11_V_ce1();
    void thread_out_image_11_V_d0();
    void thread_out_image_11_V_d1();
    void thread_out_image_11_V_we0();
    void thread_out_image_11_V_we1();
    void thread_out_image_12_V_address0();
    void thread_out_image_12_V_address1();
    void thread_out_image_12_V_ce0();
    void thread_out_image_12_V_ce1();
    void thread_out_image_12_V_d0();
    void thread_out_image_12_V_d1();
    void thread_out_image_12_V_we0();
    void thread_out_image_12_V_we1();
    void thread_out_image_13_V_address0();
    void thread_out_image_13_V_address1();
    void thread_out_image_13_V_ce0();
    void thread_out_image_13_V_ce1();
    void thread_out_image_13_V_d0();
    void thread_out_image_13_V_d1();
    void thread_out_image_13_V_we0();
    void thread_out_image_13_V_we1();
    void thread_out_image_14_V_address0();
    void thread_out_image_14_V_address1();
    void thread_out_image_14_V_ce0();
    void thread_out_image_14_V_ce1();
    void thread_out_image_14_V_d0();
    void thread_out_image_14_V_d1();
    void thread_out_image_14_V_we0();
    void thread_out_image_14_V_we1();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_address1();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_ce1();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_d1();
    void thread_out_image_1_V_we0();
    void thread_out_image_1_V_we1();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_address1();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_ce1();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_d1();
    void thread_out_image_2_V_we0();
    void thread_out_image_2_V_we1();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_address1();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_ce1();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_d1();
    void thread_out_image_3_V_we0();
    void thread_out_image_3_V_we1();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_address1();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_ce1();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_d1();
    void thread_out_image_4_V_we0();
    void thread_out_image_4_V_we1();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_address1();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_ce1();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_d1();
    void thread_out_image_5_V_we0();
    void thread_out_image_5_V_we1();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_address1();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_ce1();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_d1();
    void thread_out_image_6_V_we0();
    void thread_out_image_6_V_we1();
    void thread_out_image_7_V_address0();
    void thread_out_image_7_V_address1();
    void thread_out_image_7_V_ce0();
    void thread_out_image_7_V_ce1();
    void thread_out_image_7_V_d0();
    void thread_out_image_7_V_d1();
    void thread_out_image_7_V_we0();
    void thread_out_image_7_V_we1();
    void thread_out_image_8_V_address0();
    void thread_out_image_8_V_address1();
    void thread_out_image_8_V_ce0();
    void thread_out_image_8_V_ce1();
    void thread_out_image_8_V_d0();
    void thread_out_image_8_V_d1();
    void thread_out_image_8_V_we0();
    void thread_out_image_8_V_we1();
    void thread_out_image_9_V_address0();
    void thread_out_image_9_V_address1();
    void thread_out_image_9_V_ce0();
    void thread_out_image_9_V_ce1();
    void thread_out_image_9_V_d0();
    void thread_out_image_9_V_d1();
    void thread_out_image_9_V_we0();
    void thread_out_image_9_V_we1();
    void thread_p_shl1_cast_fu_808_p1();
    void thread_p_shl_cast_fu_796_p1();
    void thread_tmp_13_fu_722_p1();
    void thread_tmp_14_fu_784_p1();
    void thread_tmp_35_fu_772_p2();
    void thread_tmp_38_fu_836_p2();
    void thread_tmp_39_cast_fu_848_p1();
    void thread_tmp_40_cast_fu_857_p1();
    void thread_tmp_53_fu_701_p2();
    void thread_tmp_54_fu_788_p3();
    void thread_tmp_55_fu_800_p3();
    void thread_tmp_56_fu_812_p2();
    void thread_tmp_57_fu_852_p2();
    void thread_tmp_58_fu_861_p2();
    void thread_tmp_60_cast_fu_707_p1();
    void thread_tmp_61_cast_fu_726_p3();
    void thread_tmp_62_cast_fu_749_p3();
    void thread_tmp_66_cast_fu_828_p3();
    void thread_tmp_67_cast_fu_871_p1();
    void thread_tmp_68_cast_fu_866_p1();
    void thread_tmp_cast_fu_697_p1();
    void thread_tmp_fu_680_p2();
    void thread_tmp_s_fu_692_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
