<stg><name>cin_load13</name>


<trans_list>

<trans id="512" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="3" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="26" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="71" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %task_cnt = alloca i32

]]></Node>
<StgValue><ssdm name="task_cnt"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %FILTER_S_prev_i_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="FILTER_S_prev_i_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %LAYER_IN_W_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %LAYER_IN_H_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:4  %LAYER_IN_NUM_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_prev"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="64">
<![CDATA[
entry:9  %cin_burst_buf_ping_V = alloca [3240 x i512], align 8

]]></Node>
<StgValue><ssdm name="cin_burst_buf_ping_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="64">
<![CDATA[
entry:10  %cin_burst_buf_pong_V = alloca [3240 x i512], align 8

]]></Node>
<StgValue><ssdm name="cin_burst_buf_pong_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31  %config_addr = getelementptr [32 x i32]* %config_r, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="config_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
entry:32  %p_Repl2_46 = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_46"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  store i32 0, i32* %task_cnt

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:5  %global_cout_V_offset_11 = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cout_V_offset)

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_11"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:6  %global_bias_V_offset_6 = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_bias_V_offset)

]]></Node>
<StgValue><ssdm name="global_bias_V_offset_6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:7  %global_weight_V_offs = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_weight_V_offset)

]]></Node>
<StgValue><ssdm name="global_weight_V_offs"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:8  %global_cin_V_offset_s = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cin_V_offset)

]]></Node>
<StgValue><ssdm name="global_cin_V_offset_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_load_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_load_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i192* %config_weight_load_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i192* %config_weight_load_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i58* %global_weight_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="58">
<![CDATA[
entry:18  call void @_ssdm_op_Write.ap_fifo.i58P(i58* %global_weight_V_offset_out, i58 %global_weight_V_offs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(i58* %global_bias_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="58">
<![CDATA[
entry:20  call void @_ssdm_op_Write.ap_fifo.i58P(i58* %global_bias_V_offset_out, i58 %global_bias_V_offset_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i58* %global_cout_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="58">
<![CDATA[
entry:22  call void @_ssdm_op_Write.ap_fifo.i58P(i58* %global_cout_V_offset_out, i58 %global_cout_V_offset_11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_load_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(i192* %config_weight_load_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i192* %config_weight_load_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_load_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecMemCore([3240 x i512]* %cin_burst_buf_ping_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecMemCore([3240 x i512]* %cin_burst_buf_pong_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
entry:32  %p_Repl2_46 = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_46"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:34  br label %.backedge.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:0  %in_num_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel59_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="in_num_iter_i_i_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:1  %out_num_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel62_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="out_num_iter_i_i_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:2  %in_h_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel65_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="in_h_iter_i_i_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:3  %in_w_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel68_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="in_w_iter_i_i_i"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:4  %layer_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel70_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="layer_iter_i_i_i"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:5  %layer_start_i_i_i = phi i1 [ true, %entry ], [ %layer_start_be_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="layer_start_i_i_i"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:6  %done_i_i_i = phi i1 [ false, %entry ], [ %done_be_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="done_i_i_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:7  %num_tile_i_i_i = phi i32 [ 0, %entry ], [ %newSel73_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="num_tile_i_i_i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:8  %inter_tile_i_i_i = phi i32 [ 0, %entry ], [ %newSel76_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="inter_tile_i_i_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.i.i:9  %channel_iter_i_i_i = phi i32 [ 0, %entry ], [ %newSel78_i_i_i, %_ifconv.i.i.i ]

]]></Node>
<StgValue><ssdm name="channel_iter_i_i_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
.backedge.i.i.i:10  %task_cnt_load = load i32* %task_cnt

]]></Node>
<StgValue><ssdm name="task_cnt_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
.backedge.i.i.i:11  %tmp = trunc i32 %task_cnt_load to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i.i.i:12  br i1 %done_i_i_i, label %12, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_578 = shl i32 %layer_iter_i_i_i, 5

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_399_i_i_i = zext i32 %tmp_578 to i64

]]></Node>
<StgValue><ssdm name="tmp_399_i_i_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %config_addr_3 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_399_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:3  %p_Repl2_31 = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_31"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
:0  %FILTER_S_prev_i_i_i_2 = load i32* %FILTER_S_prev_i_i_i

]]></Node>
<StgValue><ssdm name="FILTER_S_prev_i_i_i_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
:1  %LAYER_IN_W_T_prev_lo_2 = load i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_lo_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
:2  %LAYER_IN_H_T_prev_lo_2 = load i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_lo_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
:3  %LAYER_IN_NUM_T_prev_1_70 = load i32* %LAYER_IN_NUM_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_prev_1_70"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %13, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_pong_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_1_70, i32 %LAYER_IN_H_T_prev_lo_2, i32 %LAYER_IN_W_T_prev_lo_2, i32 %FILTER_S_prev_i_i_i_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i_i" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_ping_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_1_70, i32 %LAYER_IN_H_T_prev_lo_2, i32 %LAYER_IN_W_T_prev_lo_2, i32 %FILTER_S_prev_i_i_i_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:3  %p_Repl2_31 = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_31"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_400_i_i_i = or i32 %tmp_578, 1

]]></Node>
<StgValue><ssdm name="tmp_400_i_i_i"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_401_i_i_i = zext i32 %tmp_400_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_401_i_i_i"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %config_addr_4 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_401_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:7  %p_Repl2_30 = load i32* %config_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_30"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_402_i_i_i = or i32 %tmp_578, 2

]]></Node>
<StgValue><ssdm name="tmp_402_i_i_i"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_403_i_i_i = zext i32 %tmp_402_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_403_i_i_i"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %config_addr_5 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_403_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:11  %p_Repl2_29 = load i32* %config_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
:7  %p_Repl2_30 = load i32* %config_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_30"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:11  %p_Repl2_29 = load i32* %config_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_29"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_404_i_i_i = or i32 %tmp_578, 3

]]></Node>
<StgValue><ssdm name="tmp_404_i_i_i"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_405_i_i_i = zext i32 %tmp_404_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_405_i_i_i"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %config_addr_6 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_405_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:15  %p_Repl2_28 = load i32* %config_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_28"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_406_i_i_i = or i32 %tmp_578, 4

]]></Node>
<StgValue><ssdm name="tmp_406_i_i_i"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_407_i_i_i = zext i32 %tmp_406_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_407_i_i_i"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %config_addr_7 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_407_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_7"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:19  %p_Repl2_s = load i32* %config_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:15  %p_Repl2_28 = load i32* %config_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_28"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:19  %p_Repl2_s = load i32* %config_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_408_i_i_i = or i32 %tmp_578, 5

]]></Node>
<StgValue><ssdm name="tmp_408_i_i_i"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
:21  %tmp_409_i_i_i = zext i32 %tmp_408_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_409_i_i_i"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %config_addr_8 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_409_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_8"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:23  %p_Repl2_27 = load i32* %config_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_27"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_410_i_i_i = or i32 %tmp_578, 6

]]></Node>
<StgValue><ssdm name="tmp_410_i_i_i"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
:25  %tmp_411_i_i_i = zext i32 %tmp_410_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_411_i_i_i"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %config_addr_9 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_411_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_9"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
:27  %p_Repl2_37 = load i32* %config_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:23  %p_Repl2_27 = load i32* %config_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_27"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
:27  %p_Repl2_37 = load i32* %config_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_37"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_412_i_i_i = or i32 %tmp_578, 7

]]></Node>
<StgValue><ssdm name="tmp_412_i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
:29  %tmp_413_i_i_i = zext i32 %tmp_412_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_413_i_i_i"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %config_addr_10 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_413_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:31  %p_Repl2_36 = load i32* %config_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_36"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_414_i_i_i = or i32 %tmp_578, 8

]]></Node>
<StgValue><ssdm name="tmp_414_i_i_i"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_415_i_i_i = zext i32 %tmp_414_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_415_i_i_i"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %config_addr_11 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_415_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_11"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:35  %p_Repl2_35 = load i32* %config_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:31  %p_Repl2_36 = load i32* %config_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_36"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:35  %p_Repl2_35 = load i32* %config_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_35"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_416_i_i_i = or i32 %tmp_578, 9

]]></Node>
<StgValue><ssdm name="tmp_416_i_i_i"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:37  %tmp_417_i_i_i = zext i32 %tmp_416_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_417_i_i_i"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %config_addr_12 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_417_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_12"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
:39  %p_Repl2_34 = load i32* %config_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_34"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_418_i_i_i = or i32 %tmp_578, 10

]]></Node>
<StgValue><ssdm name="tmp_418_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:41  %tmp_419_i_i_i = zext i32 %tmp_418_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_419_i_i_i"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %config_addr_13 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_419_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_13"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
:43  %p_Repl2_32 = load i32* %config_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
:39  %p_Repl2_34 = load i32* %config_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_34"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
:43  %p_Repl2_32 = load i32* %config_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_32"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_420_i_i_i = or i32 %tmp_578, 11

]]></Node>
<StgValue><ssdm name="tmp_420_i_i_i"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
:45  %tmp_421_i_i_i = zext i32 %tmp_420_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_421_i_i_i"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %config_addr_14 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_421_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_14"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
:47  %p_Repl2_33 = load i32* %config_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_33"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_422_i_i_i = or i32 %tmp_578, 12

]]></Node>
<StgValue><ssdm name="tmp_422_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
:49  %tmp_423_i_i_i = zext i32 %tmp_422_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_423_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %config_addr_15 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_423_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_15"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
:51  %cin_offset = load i32* %config_addr_15, align 4

]]></Node>
<StgValue><ssdm name="cin_offset"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
:47  %p_Repl2_33 = load i32* %config_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_33"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
:51  %cin_offset = load i32* %config_addr_15, align 4

]]></Node>
<StgValue><ssdm name="cin_offset"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_424_i_i_i = or i32 %tmp_578, 13

]]></Node>
<StgValue><ssdm name="tmp_424_i_i_i"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:53  %tmp_425_i_i_i = zext i32 %tmp_424_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_425_i_i_i"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %config_addr_16 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_425_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_16"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
:55  %p_Repl2_43 = load i32* %config_addr_16, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_43"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_426_i_i_i = or i32 %tmp_578, 14

]]></Node>
<StgValue><ssdm name="tmp_426_i_i_i"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
:57  %tmp_427_i_i_i = zext i32 %tmp_426_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_427_i_i_i"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %config_addr_17 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_427_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_17"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
:59  %p_Repl2_42 = load i32* %config_addr_17, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="202" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
:55  %p_Repl2_43 = load i32* %config_addr_16, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_43"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
:59  %p_Repl2_42 = load i32* %config_addr_17, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_42"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_428_i_i_i = or i32 %tmp_578, 15

]]></Node>
<StgValue><ssdm name="tmp_428_i_i_i"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_429_i_i_i = zext i32 %tmp_428_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_429_i_i_i"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %config_addr_18 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_429_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_18"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
:63  %p_Repl2_41 = load i32* %config_addr_18, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_41"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_430_i_i_i = or i32 %tmp_578, 16

]]></Node>
<StgValue><ssdm name="tmp_430_i_i_i"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
:65  %tmp_431_i_i_i = zext i32 %tmp_430_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_431_i_i_i"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %config_addr_19 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_431_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_19"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
:67  %config_load = load i32* %config_addr_19, align 4

]]></Node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
:63  %p_Repl2_41 = load i32* %config_addr_18, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_41"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
:67  %config_load = load i32* %config_addr_19, align 4

]]></Node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
:68  %FILTER_S1_V = trunc i32 %config_load to i16

]]></Node>
<StgValue><ssdm name="FILTER_S1_V"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_432_i_i_i = or i32 %tmp_578, 17

]]></Node>
<StgValue><ssdm name="tmp_432_i_i_i"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
:70  %tmp_433_i_i_i = zext i32 %tmp_432_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_433_i_i_i"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %config_addr_20 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_433_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_20"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:72  %config_load_1 = load i32* %config_addr_20, align 4

]]></Node>
<StgValue><ssdm name="config_load_1"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_434_i_i_i = or i32 %tmp_578, 18

]]></Node>
<StgValue><ssdm name="tmp_434_i_i_i"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
:75  %tmp_435_i_i_i = zext i32 %tmp_434_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_435_i_i_i"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %config_addr_21 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_435_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_21"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
:77  %p_Repl2_39 = load i32* %config_addr_21, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="223" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:72  %config_load_1 = load i32* %config_addr_20, align 4

]]></Node>
<StgValue><ssdm name="config_load_1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
:73  %FILTER_S2_V = trunc i32 %config_load_1 to i16

]]></Node>
<StgValue><ssdm name="FILTER_S2_V"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
:77  %p_Repl2_39 = load i32* %config_addr_21, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_39"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_436_i_i_i = or i32 %tmp_578, 19

]]></Node>
<StgValue><ssdm name="tmp_436_i_i_i"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
:79  %tmp_437_i_i_i = zext i32 %tmp_436_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_437_i_i_i"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %config_addr_22 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_437_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_22"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
:81  %p_Repl2_51 = load i32* %config_addr_22, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_51"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_438_i_i_i = or i32 %tmp_578, 20

]]></Node>
<StgValue><ssdm name="tmp_438_i_i_i"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
:83  %tmp_439_i_i_i = zext i32 %tmp_438_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_439_i_i_i"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %config_addr_23 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_439_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_23"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
:85  %p_Repl2_50 = load i32* %config_addr_23, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_50"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="234" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
:81  %p_Repl2_51 = load i32* %config_addr_22, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_51"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
:85  %p_Repl2_50 = load i32* %config_addr_23, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_50"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_440_i_i_i = or i32 %tmp_578, 21

]]></Node>
<StgValue><ssdm name="tmp_440_i_i_i"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
:87  %tmp_441_i_i_i = zext i32 %tmp_440_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_441_i_i_i"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %config_addr_24 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_441_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_24"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
:89  %config_load_5 = load i32* %config_addr_24, align 4

]]></Node>
<StgValue><ssdm name="config_load_5"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_442_i_i_i = or i32 %tmp_578, 22

]]></Node>
<StgValue><ssdm name="tmp_442_i_i_i"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
:92  %tmp_443_i_i_i = zext i32 %tmp_442_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_443_i_i_i"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %config_addr_25 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_443_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_25"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
:94  %config_load_6 = load i32* %config_addr_25, align 4

]]></Node>
<StgValue><ssdm name="config_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5">
<![CDATA[
:89  %config_load_5 = load i32* %config_addr_24, align 4

]]></Node>
<StgValue><ssdm name="config_load_5"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
:90  %LAYER_IN_NUM_T_V = trunc i32 %config_load_5 to i16

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_V"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
:94  %config_load_6 = load i32* %config_addr_25, align 4

]]></Node>
<StgValue><ssdm name="config_load_6"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="32">
<![CDATA[
:95  %LAYER_OUT_NUM_T_V = trunc i32 %config_load_6 to i16

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_V"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_444_i_i_i = or i32 %tmp_578, 23

]]></Node>
<StgValue><ssdm name="tmp_444_i_i_i"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
:97  %tmp_445_i_i_i = zext i32 %tmp_444_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_445_i_i_i"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %config_addr_26 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_445_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_26"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
:99  %LAYER_IN_H_T_prev_2 = load i32* %config_addr_26, align 4

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_2"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_446_i_i_i = or i32 %tmp_578, 24

]]></Node>
<StgValue><ssdm name="tmp_446_i_i_i"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:101  %tmp_447_i_i_i = zext i32 %tmp_446_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_447_i_i_i"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %config_addr_27 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_447_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_27"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
:103  %LAYER_IN_W_T_prev_2 = load i32* %config_addr_27, align 4

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="256" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
:99  %LAYER_IN_H_T_prev_2 = load i32* %config_addr_26, align 4

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_2"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
:103  %LAYER_IN_W_T_prev_2 = load i32* %config_addr_27, align 4

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_2"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_448_i_i_i = or i32 %tmp_578, 26

]]></Node>
<StgValue><ssdm name="tmp_448_i_i_i"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
:105  %tmp_449_i_i_i = zext i32 %tmp_448_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_449_i_i_i"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %config_addr_28 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_449_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_28"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
:107  %p_Repl2_57 = load i32* %config_addr_28, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_57"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %tmp_450_i_i_i = or i32 %tmp_578, 27

]]></Node>
<StgValue><ssdm name="tmp_450_i_i_i"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
:109  %tmp_451_i_i_i = zext i32 %tmp_450_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_451_i_i_i"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %config_addr_29 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_451_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_29"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
:111  %p_Repl2_56 = load i32* %config_addr_29, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_56"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
:107  %p_Repl2_57 = load i32* %config_addr_28, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_57"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
:111  %p_Repl2_56 = load i32* %config_addr_29, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_56"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_452_i_i_i = or i32 %tmp_578, 28

]]></Node>
<StgValue><ssdm name="tmp_452_i_i_i"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
:113  %tmp_453_i_i_i = zext i32 %tmp_452_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_453_i_i_i"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %config_addr_30 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_453_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_30"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
:115  %p_Repl2_55 = load i32* %config_addr_30, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_55"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %tmp_454_i_i_i = or i32 %tmp_578, 29

]]></Node>
<StgValue><ssdm name="tmp_454_i_i_i"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
:117  %tmp_455_i_i_i = zext i32 %tmp_454_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_455_i_i_i"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %config_addr_31 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_455_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_31"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:119  %p_Repl2_54 = load i32* %config_addr_31, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_54"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="276" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
:115  %p_Repl2_55 = load i32* %config_addr_30, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_55"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
:119  %p_Repl2_54 = load i32* %config_addr_31, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_54"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_456_i_i_i = or i32 %tmp_578, 30

]]></Node>
<StgValue><ssdm name="tmp_456_i_i_i"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
:121  %tmp_457_i_i_i = zext i32 %tmp_456_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_457_i_i_i"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %config_addr_32 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_457_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_32"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
:123  %p_Repl2_52 = load i32* %config_addr_32, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_52"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %tmp_458_i_i_i = or i32 %tmp_578, 31

]]></Node>
<StgValue><ssdm name="tmp_458_i_i_i"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
:125  %tmp_459_i_i_i = zext i32 %tmp_458_i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_459_i_i_i"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %config_addr_33 = getelementptr [32 x i32]* %config_r, i64 0, i64 %tmp_459_i_i_i

]]></Node>
<StgValue><ssdm name="config_addr_33"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
:127  %p_Repl2_53 = load i32* %config_addr_33, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="286" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
:123  %p_Repl2_52 = load i32* %config_addr_32, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_52"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
:127  %p_Repl2_53 = load i32* %config_addr_33, align 4

]]></Node>
<StgValue><ssdm name="p_Repl2_53"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:128  %p_Result_s = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %p_Repl2_27, i32 %p_Repl2_s, i32 %p_Repl2_28, i32 %p_Repl2_29, i32 %p_Repl2_30, i32 %p_Repl2_31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:129  %p_Result_3 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %p_Repl2_33, i32 %p_Repl2_32, i32 %p_Repl2_34, i32 %p_Repl2_35, i32 %p_Repl2_36, i32 %p_Repl2_37)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
:130  %p_Result_4 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i16.i16.i32.i32.i32.i32(i32 %p_Repl2_39, i16 %FILTER_S2_V, i16 %FILTER_S1_V, i32 %p_Repl2_41, i32 %p_Repl2_42, i32 %p_Repl2_43, i32 %cin_offset)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="32" op_7_bw="32">
<![CDATA[
:131  %p_Result_5 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i16.i16.i32.i32(i32 %p_Repl2_46, i32 %LAYER_IN_W_T_prev_2, i32 %LAYER_IN_H_T_prev_2, i16 %LAYER_OUT_NUM_T_V, i16 %LAYER_IN_NUM_T_V, i32 %p_Repl2_50, i32 %p_Repl2_51)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:132  %p_Result_6 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %p_Repl2_53, i32 %p_Repl2_52, i32 %p_Repl2_54, i32 %p_Repl2_55, i32 %p_Repl2_56, i32 %p_Repl2_57)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:133  br i1 %layer_start_i_i_i, label %1, label %._crit_edge_ifconv.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %config_weight_load_V, i192 %p_Result_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="295" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %config_weight_load_V, i192 %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="296" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %config_weight_load_V, i192 %p_Result_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="297" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %config_weight_load_V, i192 %p_Result_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="298" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %config_weight_load_V, i192 %p_Result_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge_ifconv.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:1  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Repl2_51, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:2  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Repl2_51, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge_ifconv.i.i.i:3  %tmp_462_i_i_i = select i1 %tmp_584, i16 %FILTER_S2_V, i16 1

]]></Node>
<StgValue><ssdm name="tmp_462_i_i_i"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge_ifconv.i.i.i:4  %FILTER_S = select i1 %tmp_583, i16 %FILTER_S1_V, i16 %tmp_462_i_i_i

]]></Node>
<StgValue><ssdm name="FILTER_S"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:6  %tmp_481_i_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Repl2_51, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_481_i_i_i"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i.i:7  %tmp_463_i_i_i = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_481_i_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_463_i_i_i"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv.i.i.i:8  %max_pool = icmp eq i3 %tmp_463_i_i_i, 0

]]></Node>
<StgValue><ssdm name="max_pool"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:9  %tmp_464_i_i_i = icmp eq i32 %p_Repl2_28, %p_Repl2_34

]]></Node>
<StgValue><ssdm name="tmp_464_i_i_i"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:10  %tmp_465_i_i_i = icmp eq i32 %p_Repl2_28, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="tmp_465_i_i_i"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i.i:11  %or_cond_i_i_i = or i1 %tmp_464_i_i_i, %tmp_465_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:12  %tmp_466_i_i_i = icmp eq i32 %p_Repl2_29, %p_Repl2_35

]]></Node>
<StgValue><ssdm name="tmp_466_i_i_i"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:13  %tmp_467_i_i_i = icmp eq i32 %p_Repl2_29, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="tmp_467_i_i_i"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i.i:14  %p_i_i_i = or i1 %tmp_466_i_i_i, %tmp_467_i_i_i

]]></Node>
<StgValue><ssdm name="p_i_i_i"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i.i:15  %change_layout = and i1 %or_cond_i_i_i, %p_i_i_i

]]></Node>
<StgValue><ssdm name="change_layout"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i.i:0  %layer_start_1_i_i_i = phi i1 [ false, %1 ], [ %layer_start_i_i_i, %0 ]

]]></Node>
<StgValue><ssdm name="layer_start_1_i_i_i"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv.i.i.i:5  %FILTER_S_cast_i_i_i = zext i16 %FILTER_S to i32

]]></Node>
<StgValue><ssdm name="FILTER_S_cast_i_i_i"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i.i:16  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Repl2_51, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i.i:17  br i1 %tmp_585, label %._crit_edge2407.i.i.i, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="32">
<![CDATA[
:0  %tmp_586 = trunc i32 %out_num_iter_i_i_i to i3

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_498_i_i_i = or i3 %tmp_586, %tmp_463_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_498_i_i_i"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_499_i_i_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %out_num_iter_i_i_i, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_499_i_i_i"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
:3  %tmp_469_i_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_499_i_i_i, i3 %tmp_498_i_i_i)

]]></Node>
<StgValue><ssdm name="tmp_469_i_i_i"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_470_i_i_i = icmp eq i32 %tmp_469_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_470_i_i_i"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_470_i_i_i, label %._crit_edge2408.i.i.i, label %switch.early.test.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
switch.early.test.i.i.i:0  %tmp_587 = icmp eq i3 %tmp_463_i_i_i, -2

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
switch.early.test.i.i.i:1  %tmp_588 = icmp eq i3 %tmp_463_i_i_i, -4

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test.i.i.i:2  %tmp_589 = or i1 %tmp_588, %tmp_587

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test.i.i.i:3  br i1 %tmp_589, label %._crit_edge2408.i.i.i, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
<literal name="tmp_589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Repl2_51, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
<literal name="tmp_589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_472_i_i_i = icmp eq i32 %out_num_iter_i_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_472_i_i_i"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
<literal name="tmp_589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond3_i_i_i = and i1 %tmp_590, %tmp_472_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond3_i_i_i"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="0"/>
<literal name="tmp_589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond3_i_i_i, label %._crit_edge2408.i.i.i, label %._crit_edge2407.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2408.i.i.i:0  %tmp_473_i_i_i = icmp eq i32 %task_cnt_load, 0

]]></Node>
<StgValue><ssdm name="tmp_473_i_i_i"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2408.i.i.i:1  br i1 %tmp_473_i_i_i, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:0  %FILTER_S_prev_i_i_i_1 = load i32* %FILTER_S_prev_i_i_i

]]></Node>
<StgValue><ssdm name="FILTER_S_prev_i_i_i_1"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
:1  %LAYER_IN_W_T_prev_lo = load i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_lo"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
:2  %LAYER_IN_H_T_prev_lo = load i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_lo"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:3  %LAYER_IN_NUM_T_prev_s = load i32* %LAYER_IN_NUM_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_prev_s"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_ping_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:1  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_pong_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_s, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %FILTER_S_prev_i_i_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_pong_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:1  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_ping_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_s, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %FILTER_S_prev_i_i_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_ping_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="344" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_ping_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:1  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_pong_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_s, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %FILTER_S_prev_i_i_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_pong_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:1  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_ping_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_s, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %FILTER_S_prev_i_i_i_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="512" op_4_bw="32" op_5_bw="32" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="1" op_16_bw="1">
<![CDATA[
:0  call fastcc void @cin_load_ddr_read(i512* %global_cin_V, i58 %global_cin_V_offset_s, [3240 x i512]* %cin_burst_buf_ping_V, i32 %p_Repl2_29, i32 %p_Repl2_28, i16 %LAYER_IN_NUM_T_V, i32 %LAYER_IN_H_T_prev_2, i32 %LAYER_IN_W_T_prev_2, i16 %FILTER_S, i32 %cin_offset, i32 %in_num_iter_i_i_i, i32 %in_h_iter_i_i_i, i32 %in_w_iter_i_i_i, i32 %num_tile_i_i_i, i1 %change_layout, i1 %max_pool)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
<literal name="tmp_473_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %task_cnt_1 = add i32 %task_cnt_load, 1

]]></Node>
<StgValue><ssdm name="task_cnt_1"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="16">
<![CDATA[
:1  %LAYER_IN_NUM_T_prev_1 = zext i16 %LAYER_IN_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_prev_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %LAYER_IN_NUM_T_prev_1, i32* %LAYER_IN_NUM_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %LAYER_IN_H_T_prev_2, i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %LAYER_IN_W_T_prev_2, i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %FILTER_S_cast_i_i_i, i32* %FILTER_S_prev_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %task_cnt_1, i32* %task_cnt

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="or_cond3_i_i_i" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_589" val="1"/>
</and_exp><and_exp><literal name="tmp_585" val="0"/>
<literal name="tmp_470_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge2407.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge2407.i.i.i:0  %tmp_474_i_i_i = zext i16 %LAYER_IN_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_474_i_i_i"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2407.i.i.i:1  %in_num_iter = add i32 %in_num_iter_i_i_i, %tmp_474_i_i_i

]]></Node>
<StgValue><ssdm name="in_num_iter"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="363" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2407.i.i.i:2  %tmp_475_i_i_i = icmp ult i32 %in_num_iter, %p_Repl2_37

]]></Node>
<StgValue><ssdm name="tmp_475_i_i_i"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2407.i.i.i:3  br i1 %tmp_475_i_i_i, label %10, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %inter_tile = add i32 %inter_tile_i_i_i, 1

]]></Node>
<StgValue><ssdm name="inter_tile"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ifconv.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="26" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="369" st_id="27" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="371" st_id="28" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="373" st_id="29" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="375" st_id="30" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="377" st_id="31" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="379" st_id="32" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="381" st_id="33" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="383" st_id="34" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="385" st_id="35" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="387" st_id="36" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="388" st_id="36" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="389" st_id="37" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="391" st_id="38" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="393" st_id="39" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="394" st_id="39" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="395" st_id="40" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="396" st_id="40" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="397" st_id="41" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="399" st_id="42" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="401" st_id="43" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="403" st_id="44" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="405" st_id="45" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="407" st_id="46" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="409" st_id="47" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="411" st_id="48" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="412" st_id="48" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="413" st_id="49" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="414" st_id="49" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="415" st_id="50" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="417" st_id="51" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="418" st_id="51" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="419" st_id="52" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="421" st_id="53" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="422" st_id="53" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="423" st_id="54" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="424" st_id="54" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="425" st_id="55" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="426" st_id="55" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="427" st_id="56" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="428" st_id="56" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="429" st_id="57" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="430" st_id="57" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="431" st_id="58" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="432" st_id="58" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="433" st_id="59" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="434" st_id="59" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="435" st_id="60" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="436" st_id="60" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="437" st_id="61" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ret_V = udiv i32 %p_Repl2_34, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="438" st_id="61" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ret_V_27 = udiv i32 %p_Repl2_35, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="439" st_id="62" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="440" st_id="63" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="441" st_id="64" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="442" st_id="65" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="443" st_id="66" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="444" st_id="67" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="445" st_id="68" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_2_i_i_i = mul i32 %ret_V_27, %ret_V

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="446" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %channel_iter = add i32 %p_2_i_i_i, %channel_iter_i_i_i

]]></Node>
<StgValue><ssdm name="channel_iter"/></StgValue>
</operation>

<operation id="447" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_475_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ifconv.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:3  %in_h_iter = add i32 %in_h_iter_i_i_i, %LAYER_IN_H_T_prev_2

]]></Node>
<StgValue><ssdm name="in_h_iter"/></StgValue>
</operation>

<operation id="449" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:5  %in_w_iter = add i32 %in_w_iter_i_i_i, %LAYER_IN_W_T_prev_2

]]></Node>
<StgValue><ssdm name="in_w_iter"/></StgValue>
</operation>

<operation id="450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="16">
<![CDATA[
_ifconv.i.i.i:7  %tmp_478_i_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_478_i_i_i"/></StgValue>
</operation>

<operation id="451" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:8  %out_num_iter = add i32 %tmp_478_i_i_i, %out_num_iter_i_i_i

]]></Node>
<StgValue><ssdm name="out_num_iter"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="452" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv.i.i.i:0  %inter_tile_1_i_i_i = phi i32 [ %inter_tile_i_i_i, %10 ], [ %inter_tile, %11 ]

]]></Node>
<StgValue><ssdm name="inter_tile_1_i_i_i"/></StgValue>
</operation>

<operation id="453" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:4  %tmp_476_i_i_i = icmp ult i32 %in_h_iter, %p_Repl2_35

]]></Node>
<StgValue><ssdm name="tmp_476_i_i_i"/></StgValue>
</operation>

<operation id="454" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:6  %tmp_477_i_i_i = icmp ult i32 %in_w_iter, %p_Repl2_34

]]></Node>
<StgValue><ssdm name="tmp_477_i_i_i"/></StgValue>
</operation>

<operation id="455" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:9  %tmp_479_i_i_i = icmp ult i32 %out_num_iter, %p_Repl2_36

]]></Node>
<StgValue><ssdm name="tmp_479_i_i_i"/></StgValue>
</operation>

<operation id="456" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:10  %layer_iter = add i32 %layer_iter_i_i_i, 1

]]></Node>
<StgValue><ssdm name="layer_iter"/></StgValue>
</operation>

<operation id="457" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:14  %sel_tmp6_demorgan_i_s = or i1 %tmp_475_i_i_i, %tmp_476_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan_i_s"/></StgValue>
</operation>

<operation id="458" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:17  %sel_tmp13_demorgan_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_477_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="459" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv.i.i.i:1  %channel_iter_1_i_i_i = phi i32 [ %channel_iter, %10 ], [ 0, %11 ]

]]></Node>
<StgValue><ssdm name="channel_iter_1_i_i_i"/></StgValue>
</operation>

<operation id="460" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:2  %num_tile = add i32 %inter_tile_1_i_i_i, %channel_iter_1_i_i_i

]]></Node>
<StgValue><ssdm name="num_tile"/></StgValue>
</operation>

<operation id="461" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i.i:11  %tmp_480_i_i_i = icmp eq i32 %layer_iter, %p_Repl2_46

]]></Node>
<StgValue><ssdm name="tmp_480_i_i_i"/></StgValue>
</operation>

<operation id="462" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:12  %sel_tmp1_i_i_i = xor i1 %tmp_475_i_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i_i_i"/></StgValue>
</operation>

<operation id="463" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:13  %sel_tmp2_i_i_i = and i1 %tmp_476_i_i_i, %sel_tmp1_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i_i_i"/></StgValue>
</operation>

<operation id="464" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:15  %sel_tmp6_i_i_i = xor i1 %sel_tmp6_demorgan_i_s, true

]]></Node>
<StgValue><ssdm name="sel_tmp6_i_i_i"/></StgValue>
</operation>

<operation id="465" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:16  %sel_tmp7_i_i_i = and i1 %tmp_477_i_i_i, %sel_tmp6_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i_i_i"/></StgValue>
</operation>

<operation id="466" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:18  %sel_tmp13_i_i_i = xor i1 %sel_tmp13_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp13_i_i_i"/></StgValue>
</operation>

<operation id="467" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:19  %sel_tmp14_i_i_i = and i1 %tmp_479_i_i_i, %sel_tmp13_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp14_i_i_i"/></StgValue>
</operation>

<operation id="468" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:20  %or_cond_i_i_i_69 = or i1 %sel_tmp14_i_i_i, %sel_tmp7_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i_69"/></StgValue>
</operation>

<operation id="469" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:21  %or_cond9_i_i_i = or i1 %sel_tmp2_i_i_i, %tmp_475_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond9_i_i_i"/></StgValue>
</operation>

<operation id="470" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:22  %tmp_500_i_i_i = or i1 %or_cond_i_i_i_69, %sel_tmp2_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_500_i_i_i"/></StgValue>
</operation>

<operation id="471" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:23  %newSel_i_i_i = select i1 %tmp_500_i_i_i, i32 0, i32 %in_num_iter

]]></Node>
<StgValue><ssdm name="newSel_i_i_i"/></StgValue>
</operation>

<operation id="472" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:24  %or_cond10_i_i_i = or i1 %or_cond_i_i_i_69, %or_cond9_i_i_i

]]></Node>
<StgValue><ssdm name="or_cond10_i_i_i"/></StgValue>
</operation>

<operation id="473" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:25  %newSel59_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel59_i_i_i"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:26  %newSel60_i_i_i = select i1 %sel_tmp14_i_i_i, i32 %out_num_iter, i32 %out_num_iter_i_i_i

]]></Node>
<StgValue><ssdm name="newSel60_i_i_i"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:27  %newSel61_i_i_i = select i1 %or_cond_i_i_i_69, i32 %newSel60_i_i_i, i32 %out_num_iter_i_i_i

]]></Node>
<StgValue><ssdm name="newSel61_i_i_i"/></StgValue>
</operation>

<operation id="476" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:28  %newSel62_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel61_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel62_i_i_i"/></StgValue>
</operation>

<operation id="477" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:29  %newSel63_i_i_i = select i1 %sel_tmp2_i_i_i, i32 %in_h_iter, i32 %in_h_iter_i_i_i

]]></Node>
<StgValue><ssdm name="newSel63_i_i_i"/></StgValue>
</operation>

<operation id="478" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:30  %newSel64_i_i_i = select i1 %or_cond_i_i_i_69, i32 0, i32 %newSel63_i_i_i

]]></Node>
<StgValue><ssdm name="newSel64_i_i_i"/></StgValue>
</operation>

<operation id="479" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:31  %newSel65_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel64_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel65_i_i_i"/></StgValue>
</operation>

<operation id="480" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:32  %newSel66_i_i_i = select i1 %sel_tmp14_i_i_i, i32 0, i32 %in_w_iter

]]></Node>
<StgValue><ssdm name="newSel66_i_i_i"/></StgValue>
</operation>

<operation id="481" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:33  %newSel67_i_i_i = select i1 %or_cond_i_i_i_69, i32 %newSel66_i_i_i, i32 %in_w_iter_i_i_i

]]></Node>
<StgValue><ssdm name="newSel67_i_i_i"/></StgValue>
</operation>

<operation id="482" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:34  %newSel68_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel67_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel68_i_i_i"/></StgValue>
</operation>

<operation id="483" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:35  %newSel69_i_i_i = select i1 %tmp_480_i_i_i, i32 0, i32 %layer_iter

]]></Node>
<StgValue><ssdm name="newSel69_i_i_i"/></StgValue>
</operation>

<operation id="484" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:36  %newSel70_i_i_i = select i1 %or_cond10_i_i_i, i32 %layer_iter_i_i_i, i32 %newSel69_i_i_i

]]></Node>
<StgValue><ssdm name="newSel70_i_i_i"/></StgValue>
</operation>

<operation id="485" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:37  %sel_tmp_i_i_i = xor i1 %sel_tmp2_i_i_i, %sel_tmp1_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i_i_i"/></StgValue>
</operation>

<operation id="486" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:38  %tmp_495_not_i_i_i = xor i1 %tmp_477_i_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_495_not_i_i_i"/></StgValue>
</operation>

<operation id="487" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:39  %not_sel_tmp_i_i_i = or i1 %sel_tmp6_demorgan_i_s, %tmp_495_not_i_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp_i_i_i"/></StgValue>
</operation>

<operation id="488" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:40  %tmp_497_not_i_i_i = xor i1 %tmp_479_i_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_497_not_i_i_i"/></StgValue>
</operation>

<operation id="489" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:41  %not_sel_tmp9_i_i_i = or i1 %sel_tmp13_demorgan_i, %tmp_497_not_i_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp9_i_i_i"/></StgValue>
</operation>

<operation id="490" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:42  %tmp163_i_i_i = and i1 %not_sel_tmp_i_i_i, %not_sel_tmp9_i_i_i

]]></Node>
<StgValue><ssdm name="tmp163_i_i_i"/></StgValue>
</operation>

<operation id="491" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:43  %sel_tmp31_i_i_i = and i1 %tmp163_i_i_i, %sel_tmp_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp31_i_i_i"/></StgValue>
</operation>

<operation id="492" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:44  %layer_start_be_i_i_i = or i1 %layer_start_1_i_i_i, %sel_tmp31_i_i_i

]]></Node>
<StgValue><ssdm name="layer_start_be_i_i_i"/></StgValue>
</operation>

<operation id="493" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:45  %tmp_494_not_i_i_i = xor i1 %tmp_476_i_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_494_not_i_i_i"/></StgValue>
</operation>

<operation id="494" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:46  %not_sel_tmp1_i_i_i = or i1 %tmp_475_i_i_i, %tmp_494_not_i_i_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp1_i_i_i"/></StgValue>
</operation>

<operation id="495" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:47  %tmp164_i_i_i = and i1 %tmp_480_i_i_i, %sel_tmp1_i_i_i

]]></Node>
<StgValue><ssdm name="tmp164_i_i_i"/></StgValue>
</operation>

<operation id="496" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:48  %tmp165_i_i_i = and i1 %tmp163_i_i_i, %not_sel_tmp1_i_i_i

]]></Node>
<StgValue><ssdm name="tmp165_i_i_i"/></StgValue>
</operation>

<operation id="497" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i.i.i:49  %done_be_i_i_i = and i1 %tmp165_i_i_i, %tmp164_i_i_i

]]></Node>
<StgValue><ssdm name="done_be_i_i_i"/></StgValue>
</operation>

<operation id="498" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:50  %newSel71_i_i_i = select i1 %sel_tmp14_i_i_i, i32 0, i32 %num_tile

]]></Node>
<StgValue><ssdm name="newSel71_i_i_i"/></StgValue>
</operation>

<operation id="499" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:51  %newSel72_i_i_i = select i1 %or_cond_i_i_i_69, i32 %newSel71_i_i_i, i32 %num_tile

]]></Node>
<StgValue><ssdm name="newSel72_i_i_i"/></StgValue>
</operation>

<operation id="500" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:52  %newSel73_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel72_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel73_i_i_i"/></StgValue>
</operation>

<operation id="501" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:53  %newSel74_i_i_i = select i1 %sel_tmp14_i_i_i, i32 0, i32 %inter_tile_1_i_i_i

]]></Node>
<StgValue><ssdm name="newSel74_i_i_i"/></StgValue>
</operation>

<operation id="502" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:54  %newSel75_i_i_i = select i1 %or_cond_i_i_i_69, i32 %newSel74_i_i_i, i32 %inter_tile_1_i_i_i

]]></Node>
<StgValue><ssdm name="newSel75_i_i_i"/></StgValue>
</operation>

<operation id="503" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:55  %newSel76_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel75_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel76_i_i_i"/></StgValue>
</operation>

<operation id="504" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:56  %newSel77_i_i_i = select i1 %tmp_500_i_i_i, i32 0, i32 %channel_iter_1_i_i_i

]]></Node>
<StgValue><ssdm name="newSel77_i_i_i"/></StgValue>
</operation>

<operation id="505" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i.i:57  %newSel78_i_i_i = select i1 %or_cond10_i_i_i, i32 %newSel77_i_i_i, i32 0

]]></Node>
<StgValue><ssdm name="newSel78_i_i_i"/></StgValue>
</operation>

<operation id="506" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i.i.i:58  br label %.backedge.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="507" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_pong_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_1_70, i32 %LAYER_IN_H_T_prev_lo_2, i32 %LAYER_IN_W_T_prev_lo_2, i32 %FILTER_S_prev_i_i_i_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @cin_load_fifo_write([3240 x i512]* %cin_burst_buf_ping_V, i256* %fifo_cin_load_0_V_V, i32 %LAYER_IN_NUM_T_prev_1_70, i32 %LAYER_IN_H_T_prev_lo_2, i32 %LAYER_IN_W_T_prev_lo_2, i32 %FILTER_S_prev_i_i_i_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
