Library ieee;
include  ieee.std_logic_1164.all

entity DEMicro is 
	port (opcode 			: in std_logic_vector(4 downto 0);
			clock, reset 	: in std_logic;
			clk_sel 			: in std_logic;
			PC_out 			: out std_logic_vector(address_width -1 downto 0);
			
			);
	
	generic( address_width	: integer := 10;
				data_width		: integer
				
			
			
architecture behavior of DEMicro is
signal R0 : std_logic; 
signal R1 : std_logic;
signal clk_125hz : std_logic;


clocks: entity work.clk_div(behavior)
	port map (clock_50mhz => clock, clock_125hz => clk_125hz);

process(clock, )
