{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 02:39:46 2019 " "Info: Processing started: Fri Oct 18 02:39:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend26to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend26to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend26to32 " "Info: Found entity 1: SignalExtend26to32" {  } { { "SignalExtend26to32.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend26to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2of26to28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2of26to28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2of26to28 " "Info: Found entity 1: ShiftLeft2of26to28" {  } { { "ShiftLeft2of26to28.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2of26to28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend1to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend1to32 " "Info: Found entity 1: SignalExtend1to32" {  } { { "SignalExtend1to32.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend1to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux7 " "Info: Found entity 1: Mux7" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9 " "Info: Found entity 1: Mux9" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux6 " "Info: Found entity 1: Mux6" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend16to32 " "Info: Found entity 1: SignalExtend16to32" {  } { { "SignalExtend16to32.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irconcat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irconcat.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRConcat " "Info: Found entity 1: IRConcat" {  } { { "IRConcat.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/IRConcat.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Info: Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Info: Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Banco_reg inst14 " "Warning: Block or symbol \"Banco_reg\" of instance \"inst14\" overlaps another block or symbol" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 248 1528 1752 520 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mux6 inst16 " "Warning: Block or symbol \"mux6\" of instance \"inst16\" overlaps another block or symbol" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 400 1248 1432 560 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst2 " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst2\"" {  } { { "Processador.bdf" "inst2" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -416 568 1080 -192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOverflow Control_Unit.v(46) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(46): object \"stateOverflow\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(84) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(84): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(85) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(85): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(114) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(114): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(115) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(115): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(151) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(151): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(152) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(152): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(184) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(184): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(185) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(185): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(254) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(254): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(283) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(283): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(312) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(312): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(341) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(341): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(370) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(370): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(399) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(399): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(428) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(428): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(457) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(457): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(486) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(486): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(515) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(515): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(544) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(544): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(573) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(573): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(602) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(602): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(633) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(633): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(662) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(662): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(691) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(691): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(720) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(720): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(749) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(749): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(780) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(780): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(809) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(809): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst26 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst26\"" {  } { { "Processador.bdf" "inst26" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 424 2296 2456 584 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:inst28 " "Info: Elaborating entity \"Mux8\" for hierarchy \"Mux8:inst28\"" {  } { { "Processador.bdf" "inst28" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 288 2072 2256 416 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux8.v(21) " "Warning (10270): Verilog HDL Case Statement warning at Mux8.v(21): incomplete case statement has no default case item" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux8.v(21) " "Warning (10240): Verilog HDL Always Construct warning at Mux8.v(21): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux8.v(21) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux8.v(21)" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "Processador.bdf" "PC" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 296 120 256 536 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10 mux10:inst18 " "Info: Elaborating entity \"mux10\" for hierarchy \"mux10:inst18\"" {  } { { "Processador.bdf" "inst18" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 328 2752 2936 488 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux10.v(25) " "Warning (10270): Verilog HDL Case Statement warning at mux10.v(25): incomplete case statement has no default case item" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux10.v(25) " "Warning (10240): Verilog HDL Always Construct warning at mux10.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[5\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[6\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[7\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[8\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[9\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[10\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[11\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[12\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[13\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[14\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[15\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[16\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[17\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[18\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[19\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[20\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[21\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[22\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[23\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[24\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[25\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[26\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[27\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[28\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[29\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[30\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux10.v(25) " "Info (10041): Inferred latch for \"saida\[31\]\" at mux10.v(25)" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2of26to28 ShiftLeft2of26to28:inst15 " "Info: Elaborating entity \"ShiftLeft2of26to28\" for hierarchy \"ShiftLeft2of26to28:inst15\"" {  } { { "Processador.bdf" "inst15" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1240 1848 2136 1336 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRConcat IRConcat:inst13 " "Info: Elaborating entity \"IRConcat\" for hierarchy \"IRConcat:inst13\"" {  } { { "Processador.bdf" "inst13" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 552 1408 1680 648 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst12 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst12\"" {  } { { "Processador.bdf" "inst12" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 336 864 1040 544 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst11 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst11\"" {  } { { "Processador.bdf" "inst11" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst11\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instructions.mif " "Info: Parameter \"LPM_FILE\" = \"instructions.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix III devices " "Warning: Assertion warning: altram does not support Stratix III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix III devices" {  } { { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } } { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 320 632 792 512 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst11\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst11\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tqg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tqg1 " "Info: Found entity 1: altsyncram_tqg1" {  } { { "db/altsyncram_tqg1.tdf" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/db/altsyncram_tqg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tqg1 Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_tqg1:auto_generated " "Info: Elaborating entity \"altsyncram_tqg1\" for hierarchy \"Memoria:inst11\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_tqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/portableware/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:inst " "Info: Elaborating entity \"Mux2\" for hierarchy \"Mux2:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 344 344 528 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:inst7 " "Info: Elaborating entity \"mux1\" for hierarchy \"mux1:inst7\"" {  } { { "Processador.bdf" "inst7" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 776 -56 120 872 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux1.v(16) " "Warning (10270): Verilog HDL Case Statement warning at mux1.v(16): incomplete case statement has no default case item" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux1.v(16) " "Warning (10240): Verilog HDL Always Construct warning at mux1.v(16): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[0\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[1\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[2\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[3\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[4\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[5\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[6\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[7\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[8\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[9\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[10\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[11\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[12\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[13\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[14\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[15\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[16\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[17\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[18\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[19\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[20\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[21\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[22\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[23\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[24\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[25\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[26\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[27\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[28\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[29\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[30\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux1.v(16) " "Info (10041): Inferred latch for \"saida\[31\]\" at mux1.v(16)" {  } { { "mux1.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreSize StoreSize:inst4 " "Info: Elaborating entity \"StoreSize\" for hierarchy \"StoreSize:inst4\"" {  } { { "Processador.bdf" "inst4" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 584 464 664 680 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WRITE_DATA StoreSize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable \"WRITE_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[0\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[0\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[1\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[1\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[2\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[2\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[3\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[3\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[4\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[4\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[5\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[5\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[6\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[6\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[7\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[7\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[8\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[8\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[9\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[9\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[10\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[10\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[11\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[11\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[12\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[12\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[13\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[13\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[14\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[14\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[15\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[15\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[16\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[16\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[17\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[17\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[18\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[18\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[19\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[19\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[20\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[20\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[21\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[21\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[22\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[22\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[23\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[23\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[24\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[24\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[25\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[25\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[26\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[26\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[27\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[27\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[28\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[28\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[29\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[29\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[30\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[30\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_DATA\[31\] StoreSize.v(9) " "Info (10041): Inferred latch for \"WRITE_DATA\[31\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst14 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst14\"" {  } { { "Processador.bdf" "inst14" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 248 1528 1752 520 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux7 Mux7:inst19 " "Info: Elaborating entity \"Mux7\" for hierarchy \"Mux7:inst19\"" {  } { { "Processador.bdf" "inst19" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 616 1120 1312 872 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux7.v(25) " "Warning (10270): Verilog HDL Case Statement warning at Mux7.v(25): incomplete case statement has no default case item" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux7.v(25) " "Warning (10240): Verilog HDL Always Construct warning at Mux7.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux7.v(25) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux7.v(25)" {  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ShiftLeft16:inst3 " "Info: Elaborating entity \"ShiftLeft16\" for hierarchy \"ShiftLeft16:inst3\"" {  } { { "Processador.bdf" "inst3" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 720 1456 1608 816 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadSize LoadSize:inst6 " "Info: Elaborating entity \"LoadSize\" for hierarchy \"LoadSize:inst6\"" {  } { { "Processador.bdf" "inst6" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 712 648 872 808 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPUT LoadSize.v(8) " "Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(8): inferring latch(es) for variable \"OUTPUT\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[0\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[1\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[2\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[3\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[4\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[5\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[6\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[7\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[8\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[9\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[10\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[11\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[12\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[13\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[14\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[15\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[16\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[17\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[18\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[19\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[20\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[21\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[22\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[23\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[24\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[25\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[26\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[27\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[28\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[29\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[30\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] LoadSize.v(8) " "Info (10041): Inferred latch for \"OUTPUT\[31\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend16to32 SignalExtend16to32:inst1 " "Info: Elaborating entity \"SignalExtend16to32\" for hierarchy \"SignalExtend16to32:inst1\"" {  } { { "Processador.bdf" "inst1" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 928 1536 1680 1024 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:inst17 " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:inst17\"" {  } { { "Processador.bdf" "inst17" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1248 1504 1688 1376 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:inst10 " "Info: Elaborating entity \"Mux4\" for hierarchy \"Mux4:inst10\"" {  } { { "Processador.bdf" "inst10" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1352 1248 1432 1456 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:inst9 " "Info: Elaborating entity \"Mux3\" for hierarchy \"Mux3:inst9\"" {  } { { "Processador.bdf" "inst9" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1240 1224 1400 1344 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend1to32 SignalExtend1to32:inst8 " "Info: Elaborating entity \"SignalExtend1to32\" for hierarchy \"SignalExtend1to32:inst8\"" {  } { { "Processador.bdf" "inst8" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1136 1224 1408 1232 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux6 Mux6:inst16 " "Info: Elaborating entity \"Mux6\" for hierarchy \"Mux6:inst16\"" {  } { { "Processador.bdf" "inst16" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 400 1248 1432 560 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux6.v(25) " "Warning (10270): Verilog HDL Case Statement warning at Mux6.v(25): incomplete case statement has no default case item" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux6.v(25) " "Warning (10240): Verilog HDL Always Construct warning at Mux6.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux6.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux6.v(25)" {  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux9 Mux9:inst27 " "Info: Elaborating entity \"Mux9\" for hierarchy \"Mux9:inst27\"" {  } { { "Processador.bdf" "inst27" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 632 2120 2304 792 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux9.v(25) " "Warning (10270): Verilog HDL Case Statement warning at Mux9.v(25): incomplete case statement has no default case item" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux9.v(25) " "Warning (10240): Verilog HDL Always Construct warning at Mux9.v(25): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux9.v(25) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux9.v(25)" {  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:inst5 " "Info: Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:inst5\"" {  } { { "Processador.bdf" "inst5" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 792 1800 1896 968 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[31\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[31\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[30\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[30\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[29\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[29\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[28\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[28\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[27\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[27\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[26\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[26\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[25\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[25\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[24\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[24\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[23\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[23\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[22\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[22\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[21\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[21\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[20\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[20\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[19\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[19\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[18\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[18\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[17\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[17\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[16\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[16\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[15\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[15\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[14\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[14\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[13\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[13\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[12\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[12\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[11\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[11\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[10\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[10\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[9\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[9\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[8\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[8\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[7\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[7\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[6\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[6\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[5\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[5\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[4\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[4\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[3\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[3\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[2\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[2\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[1\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[1\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux10:inst18\|saida\[0\] " "Warning: LATCH primitive \"mux10:inst18\|saida\[0\]\" is permanently enabled" {  } { { "mux10.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 25 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[31\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[31\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[30\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[30\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[29\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[29\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[28\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[28\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[27\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[27\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[26\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[26\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[25\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[25\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[24\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[24\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[23\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[23\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[22\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[22\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[21\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[21\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[20\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[20\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[19\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[19\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[18\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[18\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[17\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[17\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[16\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[16\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[15\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[15\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[14\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[14\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[13\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[13\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[12\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[12\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[11\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[11\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[10\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[10\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[9\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[9\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[8\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[8\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[7\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[7\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[6\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[6\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[5\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[5\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[4\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[4\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[3\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[3\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[2\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[2\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[1\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[1\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StoreSize:inst4\|WRITE_DATA\[0\] " "Warning: LATCH primitive \"StoreSize:inst4\|WRITE_DATA\[0\]\" is permanently enabled" {  } { { "StoreSize.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[31\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[31\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[30\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[30\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[29\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[29\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[28\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[28\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[27\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[27\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[26\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[26\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[25\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[25\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[24\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[24\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[23\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[23\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[22\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[22\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[21\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[21\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[20\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[20\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[19\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[19\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[18\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[18\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[17\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[17\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[16\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[16\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[15\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[15\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[14\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[14\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[13\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[13\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[12\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[12\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[11\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[11\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[10\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[10\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[9\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[9\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[8\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[8\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[7\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[7\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[6\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[6\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[5\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[5\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[4\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[4\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[3\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[3\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[2\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[2\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[1\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[1\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux8:inst28\|saida\[0\] " "Warning: LATCH primitive \"Mux8:inst28\|saida\[0\]\" is permanently enabled" {  } { { "Mux8.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 21 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[0\] " "Warning: Latch Mux9:inst27\|saida\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[1\] " "Warning: Latch Mux9:inst27\|saida\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[2\] " "Warning: Latch Mux9:inst27\|saida\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[3\] " "Warning: Latch Mux9:inst27\|saida\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[4\] " "Warning: Latch Mux9:inst27\|saida\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[5\] " "Warning: Latch Mux9:inst27\|saida\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[6\] " "Warning: Latch Mux9:inst27\|saida\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[7\] " "Warning: Latch Mux9:inst27\|saida\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[8\] " "Warning: Latch Mux9:inst27\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[9\] " "Warning: Latch Mux9:inst27\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[10\] " "Warning: Latch Mux9:inst27\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[11\] " "Warning: Latch Mux9:inst27\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[12\] " "Warning: Latch Mux9:inst27\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[13\] " "Warning: Latch Mux9:inst27\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[14\] " "Warning: Latch Mux9:inst27\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[15\] " "Warning: Latch Mux9:inst27\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[16\] " "Warning: Latch Mux9:inst27\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[17\] " "Warning: Latch Mux9:inst27\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[18\] " "Warning: Latch Mux9:inst27\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[19\] " "Warning: Latch Mux9:inst27\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[20\] " "Warning: Latch Mux9:inst27\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[21\] " "Warning: Latch Mux9:inst27\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[22\] " "Warning: Latch Mux9:inst27\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[23\] " "Warning: Latch Mux9:inst27\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[24\] " "Warning: Latch Mux9:inst27\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[25\] " "Warning: Latch Mux9:inst27\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[26\] " "Warning: Latch Mux9:inst27\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[27\] " "Warning: Latch Mux9:inst27\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[28\] " "Warning: Latch Mux9:inst27\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[29\] " "Warning: Latch Mux9:inst27\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[30\] " "Warning: Latch Mux9:inst27\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux9:inst27\|saida\[31\] " "Warning: Latch Mux9:inst27\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|REG_B " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|REG_B" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[31\] " "Warning: Latch Mux7:inst19\|saida\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[30\] " "Warning: Latch Mux7:inst19\|saida\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[29\] " "Warning: Latch Mux7:inst19\|saida\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[28\] " "Warning: Latch Mux7:inst19\|saida\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[27\] " "Warning: Latch Mux7:inst19\|saida\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[26\] " "Warning: Latch Mux7:inst19\|saida\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[25\] " "Warning: Latch Mux7:inst19\|saida\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[24\] " "Warning: Latch Mux7:inst19\|saida\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[23\] " "Warning: Latch Mux7:inst19\|saida\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[22\] " "Warning: Latch Mux7:inst19\|saida\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[21\] " "Warning: Latch Mux7:inst19\|saida\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[20\] " "Warning: Latch Mux7:inst19\|saida\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[19\] " "Warning: Latch Mux7:inst19\|saida\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[18\] " "Warning: Latch Mux7:inst19\|saida\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[17\] " "Warning: Latch Mux7:inst19\|saida\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[16\] " "Warning: Latch Mux7:inst19\|saida\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[15\] " "Warning: Latch Mux7:inst19\|saida\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[3\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[14\] " "Warning: Latch Mux7:inst19\|saida\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[13\] " "Warning: Latch Mux7:inst19\|saida\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[12\] " "Warning: Latch Mux7:inst19\|saida\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[11\] " "Warning: Latch Mux7:inst19\|saida\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[10\] " "Warning: Latch Mux7:inst19\|saida\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[9\] " "Warning: Latch Mux7:inst19\|saida\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[8\] " "Warning: Latch Mux7:inst19\|saida\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[7\] " "Warning: Latch Mux7:inst19\|saida\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[6\] " "Warning: Latch Mux7:inst19\|saida\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[5\] " "Warning: Latch Mux7:inst19\|saida\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[4\] " "Warning: Latch Mux7:inst19\|saida\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[3\] " "Warning: Latch Mux7:inst19\|saida\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[2\] " "Warning: Latch Mux7:inst19\|saida\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[1\] " "Warning: Latch Mux7:inst19\|saida\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux7:inst19\|saida\[0\] " "Warning: Latch Mux7:inst19\|saida\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_7\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_7\[3\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux7.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux6:inst16\|saida\[4\] " "Warning: Latch Mux6:inst16\|saida\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_6\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_6\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux6:inst16\|saida\[3\] " "Warning: Latch Mux6:inst16\|saida\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_6\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_6\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux6:inst16\|saida\[2\] " "Warning: Latch Mux6:inst16\|saida\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_6\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_6\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux6:inst16\|saida\[1\] " "Warning: Latch Mux6:inst16\|saida\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_6\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_6\[2\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Mux6:inst16\|saida\[0\] " "Warning: Latch Mux6:inst16\|saida\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:inst2\|mux_6\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control_Unit:inst2\|mux_6\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux6.v" "" { Text "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MEM_WRITE GND " "Warning (13410): Pin \"MEM_WRITE\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 232 688 864 248 "MEM_WRITE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_ULA_A_CONTROL\[0\] GND " "Warning (13410): Pin \"MUX_ULA_A_CONTROL\[0\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 464 2016 2192 480 "MUX_ULA_A_CONTROL\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_ULA_B_CONTROL\[1\] GND " "Warning (13410): Pin \"MUX_ULA_B_CONTROL\[1\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 816 2128 2304 832 "MUX_ULA_B_CONTROL\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[7\] GND " "Warning (13410): Pin \"state\[7\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[6\] GND " "Warning (13410): Pin \"state\[6\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[5\] GND " "Warning (13410): Pin \"state\[5\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[4\] GND " "Warning (13410): Pin \"state\[4\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[3\] GND " "Warning (13410): Pin \"state\[3\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[2\] GND " "Warning (13410): Pin \"state\[2\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[1\] GND " "Warning (13410): Pin \"state\[1\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[0\] GND " "Warning (13410): Pin \"state\[0\]\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "D:/Users/Erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { -80 488 664 -64 "state\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3230 " "Info: Implemented 3230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "385 " "Info: Implemented 385 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2811 " "Info: Implemented 2811 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 293 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 293 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 02:39:59 2019 " "Info: Processing ended: Fri Oct 18 02:39:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
