IP Upgrade report for PhoenixFPGA
Sat Feb 22 17:04:41 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Feb 22 17:04:41 2025              ;
; Quartus Prime Version        ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                ; PhoenixFPGA                                    ;
; Top-level Entity Name        ; PhoenixFPGA                                    ;
; Family                       ; Cyclone 10 LP                                  ;
+------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                 ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File                     ; Message ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; controller  ; Qsys           ; 20.1    ; controller/synthesis/controller.qip ; controller.qsys      ; controller/synthesis/controller.qip ;         ;
; pll         ; ALTPLL         ; 20.1    ; hdl/pll.qip                         ; hdl/pll.v            ; hdl/pll.qip                         ;         ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "controller.qsys" to "controller.BAK.qsys"
Info (11902): Backing up file "controller/synthesis/controller.v" to "controller.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "controller.qsys"
Info: Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8
Info: 2025.02.22.17:01:14 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2025.02.22.17:01:14 Info: Finished upgrading the ip cores
Info: Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8
Info: 2025.02.22.17:01:26 Info: Saving generation log to C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller
Info: 2025.02.22.17:01:26 Info: Starting: Create simulation model
Info: 2025.02.22.17:01:26 Info: qsys-generate C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller\simulation --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2025.02.22.17:01:26 Info: Loading App
Info: 2025.02.22.17:01:26 Info: Reading input file
Info: 2025.02.22.17:01:26 Info: Adding avalon_st_uart_tx_0 [avalon_st_uart_tx 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module avalon_st_uart_tx_0
Info: 2025.02.22.17:01:26 Info: Adding clk_0 [clock_source 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module clk_0
Info: 2025.02.22.17:01:26 Info: Adding clk_1 [clock_source 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module clk_1
Info: 2025.02.22.17:01:26 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module data_ram_0
Info: 2025.02.22.17:01:26 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module data_ram_1
Info: 2025.02.22.17:01:26 Info: Adding dc_fifo_0 [altera_avalon_dc_fifo 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module dc_fifo_0
Info: 2025.02.22.17:01:26 Info: Adding float32to16_0 [float32to16 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module float32to16_0
Info: 2025.02.22.17:01:26 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module fpu_0
Info: 2025.02.22.17:01:26 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module i2c_master_0
Info: 2025.02.22.17:01:26 Info: Adding imu_spim [imu_spim 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module imu_spim
Info: 2025.02.22.17:01:26 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module instruction_rom_0
Info: 2025.02.22.17:01:26 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module jtag_uart_0
Info: 2025.02.22.17:01:26 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module mm_bridge_0
Info: 2025.02.22.17:01:26 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module mm_bridge_1
Info: 2025.02.22.17:01:26 Info: Adding mm_bridge_2 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module mm_bridge_2
Info: 2025.02.22.17:01:26 Info: Adding motor_controller_5 [motor_controller 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module motor_controller_5
Info: 2025.02.22.17:01:26 Info: Adding msgdma_0 [altera_msgdma 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module msgdma_0
Info: 2025.02.22.17:01:26 Info: Adding nios_0 [altera_nios2_gen2 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module nios_0
Info: 2025.02.22.17:01:26 Info: Adding performance_counter_0 [altera_avalon_performance_counter 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module performance_counter_0
Info: 2025.02.22.17:01:26 Info: Adding pio_0 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module pio_0
Info: 2025.02.22.17:01:26 Info: Adding pio_1 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module pio_1
Info: 2025.02.22.17:01:26 Info: Adding pio_2 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module pio_2
Info: 2025.02.22.17:01:26 Info: Adding reset_controller_0 [altera_reset_controller 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module reset_controller_0
Info: 2025.02.22.17:01:26 Info: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Info: 2025.02.22.17:01:26 Info: Adding spim_0 [altera_avalon_spi 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module spim_0
Info: 2025.02.22.17:01:26 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module st_packets_to_bytes_0
Info: 2025.02.22.17:01:26 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module sysid_qsys_0
Info: 2025.02.22.17:01:26 Info: Adding timer_0 [altera_avalon_timer 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module timer_0
Info: 2025.02.22.17:01:26 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2025.02.22.17:01:26 Info: Parameterizing module vector_controller_master_0
Info: 2025.02.22.17:01:26 Info: Adding vic_0 [altera_vic 23.1]
Info: 2025.02.22.17:01:26 Info: Parameterizing module vic_0
Info: 2025.02.22.17:01:26 Info: Building connections
Info: 2025.02.22.17:01:26 Info: Parameterizing connections
Info: 2025.02.22.17:01:26 Info: Validating
Info: 2025.02.22.17:01:29 Info: Done reading input file
Info: 2025.02.22.17:01:32 Info: controller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2025.02.22.17:01:32 Warning: controller.nios_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2025.02.22.17:01:32 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2025.02.22.17:01:32 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2025.02.22.17:01:32 Info: controller: Generating controller "controller" for SIM_VERILOG
Info: 2025.02.22.17:01:42 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: 2025.02.22.17:01:42 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:01:42 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: 2025.02.22.17:01:42 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:01:42 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:01:44 Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: 2025.02.22.17:01:44 Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:01:44 Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has address signal 15 bit wide, but the slave is 13 bit wide.
Info: 2025.02.22.17:01:44 Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Warning: 2025.02.22.17:01:52 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: 2025.02.22.17:01:52 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: 2025.02.22.17:01:52 Info: avalon_st_uart_tx_0: "controller" instantiated avalon_st_uart_tx "avalon_st_uart_tx_0"
Info: 2025.02.22.17:01:52 Info: data_ram_0: Starting RTL generation for module 'controller_data_ram_0'
Info: 2025.02.22.17:01:54 Info: data_ram_0: Done RTL generation for module 'controller_data_ram_0'
Info: 2025.02.22.17:01:54 Info: data_ram_0: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_0"
Info: 2025.02.22.17:01:54 Info: data_ram_1: Starting RTL generation for module 'controller_data_ram_1'
Info: 2025.02.22.17:01:54 Info: data_ram_1: Done RTL generation for module 'controller_data_ram_1'
Info: 2025.02.22.17:01:54 Info: data_ram_1: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_1"
Info: 2025.02.22.17:01:54 Info: dc_fifo_0: "controller" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: 2025.02.22.17:01:54 Info: float32to16_0: "controller" instantiated float32to16 "float32to16_0"
Info: 2025.02.22.17:01:55 Info: fpu_0: "controller" instantiated altera_nios_custom_instr_floating_point_2 "fpu_0"
Info: 2025.02.22.17:01:55 Info: i2c_master_0: "controller" instantiated i2c_master "i2c_master_0"
Info: 2025.02.22.17:01:55 Info: imu_spim: "controller" instantiated imu_spim "imu_spim"
Info: 2025.02.22.17:01:55 Info: instruction_rom_0: Starting RTL generation for module 'controller_instruction_rom_0'
Info: 2025.02.22.17:01:55 Info: instruction_rom_0: Done RTL generation for module 'controller_instruction_rom_0'
Info: 2025.02.22.17:01:55 Info: instruction_rom_0: "controller" instantiated altera_avalon_onchip_memory2 "instruction_rom_0"
Info: 2025.02.22.17:01:55 Info: jtag_uart_0: Starting RTL generation for module 'controller_jtag_uart_0'
Info: 2025.02.22.17:01:56 Info: jtag_uart_0: Done RTL generation for module 'controller_jtag_uart_0'
Info: 2025.02.22.17:01:56 Info: jtag_uart_0: "controller" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2025.02.22.17:01:56 Info: mm_bridge_0: "controller" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2025.02.22.17:01:56 Info: motor_controller_5: "controller" instantiated motor_controller "motor_controller_5"
Info: 2025.02.22.17:01:57 Info: msgdma_0: "controller" instantiated altera_msgdma "msgdma_0"
Info: 2025.02.22.17:01:58 Info: nios_0: "controller" instantiated altera_nios2_gen2 "nios_0"
Info: 2025.02.22.17:01:58 Info: performance_counter_0: Starting RTL generation for module 'controller_performance_counter_0'
Info: 2025.02.22.17:01:58 Info: performance_counter_0: Done RTL generation for module 'controller_performance_counter_0'
Info: 2025.02.22.17:01:58 Info: performance_counter_0: "controller" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: 2025.02.22.17:01:58 Info: pio_0: Starting RTL generation for module 'controller_pio_0'
Info: 2025.02.22.17:01:58 Info: pio_0: Done RTL generation for module 'controller_pio_0'
Info: 2025.02.22.17:01:58 Info: pio_0: "controller" instantiated altera_avalon_pio "pio_0"
Info: 2025.02.22.17:01:58 Info: pio_1: Starting RTL generation for module 'controller_pio_1'
Info: 2025.02.22.17:01:58 Info: pio_1: Done RTL generation for module 'controller_pio_1'
Info: 2025.02.22.17:01:58 Info: pio_1: "controller" instantiated altera_avalon_pio "pio_1"
Info: 2025.02.22.17:01:58 Info: pio_2: Starting RTL generation for module 'controller_pio_2'
Info: 2025.02.22.17:01:59 Info: pio_2: Done RTL generation for module 'controller_pio_2'
Info: 2025.02.22.17:01:59 Info: pio_2: "controller" instantiated altera_avalon_pio "pio_2"
Info: 2025.02.22.17:01:59 Info: reset_controller_0: "controller" instantiated altera_reset_controller "reset_controller_0"
Info: 2025.02.22.17:02:00 Info: spi_slave_to_avalon_mm_master_bridge_0: "controller" instantiated spi_slave_to_avalon_mm_master_bridge "spi_slave_to_avalon_mm_master_bridge_0"
Info: 2025.02.22.17:02:00 Info: spim_0: Starting RTL generation for module 'controller_spim_0'
Info: 2025.02.22.17:02:01 Info: spim_0: Done RTL generation for module 'controller_spim_0'
Info: 2025.02.22.17:02:01 Info: spim_0: "controller" instantiated altera_avalon_spi "spim_0"
Info: 2025.02.22.17:02:01 Info: st_packets_to_bytes_0: "controller" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: 2025.02.22.17:02:01 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:01 Info: sysid_qsys_0: "controller" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2025.02.22.17:02:01 Info: timer_0: Starting RTL generation for module 'controller_timer_0'
Info: 2025.02.22.17:02:01 Info: timer_0: Done RTL generation for module 'controller_timer_0'
Info: 2025.02.22.17:02:01 Info: timer_0: "controller" instantiated altera_avalon_timer "timer_0"
Info: 2025.02.22.17:02:01 Info: vector_controller_master_0: "controller" instantiated vector_controller_master "vector_controller_master_0"
Info: 2025.02.22.17:02:02 Info: vic_0: "controller" instantiated altera_vic "vic_0"
Info: 2025.02.22.17:02:02 Info: nios_0_custom_instruction_master_translator: "controller" instantiated altera_customins_master_translator "nios_0_custom_instruction_master_translator"
Info: 2025.02.22.17:02:02 Info: nios_0_custom_instruction_master_comb_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_comb_xconnect"
Info: 2025.02.22.17:02:02 Info: nios_0_custom_instruction_master_comb_slave_translator0: "controller" instantiated altera_customins_slave_translator "nios_0_custom_instruction_master_comb_slave_translator0"
Info: 2025.02.22.17:02:02 Info: nios_0_custom_instruction_master_multi_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_multi_xconnect"
Info: 2025.02.22.17:02:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:06 Info: mm_interconnect_0: "controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2025.02.22.17:02:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:13 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:16 Info: mm_interconnect_1: "controller" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2025.02.22.17:02:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:25 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:25 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:25 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:29 Info: mm_interconnect_2: "controller" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2025.02.22.17:02:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:37 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:37 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:38 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:38 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:39 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:43 Info: mm_interconnect_3: "controller" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2025.02.22.17:02:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:02:47 Info: mm_interconnect_4: "controller" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: 2025.02.22.17:02:48 Info: mm_interconnect_5: "controller" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: 2025.02.22.17:02:51 Info: mm_interconnect_6: "controller" instantiated altera_mm_interconnect "mm_interconnect_6"
Info: 2025.02.22.17:02:51 Info: irq_mapper: "controller" instantiated altera_irq_mapper "irq_mapper"
Info: 2025.02.22.17:02:51 Info: fpci_combi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: 2025.02.22.17:02:51 Info: fpci_multi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: 2025.02.22.17:02:51 Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: 2025.02.22.17:02:51 Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: 2025.02.22.17:02:51 Info: cpu: Starting RTL generation for module 'controller_nios_0_cpu'
Info: 2025.02.22.17:02:51 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0035_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0035_cpu_gen
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*) Starting Nios II generation
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)   Elaborating CPU configuration settings
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)   Creating all objects for CPU
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)     Testbench
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)     Instruction decoding
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)       Instruction fields
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:53 (*)       Instruction decodes
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)       Signals for RTL simulation waveforms
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)       Instruction controls
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)     Pipeline frontend
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)     Pipeline backend
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)   Master tightly_coupled_data_master_0 address range (0x8000, 0x9fff) overlaps with master data_master address range (0x0, 0xffff)
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)   Master data_master address range (0x0, 0xffff) overlaps with master tightly_coupled_data_master_0 address range (0x8000, 0x9fff)
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:54 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:55 (*)   Creating 'C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0035_cpu_gen/
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:55 (*)   Generating RTL from CPU objects
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:55 (*)   Creating plain-text RTL
Info: 2025.02.22.17:02:56 Info: cpu: # 2025.02.22 17:02:56 (*) Done Nios II generation
Info: 2025.02.22.17:02:56 Info: cpu: Locale 'Japanese_Japan.932' is unsupported, and may crash the interpreter.
Info: 2025.02.22.17:02:56 Info: cpu: Done RTL generation for module 'controller_nios_0_cpu'
Info: 2025.02.22.17:02:56 Info: cpu: "nios_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2025.02.22.17:02:56 Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: 2025.02.22.17:02:56 Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: 2025.02.22.17:02:56 Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: 2025.02.22.17:02:56 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
Info: 2025.02.22.17:02:56 Info: mm_bridge_2_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_2_s0_translator"
Info: 2025.02.22.17:02:56 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent"
Info: 2025.02.22.17:02:56 Info: mm_bridge_2_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_2_s0_agent"
Info: 2025.02.22.17:02:56 Info: mm_bridge_2_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_2_s0_agent_rsp_fifo"
Info: 2025.02.22.17:02:57 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:02:57 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:02:57 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter"
Info: 2025.02.22.17:02:57 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:57 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:02:57 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:02:57 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:02:57 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:02:57 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2025.02.22.17:02:58 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:02:58 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:02:58 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2025.02.22.17:02:58 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2025.02.22.17:02:58 Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: 2025.02.22.17:02:58 Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: 2025.02.22.17:02:58 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:02:58 Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2025.02.22.17:02:58 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:02:58 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:02:58 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:02:58 Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
Info: 2025.02.22.17:02:58 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:02:58 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:02:58 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:58 Info: msgdma_0_descriptor_slave_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "msgdma_0_descriptor_slave_cmd_width_adapter"
Info: 2025.02.22.17:02:58 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:59 Info: avalon_st_adapter_005: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: 2025.02.22.17:02:59 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:02:59 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:02:59 Info: router_004: "mm_interconnect_3" instantiated altera_merlin_router "router_004"
Info: 2025.02.22.17:02:59 Info: motor_controller_5_slave_burst_adapter: "mm_interconnect_3" instantiated altera_merlin_burst_adapter "motor_controller_5_slave_burst_adapter"
Info: 2025.02.22.17:02:59 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:59 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:59 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:02:59 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:02:59 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:02:59 Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:02:59 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:02:59 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:03:00 Info: avalon_st_adapter_003: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: 2025.02.22.17:03:00 Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:03:00 Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:03:00 Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:03:00 Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:03:00 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:03:00 Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:03:00 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation/submodules
Info: 2025.02.22.17:03:00 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:03:00 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:03:00 Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:03:00 Info: controller: Done "controller" with 99 modules, 172 files
Info: 2025.02.22.17:03:00 Info: qsys-generate succeeded.
Info: 2025.02.22.17:03:00 Info: Finished: Create simulation model
Info: 2025.02.22.17:03:00 Info: Starting: Create Modelsim Project.
Info: 2025.02.22.17:03:00 Info: sim-script-gen --spd=C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller\controller.spd --output-directory=C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation
Info: 2025.02.22.17:03:00 Info: Doing: ip-make-simscript --spd=C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller\controller.spd --output-directory=C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation
Info: 2025.02.22.17:03:01 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation
Info: 2025.02.22.17:03:01 Info:     mentor
Info: 2025.02.22.17:03:01 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation
Info: 2025.02.22.17:03:01 Info:     aldec
Info: 2025.02.22.17:03:01 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/simulation
Info: 2025.02.22.17:03:01 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2025.02.22.17:03:01 Info: Finished: Create Modelsim Project.
Info: 2025.02.22.17:03:01 Info: Starting: Create block symbol file (.bsf)
Info: 2025.02.22.17:03:01 Info: qsys-generate C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller.qsys --block-symbol-file --output-directory=C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2025.02.22.17:03:02 Info: Loading App
Info: 2025.02.22.17:03:02 Info: Reading input file
Info: 2025.02.22.17:03:02 Info: Adding avalon_st_uart_tx_0 [avalon_st_uart_tx 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module avalon_st_uart_tx_0
Info: 2025.02.22.17:03:02 Info: Adding clk_0 [clock_source 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module clk_0
Info: 2025.02.22.17:03:02 Info: Adding clk_1 [clock_source 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module clk_1
Info: 2025.02.22.17:03:02 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module data_ram_0
Info: 2025.02.22.17:03:02 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module data_ram_1
Info: 2025.02.22.17:03:02 Info: Adding dc_fifo_0 [altera_avalon_dc_fifo 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module dc_fifo_0
Info: 2025.02.22.17:03:02 Info: Adding float32to16_0 [float32to16 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module float32to16_0
Info: 2025.02.22.17:03:02 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module fpu_0
Info: 2025.02.22.17:03:02 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module i2c_master_0
Info: 2025.02.22.17:03:02 Info: Adding imu_spim [imu_spim 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module imu_spim
Info: 2025.02.22.17:03:02 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module instruction_rom_0
Info: 2025.02.22.17:03:02 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module jtag_uart_0
Info: 2025.02.22.17:03:02 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module mm_bridge_0
Info: 2025.02.22.17:03:02 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module mm_bridge_1
Info: 2025.02.22.17:03:02 Info: Adding mm_bridge_2 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module mm_bridge_2
Info: 2025.02.22.17:03:02 Info: Adding motor_controller_5 [motor_controller 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module motor_controller_5
Info: 2025.02.22.17:03:02 Info: Adding msgdma_0 [altera_msgdma 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module msgdma_0
Info: 2025.02.22.17:03:02 Info: Adding nios_0 [altera_nios2_gen2 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module nios_0
Info: 2025.02.22.17:03:02 Info: Adding performance_counter_0 [altera_avalon_performance_counter 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module performance_counter_0
Info: 2025.02.22.17:03:02 Info: Adding pio_0 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module pio_0
Info: 2025.02.22.17:03:02 Info: Adding pio_1 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module pio_1
Info: 2025.02.22.17:03:02 Info: Adding pio_2 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module pio_2
Info: 2025.02.22.17:03:02 Info: Adding reset_controller_0 [altera_reset_controller 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module reset_controller_0
Info: 2025.02.22.17:03:02 Info: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Info: 2025.02.22.17:03:02 Info: Adding spim_0 [altera_avalon_spi 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module spim_0
Info: 2025.02.22.17:03:02 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module st_packets_to_bytes_0
Info: 2025.02.22.17:03:02 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module sysid_qsys_0
Info: 2025.02.22.17:03:02 Info: Adding timer_0 [altera_avalon_timer 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module timer_0
Info: 2025.02.22.17:03:02 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2025.02.22.17:03:02 Info: Parameterizing module vector_controller_master_0
Info: 2025.02.22.17:03:02 Info: Adding vic_0 [altera_vic 23.1]
Info: 2025.02.22.17:03:02 Info: Parameterizing module vic_0
Info: 2025.02.22.17:03:02 Info: Building connections
Info: 2025.02.22.17:03:02 Info: Parameterizing connections
Info: 2025.02.22.17:03:02 Info: Validating
Info: 2025.02.22.17:03:04 Info: Done reading input file
Info: 2025.02.22.17:03:07 Info: controller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2025.02.22.17:03:07 Warning: controller.nios_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2025.02.22.17:03:07 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2025.02.22.17:03:07 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2025.02.22.17:03:08 Info: qsys-generate succeeded.
Info: 2025.02.22.17:03:08 Info: Finished: Create block symbol file (.bsf)
Info: 2025.02.22.17:03:08 Info:
Info: 2025.02.22.17:03:08 Info: Starting: Create HDL design files for synthesis
Info: 2025.02.22.17:03:08 Info: qsys-generate C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller.qsys --synthesis=VERILOG --output-directory=C:\Users\KIKS\Documents\phoenix-firmware\FPGA\App\controller\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2025.02.22.17:03:08 Info: Loading App
Info: 2025.02.22.17:03:08 Info: Reading input file
Info: 2025.02.22.17:03:08 Info: Adding avalon_st_uart_tx_0 [avalon_st_uart_tx 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module avalon_st_uart_tx_0
Info: 2025.02.22.17:03:08 Info: Adding clk_0 [clock_source 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module clk_0
Info: 2025.02.22.17:03:08 Info: Adding clk_1 [clock_source 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module clk_1
Info: 2025.02.22.17:03:08 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module data_ram_0
Info: 2025.02.22.17:03:08 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module data_ram_1
Info: 2025.02.22.17:03:08 Info: Adding dc_fifo_0 [altera_avalon_dc_fifo 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module dc_fifo_0
Info: 2025.02.22.17:03:08 Info: Adding float32to16_0 [float32to16 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module float32to16_0
Info: 2025.02.22.17:03:08 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module fpu_0
Info: 2025.02.22.17:03:08 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module i2c_master_0
Info: 2025.02.22.17:03:08 Info: Adding imu_spim [imu_spim 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module imu_spim
Info: 2025.02.22.17:03:08 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module instruction_rom_0
Info: 2025.02.22.17:03:08 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module jtag_uart_0
Info: 2025.02.22.17:03:08 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module mm_bridge_0
Info: 2025.02.22.17:03:08 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module mm_bridge_1
Info: 2025.02.22.17:03:08 Info: Adding mm_bridge_2 [altera_avalon_mm_bridge 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module mm_bridge_2
Info: 2025.02.22.17:03:08 Info: Adding motor_controller_5 [motor_controller 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module motor_controller_5
Info: 2025.02.22.17:03:08 Info: Adding msgdma_0 [altera_msgdma 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module msgdma_0
Info: 2025.02.22.17:03:08 Info: Adding nios_0 [altera_nios2_gen2 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module nios_0
Info: 2025.02.22.17:03:08 Info: Adding performance_counter_0 [altera_avalon_performance_counter 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module performance_counter_0
Info: 2025.02.22.17:03:08 Info: Adding pio_0 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module pio_0
Info: 2025.02.22.17:03:08 Info: Adding pio_1 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module pio_1
Info: 2025.02.22.17:03:08 Info: Adding pio_2 [altera_avalon_pio 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module pio_2
Info: 2025.02.22.17:03:08 Info: Adding reset_controller_0 [altera_reset_controller 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module reset_controller_0
Info: 2025.02.22.17:03:08 Info: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Info: 2025.02.22.17:03:08 Info: Adding spim_0 [altera_avalon_spi 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module spim_0
Info: 2025.02.22.17:03:08 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module st_packets_to_bytes_0
Info: 2025.02.22.17:03:08 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module sysid_qsys_0
Info: 2025.02.22.17:03:08 Info: Adding timer_0 [altera_avalon_timer 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module timer_0
Info: 2025.02.22.17:03:08 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2025.02.22.17:03:08 Info: Parameterizing module vector_controller_master_0
Info: 2025.02.22.17:03:08 Info: Adding vic_0 [altera_vic 23.1]
Info: 2025.02.22.17:03:08 Info: Parameterizing module vic_0
Info: 2025.02.22.17:03:08 Info: Building connections
Info: 2025.02.22.17:03:08 Info: Parameterizing connections
Info: 2025.02.22.17:03:08 Info: Validating
Info: 2025.02.22.17:03:11 Info: Done reading input file
Info: 2025.02.22.17:03:13 Info: controller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2025.02.22.17:03:13 Warning: controller.nios_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2025.02.22.17:03:13 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2025.02.22.17:03:13 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2025.02.22.17:03:14 Info: controller: Generating controller "controller" for QUARTUS_SYNTH
Info: 2025.02.22.17:03:24 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: 2025.02.22.17:03:24 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:03:24 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: 2025.02.22.17:03:24 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2025.02.22.17:03:24 Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:03:25 Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: 2025.02.22.17:03:25 Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2025.02.22.17:03:26 Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has address signal 15 bit wide, but the slave is 13 bit wide.
Info: 2025.02.22.17:03:26 Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Warning: 2025.02.22.17:03:34 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: 2025.02.22.17:03:34 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: 2025.02.22.17:03:34 Info: avalon_st_uart_tx_0: "controller" instantiated avalon_st_uart_tx "avalon_st_uart_tx_0"
Info: 2025.02.22.17:03:34 Info: data_ram_0: Starting RTL generation for module 'controller_data_ram_0'
Info: 2025.02.22.17:03:34 Info: data_ram_0: Done RTL generation for module 'controller_data_ram_0'
Info: 2025.02.22.17:03:34 Info: data_ram_0: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_0"
Info: 2025.02.22.17:03:34 Info: data_ram_1: Starting RTL generation for module 'controller_data_ram_1'
Info: 2025.02.22.17:03:35 Info: data_ram_1: Done RTL generation for module 'controller_data_ram_1'
Info: 2025.02.22.17:03:35 Info: data_ram_1: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_1"
Info: 2025.02.22.17:03:35 Info: dc_fifo_0: "controller" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: 2025.02.22.17:03:35 Info: float32to16_0: "controller" instantiated float32to16 "float32to16_0"
Info: 2025.02.22.17:03:36 Info: fpu_0: "controller" instantiated altera_nios_custom_instr_floating_point_2 "fpu_0"
Info: 2025.02.22.17:03:36 Info: i2c_master_0: "controller" instantiated i2c_master "i2c_master_0"
Info: 2025.02.22.17:03:36 Info: imu_spim: "controller" instantiated imu_spim "imu_spim"
Info: 2025.02.22.17:03:36 Info: instruction_rom_0: Starting RTL generation for module 'controller_instruction_rom_0'
Info: 2025.02.22.17:03:36 Info: instruction_rom_0: Done RTL generation for module 'controller_instruction_rom_0'
Info: 2025.02.22.17:03:36 Info: instruction_rom_0: "controller" instantiated altera_avalon_onchip_memory2 "instruction_rom_0"
Info: 2025.02.22.17:03:36 Info: jtag_uart_0: Starting RTL generation for module 'controller_jtag_uart_0'
Info: 2025.02.22.17:03:36 Info: jtag_uart_0: Done RTL generation for module 'controller_jtag_uart_0'
Info: 2025.02.22.17:03:36 Info: jtag_uart_0: "controller" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2025.02.22.17:03:36 Info: mm_bridge_0: "controller" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2025.02.22.17:03:36 Info: motor_controller_5: "controller" instantiated motor_controller "motor_controller_5"
Info: 2025.02.22.17:03:37 Info: msgdma_0: "controller" instantiated altera_msgdma "msgdma_0"
Info: 2025.02.22.17:03:38 Info: nios_0: "controller" instantiated altera_nios2_gen2 "nios_0"
Info: 2025.02.22.17:03:38 Info: performance_counter_0: Starting RTL generation for module 'controller_performance_counter_0'
Info: 2025.02.22.17:03:38 Info: performance_counter_0: Done RTL generation for module 'controller_performance_counter_0'
Info: 2025.02.22.17:03:38 Info: performance_counter_0: "controller" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: 2025.02.22.17:03:38 Info: pio_0: Starting RTL generation for module 'controller_pio_0'
Info: 2025.02.22.17:03:39 Info: pio_0: Done RTL generation for module 'controller_pio_0'
Info: 2025.02.22.17:03:39 Info: pio_0: "controller" instantiated altera_avalon_pio "pio_0"
Info: 2025.02.22.17:03:39 Info: pio_1: Starting RTL generation for module 'controller_pio_1'
Info: 2025.02.22.17:03:39 Info: pio_1: Done RTL generation for module 'controller_pio_1'
Info: 2025.02.22.17:03:39 Info: pio_1: "controller" instantiated altera_avalon_pio "pio_1"
Info: 2025.02.22.17:03:39 Info: pio_2: Starting RTL generation for module 'controller_pio_2'
Info: 2025.02.22.17:03:39 Info: pio_2: Done RTL generation for module 'controller_pio_2'
Info: 2025.02.22.17:03:39 Info: pio_2: "controller" instantiated altera_avalon_pio "pio_2"
Info: 2025.02.22.17:03:39 Info: reset_controller_0: "controller" instantiated altera_reset_controller "reset_controller_0"
Info: 2025.02.22.17:03:39 Info: spi_slave_to_avalon_mm_master_bridge_0: "controller" instantiated spi_slave_to_avalon_mm_master_bridge "spi_slave_to_avalon_mm_master_bridge_0"
Info: 2025.02.22.17:03:39 Info: spim_0: Starting RTL generation for module 'controller_spim_0'
Info: 2025.02.22.17:03:39 Info: spim_0: Done RTL generation for module 'controller_spim_0'
Info: 2025.02.22.17:03:39 Info: spim_0: "controller" instantiated altera_avalon_spi "spim_0"
Info: 2025.02.22.17:03:39 Info: st_packets_to_bytes_0: "controller" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: 2025.02.22.17:03:39 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:03:39 Info: sysid_qsys_0: "controller" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2025.02.22.17:03:39 Info: timer_0: Starting RTL generation for module 'controller_timer_0'
Info: 2025.02.22.17:03:40 Info: timer_0: Done RTL generation for module 'controller_timer_0'
Info: 2025.02.22.17:03:40 Info: timer_0: "controller" instantiated altera_avalon_timer "timer_0"
Info: 2025.02.22.17:03:40 Info: vector_controller_master_0: "controller" instantiated vector_controller_master "vector_controller_master_0"
Info: 2025.02.22.17:03:41 Info: vic_0: "controller" instantiated altera_vic "vic_0"
Info: 2025.02.22.17:03:41 Info: nios_0_custom_instruction_master_translator: "controller" instantiated altera_customins_master_translator "nios_0_custom_instruction_master_translator"
Info: 2025.02.22.17:03:41 Info: nios_0_custom_instruction_master_comb_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_comb_xconnect"
Info: 2025.02.22.17:03:41 Info: nios_0_custom_instruction_master_comb_slave_translator0: "controller" instantiated altera_customins_slave_translator "nios_0_custom_instruction_master_comb_slave_translator0"
Info: 2025.02.22.17:03:41 Info: nios_0_custom_instruction_master_multi_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_multi_xconnect"
Info: 2025.02.22.17:03:44 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:44 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:45 Info: mm_interconnect_0: "controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2025.02.22.17:03:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:03:57 Info: mm_interconnect_1: "controller" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2025.02.22.17:04:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:10 Info: mm_interconnect_2: "controller" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2025.02.22.17:04:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:20 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:21 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:25 Info: mm_interconnect_3: "controller" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2025.02.22.17:04:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2025.02.22.17:04:28 Info: mm_interconnect_4: "controller" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: 2025.02.22.17:04:30 Info: mm_interconnect_5: "controller" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: 2025.02.22.17:04:31 Info: mm_interconnect_6: "controller" instantiated altera_mm_interconnect "mm_interconnect_6"
Info: 2025.02.22.17:04:31 Info: irq_mapper: "controller" instantiated altera_irq_mapper "irq_mapper"
Info: 2025.02.22.17:04:31 Info: fpci_combi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: 2025.02.22.17:04:31 Info: fpci_multi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: 2025.02.22.17:04:31 Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: 2025.02.22.17:04:31 Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: 2025.02.22.17:04:31 Info: cpu: Starting RTL generation for module 'controller_nios_0_cpu'
Info: 2025.02.22.17:04:31 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0119_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/KIKS/AppData/Local/Temp/alt0141_5591558908051856730.dir/0119_cpu_gen/
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*) Starting Nios II generation
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)   Elaborating CPU configuration settings
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)   Creating all objects for CPU
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)     Testbench
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)     Instruction decoding
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)       Instruction fields
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)       Instruction decodes
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)       Signals for RTL simulation waveforms
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)       Instruction controls
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)     Pipeline frontend
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:32 (*)     Pipeline backend
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:33 (*)   Master tightly_coupled_data_master_0 address range (0x8000, 0x9fff) overlaps with master data_master address range (0x0, 0xffff)
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:33 (*)   Master data_master address range (0x0, 0xffff) overlaps with master tightly_coupled_data_master_0 address range (0x8000, 0x9fff)
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:33 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:34 (*)   Generating RTL from CPU objects
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:34 (*)   Creating plain-text RTL
Info: 2025.02.22.17:04:35 Info: cpu: # 2025.02.22 17:04:35 (*) Done Nios II generation
Info: 2025.02.22.17:04:35 Info: cpu: Locale 'Japanese_Japan.932' is unsupported, and may crash the interpreter.
Info: 2025.02.22.17:04:35 Info: cpu: Done RTL generation for module 'controller_nios_0_cpu'
Info: 2025.02.22.17:04:35 Info: cpu: "nios_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2025.02.22.17:04:35 Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: 2025.02.22.17:04:35 Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: 2025.02.22.17:04:35 Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: 2025.02.22.17:04:35 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
Info: 2025.02.22.17:04:35 Info: mm_bridge_2_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_2_s0_translator"
Info: 2025.02.22.17:04:35 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent"
Info: 2025.02.22.17:04:35 Info: mm_bridge_2_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_2_s0_agent"
Info: 2025.02.22.17:04:35 Info: mm_bridge_2_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_2_s0_agent_rsp_fifo"
Info: 2025.02.22.17:04:35 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:04:35 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:04:35 Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter"
Info: 2025.02.22.17:04:35 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:35 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:04:35 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:04:35 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:04:35 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:04:35 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2025.02.22.17:04:36 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:04:36 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:04:36 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2025.02.22.17:04:36 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2025.02.22.17:04:36 Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: 2025.02.22.17:04:36 Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: 2025.02.22.17:04:36 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:04:36 Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2025.02.22.17:04:36 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:04:36 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:04:36 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:04:36 Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
Info: 2025.02.22.17:04:36 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:04:36 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:04:36 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:36 Info: msgdma_0_descriptor_slave_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "msgdma_0_descriptor_slave_cmd_width_adapter"
Info: 2025.02.22.17:04:36 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:37 Info: avalon_st_adapter_005: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: 2025.02.22.17:04:37 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:04:37 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:04:37 Info: router_004: "mm_interconnect_3" instantiated altera_merlin_router "router_004"
Info: 2025.02.22.17:04:37 Info: motor_controller_5_slave_burst_adapter: "mm_interconnect_3" instantiated altera_merlin_burst_adapter "motor_controller_5_slave_burst_adapter"
Info: 2025.02.22.17:04:37 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:37 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:37 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:04:37 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:04:37 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:37 Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2025.02.22.17:04:37 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:04:37 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:38 Info: avalon_st_adapter_003: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: 2025.02.22.17:04:38 Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: 2025.02.22.17:04:38 Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: 2025.02.22.17:04:38 Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2025.02.22.17:04:38 Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2025.02.22.17:04:38 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:38 Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2025.02.22.17:04:38 Info: Reusing file C:/Users/KIKS/Documents/phoenix-firmware/FPGA/App/controller/synthesis/submodules
Info: 2025.02.22.17:04:38 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:04:38 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:04:38 Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: 2025.02.22.17:04:38 Info: controller: Done "controller" with 99 modules, 167 files
Info: 2025.02.22.17:04:39 Info: qsys-generate succeeded.
Info: 2025.02.22.17:04:39 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "hdl/pll.v" to "hdl/pll.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "hdl/pll.v"
Info (11131): Completed upgrading IP component Qsys with file "controller.qsys"
Info (11131): Completed upgrading IP component ALTPLL with file "hdl/pll.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Sat Feb 22 17:04:42 2025
    Info: Elapsed time: 00:03:50
    Info: Total CPU time (on all processors): 00:03:06


