[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 122
LIB: work
FILE: ${SURELOG_DIR}/tests/OneClock/tb.v
n<> u<121> t<Top_level_rule> c<1> l<2:1> el<20:1>
  n<> u<1> t<Null_rule> p<121> s<120> l<2:1> el<2:1>
  n<> u<120> t<Source_text> p<121> c<119> l<2:1> el<19:10>
    n<> u<119> t<Description> p<120> c<118> l<2:1> el<19:10>
      n<> u<118> t<Module_declaration> p<119> c<5> l<2:1> el<19:10>
        n<> u<5> t<Module_ansi_header> p<118> c<2> s<17> l<2:1> el<2:11>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<tb> u<3> t<STRING_CONST> p<5> s<4> l<2:8> el<2:10>
          n<> u<4> t<Package_import_declaration_list> p<5> l<2:10> el<2:10>
        n<> u<17> t<Non_port_module_item> p<118> c<16> s<64> l<3:3> el<3:11>
          n<> u<16> t<Module_or_generate_item> p<17> c<15> l<3:3> el<3:11>
            n<> u<15> t<Module_common_item> p<16> c<14> l<3:3> el<3:11>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<3:3> el<3:11>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<3:3> el<3:11>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<3:3> el<3:11>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<3:3> el<3:11>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<3:3> el<3:6>
                        n<> u<6> t<IntVec_TypeReg> p<7> l<3:3> el<3:6>
                      n<> u<10> t<Variable_decl_assignment_list> p<11> c<9> l<3:7> el<3:10>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<3:7> el<3:10>
                          n<clk> u<8> t<STRING_CONST> p<9> l<3:7> el<3:10>
        n<> u<64> t<Non_port_module_item> p<118> c<63> s<88> l<5:3> el<8:6>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<5:3> el<8:6>
            n<> u<62> t<Module_common_item> p<63> c<61> l<5:3> el<8:6>
              n<> u<61> t<Initial_construct> p<62> c<60> l<5:3> el<8:6>
                n<> u<60> t<Statement_or_null> p<61> c<59> l<5:11> el<8:6>
                  n<> u<59> t<Statement> p<60> c<58> l<5:11> el<8:6>
                    n<> u<58> t<Statement_item> p<59> c<57> l<5:11> el<8:6>
                      n<> u<57> t<Seq_block> p<58> c<40> l<5:11> el<8:6>
                        n<> u<40> t<Statement_or_null> p<57> c<39> s<55> l<6:5> el<6:44>
                          n<> u<39> t<Statement> p<40> c<38> l<6:5> el<6:44>
                            n<> u<38> t<Statement_item> p<39> c<37> l<6:5> el<6:44>
                              n<> u<37> t<Subroutine_call_statement> p<38> c<36> l<6:5> el<6:44>
                                n<> u<36> t<Subroutine_call> p<37> c<18> l<6:5> el<6:43>
                                  n<> u<18> t<Dollar_keyword> p<36> s<19> l<6:5> el<6:6>
                                  n<monitor> u<19> t<STRING_CONST> p<36> s<35> l<6:6> el<6:13>
                                  n<> u<35> t<Argument_list> p<36> c<23> l<6:14> el<6:42>
                                    n<> u<23> t<Expression> p<35> c<22> s<29> l<6:14> el<6:32>
                                      n<> u<22> t<Primary> p<23> c<21> l<6:14> el<6:32>
                                        n<> u<21> t<Primary_literal> p<22> c<20> l<6:14> el<6:32>
                                          n<"@%0dns clk = %0d"> u<20> t<STRING_LITERAL> p<21> l<6:14> el<6:32>
                                    n<> u<29> t<Argument> p<35> c<28> s<34> l<6:33> el<6:38>
                                      n<> u<28> t<Expression> p<29> c<27> l<6:33> el<6:38>
                                        n<> u<27> t<Primary> p<28> c<26> l<6:33> el<6:38>
                                          n<> u<26> t<System_task> p<27> c<25> l<6:33> el<6:38>
                                            n<> u<25> t<System_task_names> p<26> c<24> l<6:33> el<6:38>
                                              n<$time> u<24> t<STRING_CONST> p<25> l<6:34> el<6:38>
                                    n<> u<34> t<Argument> p<35> c<33> l<6:39> el<6:42>
                                      n<> u<33> t<Expression> p<34> c<32> l<6:39> el<6:42>
                                        n<> u<32> t<Primary> p<33> c<31> l<6:39> el<6:42>
                                          n<> u<31> t<Primary_literal> p<32> c<30> l<6:39> el<6:42>
                                            n<clk> u<30> t<STRING_CONST> p<31> l<6:39> el<6:42>
                        n<> u<55> t<Statement_or_null> p<57> c<54> s<56> l<7:5> el<7:20>
                          n<> u<54> t<Statement> p<55> c<53> l<7:5> el<7:20>
                            n<> u<53> t<Statement_item> p<54> c<52> l<7:5> el<7:20>
                              n<> u<52> t<Procedural_timing_control_statement> p<53> c<43> l<7:5> el<7:20>
                                n<> u<43> t<Procedural_timing_control> p<52> c<42> s<51> l<7:5> el<7:9>
                                  n<> u<42> t<Delay_control> p<43> c<41> l<7:5> el<7:9>
                                    n<#100> u<41> t<INT_CONST> p<42> l<7:5> el<7:9>
                                n<> u<51> t<Statement_or_null> p<52> c<50> l<7:10> el<7:20>
                                  n<> u<50> t<Statement> p<51> c<49> l<7:10> el<7:20>
                                    n<> u<49> t<Statement_item> p<50> c<48> l<7:10> el<7:20>
                                      n<> u<48> t<Subroutine_call_statement> p<49> c<47> l<7:10> el<7:20>
                                        n<> u<47> t<Subroutine_call> p<48> c<44> l<7:10> el<7:19>
                                          n<> u<44> t<Dollar_keyword> p<47> s<45> l<7:10> el<7:11>
                                          n<finish> u<45> t<STRING_CONST> p<47> s<46> l<7:11> el<7:17>
                                          n<> u<46> t<Argument_list> p<47> l<7:18> el<7:18>
                        n<> u<56> t<END> p<57> l<8:3> el<8:6>
        n<> u<88> t<Non_port_module_item> p<118> c<87> s<116> l<10:3> el<13:6>
          n<> u<87> t<Module_or_generate_item> p<88> c<86> l<10:3> el<13:6>
            n<> u<86> t<Module_common_item> p<87> c<85> l<10:3> el<13:6>
              n<> u<85> t<Initial_construct> p<86> c<84> l<10:3> el<13:6>
                n<> u<84> t<Statement_or_null> p<85> c<83> l<11:3> el<13:6>
                  n<> u<83> t<Statement> p<84> c<82> l<11:3> el<13:6>
                    n<> u<82> t<Statement_item> p<83> c<81> l<11:3> el<13:6>
                      n<> u<81> t<Seq_block> p<82> c<79> l<11:3> el<13:6>
                        n<> u<79> t<Statement_or_null> p<81> c<78> s<80> l<12:5> el<12:13>
                          n<> u<78> t<Statement> p<79> c<77> l<12:5> el<12:13>
                            n<> u<77> t<Statement_item> p<78> c<76> l<12:5> el<12:13>
                              n<> u<76> t<Blocking_assignment> p<77> c<75> l<12:5> el<12:12>
                                n<> u<75> t<Operator_assignment> p<76> c<69> l<12:5> el<12:12>
                                  n<> u<69> t<Variable_lvalue> p<75> c<66> s<70> l<12:5> el<12:8>
                                    n<> u<66> t<Ps_or_hierarchical_identifier> p<69> c<65> s<68> l<12:5> el<12:8>
                                      n<clk> u<65> t<STRING_CONST> p<66> l<12:5> el<12:8>
                                    n<> u<68> t<Select> p<69> c<67> l<12:9> el<12:9>
                                      n<> u<67> t<Bit_select> p<68> l<12:9> el<12:9>
                                  n<> u<70> t<AssignOp_Assign> p<75> s<74> l<12:9> el<12:10>
                                  n<> u<74> t<Expression> p<75> c<73> l<12:11> el<12:12>
                                    n<> u<73> t<Primary> p<74> c<72> l<12:11> el<12:12>
                                      n<> u<72> t<Primary_literal> p<73> c<71> l<12:11> el<12:12>
                                        n<0> u<71> t<INT_CONST> p<72> l<12:11> el<12:12>
                        n<> u<80> t<END> p<81> l<13:3> el<13:6>
        n<> u<116> t<Non_port_module_item> p<118> c<115> s<117> l<15:3> el<16:19>
          n<> u<115> t<Module_or_generate_item> p<116> c<114> l<15:3> el<16:19>
            n<> u<114> t<Module_common_item> p<115> c<113> l<15:3> el<16:19>
              n<> u<113> t<Always_construct> p<114> c<89> l<15:3> el<16:19>
                n<> u<89> t<ALWAYS> p<113> s<112> l<15:3> el<15:9>
                n<> u<112> t<Statement> p<113> c<111> l<16:5> el<16:19>
                  n<> u<111> t<Statement_item> p<112> c<110> l<16:5> el<16:19>
                    n<> u<110> t<Procedural_timing_control_statement> p<111> c<92> l<16:5> el<16:19>
                      n<> u<92> t<Procedural_timing_control> p<110> c<91> s<109> l<16:5> el<16:7>
                        n<> u<91> t<Delay_control> p<92> c<90> l<16:5> el<16:7>
                          n<#5> u<90> t<INT_CONST> p<91> l<16:5> el<16:7>
                      n<> u<109> t<Statement_or_null> p<110> c<108> l<16:8> el<16:19>
                        n<> u<108> t<Statement> p<109> c<107> l<16:8> el<16:19>
                          n<> u<107> t<Statement_item> p<108> c<106> l<16:8> el<16:19>
                            n<> u<106> t<Blocking_assignment> p<107> c<105> l<16:8> el<16:18>
                              n<> u<105> t<Operator_assignment> p<106> c<97> l<16:8> el<16:18>
                                n<> u<97> t<Variable_lvalue> p<105> c<94> s<98> l<16:8> el<16:11>
                                  n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<16:8> el<16:11>
                                    n<clk> u<93> t<STRING_CONST> p<94> l<16:8> el<16:11>
                                  n<> u<96> t<Select> p<97> c<95> l<16:12> el<16:12>
                                    n<> u<95> t<Bit_select> p<96> l<16:12> el<16:12>
                                n<> u<98> t<AssignOp_Assign> p<105> s<104> l<16:12> el<16:13>
                                n<> u<104> t<Expression> p<105> c<103> l<16:14> el<16:18>
                                  n<> u<103> t<Unary_Not> p<104> s<102> l<16:14> el<16:15>
                                  n<> u<102> t<Expression> p<104> c<101> l<16:15> el<16:18>
                                    n<> u<101> t<Primary> p<102> c<100> l<16:15> el<16:18>
                                      n<> u<100> t<Primary_literal> p<101> c<99> l<16:15> el<16:18>
                                        n<clk> u<99> t<STRING_CONST> p<100> l<16:15> el<16:18>
        n<> u<117> t<ENDMODULE> p<118> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  2
Constant                                               2
DelayControl                                           2
Design                                                 1
Initial                                                2
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Operation                                              1
RefObj                                                 4
RefTypespec                                            1
SourceFile                                             1
SysFuncCall                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneClock/tb.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:6
  |vpiImportTypespec:
  \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.clk), line:3:3, endln:3:6
      |vpiParent:
      \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiDefName:work@tb
  |vpiNet:
  \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
  |vpiProcess:
  \_Initial: , line:5:3, endln:8:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_Begin: (work@tb), line:5:11, endln:8:6
      |vpiParent:
      \_Initial: , line:5:3, endln:8:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:6:5, endln:6:43
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:8:6
        |vpiArgument:
        \_Constant: , line:6:14, endln:6:32
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiDecompile:"@%0dns clk = %0d"
          |vpiSize:128
          |STRING:@%0dns clk = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:6:33, endln:6:38
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@tb.clk), line:6:39, endln:6:42
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
        |vpiName:$monitor
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:19
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:8:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:7:10, endln:7:19
          |vpiParent:
          \_DelayControl: , line:7:5, endln:7:19
          |vpiName:$finish
  |vpiProcess:
  \_Initial: , line:10:3, endln:13:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_Begin: (work@tb), line:11:3, endln:13:6
      |vpiParent:
      \_Initial: , line:10:3, endln:13:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_Assignment: , line:12:5, endln:12:12
        |vpiParent:
        \_Begin: (work@tb), line:11:3, endln:13:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:12:11, endln:12:12
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:12:5, endln:12:8
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
  |vpiProcess:
  \_Always: , line:15:3, endln:16:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_DelayControl: , line:16:5, endln:16:18
      |vpiParent:
      \_Always: , line:15:3, endln:16:19
      |#5
      |vpiStmt:
      \_Assignment: , line:16:8, endln:16:18
        |vpiParent:
        \_DelayControl: , line:16:5, endln:16:18
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:16:14, endln:16:18
          |vpiParent:
          \_Assignment: , line:16:8, endln:16:18
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@tb.clk), line:16:15, endln:16:18
            |vpiParent:
            \_Operation: , line:16:14, endln:16:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:16:8, endln:16:11
          |vpiParent:
          \_Assignment: , line:16:8, endln:16:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_LogicNet: (work@tb.clk), line:3:7, endln:3:10
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
