<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>xc5kreg.h source code [netbsd/sys/dev/i2c/xc5kreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/i2c/xc5kreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>i2c</a>/<a href='xc5kreg.h.html'>xc5kreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: xc5kreg.h,v 1.2 2011/07/09 15:00:44 jmcneill Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2010 Jared D. McNeill &lt;jmcneill@invisible.ca&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_XC5KREG_H">_XC5KREG_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_XC5KREG_H" data-ref="_M/_XC5KREG_H">_XC5KREG_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* write */</i></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_INIT" data-ref="_M/XC5K_REG_INIT">XC5K_REG_INIT</dfn>		0x00</u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_VIDEO_MODE" data-ref="_M/XC5K_REG_VIDEO_MODE">XC5K_REG_VIDEO_MODE</dfn>	0x01</u></td></tr>
<tr><th id="35">35</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_VIDEO_MODE_BTSC" data-ref="_M/XC5K_VIDEO_MODE_BTSC">XC5K_VIDEO_MODE_BTSC</dfn>		0x8028</u></td></tr>
<tr><th id="36">36</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_VIDEO_MODE_DTV6" data-ref="_M/XC5K_VIDEO_MODE_DTV6">XC5K_VIDEO_MODE_DTV6</dfn>		0x8002</u></td></tr>
<tr><th id="37">37</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_VIDEO_MODE_DTV7" data-ref="_M/XC5K_VIDEO_MODE_DTV7">XC5K_VIDEO_MODE_DTV7</dfn>		0x8007</u></td></tr>
<tr><th id="38">38</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_VIDEO_MODE_DTV8" data-ref="_M/XC5K_VIDEO_MODE_DTV8">XC5K_VIDEO_MODE_DTV8</dfn>		0x800b</u></td></tr>
<tr><th id="39">39</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_VIDEO_MODE_DTV78" data-ref="_M/XC5K_VIDEO_MODE_DTV78">XC5K_VIDEO_MODE_DTV78</dfn>		0x801b</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_AUDIO_MODE" data-ref="_M/XC5K_REG_AUDIO_MODE">XC5K_REG_AUDIO_MODE</dfn>	0x02</u></td></tr>
<tr><th id="41">41</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_AUDIO_MODE_BTSC" data-ref="_M/XC5K_AUDIO_MODE_BTSC">XC5K_AUDIO_MODE_BTSC</dfn>		0x0400</u></td></tr>
<tr><th id="42">42</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_AUDIO_MODE_DTV6" data-ref="_M/XC5K_AUDIO_MODE_DTV6">XC5K_AUDIO_MODE_DTV6</dfn>		0x00c0</u></td></tr>
<tr><th id="43">43</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_AUDIO_MODE_DTV7" data-ref="_M/XC5K_AUDIO_MODE_DTV7">XC5K_AUDIO_MODE_DTV7</dfn>		0x00c0</u></td></tr>
<tr><th id="44">44</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_AUDIO_MODE_DTV8" data-ref="_M/XC5K_AUDIO_MODE_DTV8">XC5K_AUDIO_MODE_DTV8</dfn>		0x00c0</u></td></tr>
<tr><th id="45">45</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_AUDIO_MODE_DTV78" data-ref="_M/XC5K_AUDIO_MODE_DTV78">XC5K_AUDIO_MODE_DTV78</dfn>		0x00c0</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_RF_FREQ" data-ref="_M/XC5K_REG_RF_FREQ">XC5K_REG_RF_FREQ</dfn>	0x03</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_D_CODE" data-ref="_M/XC5K_REG_D_CODE">XC5K_REG_D_CODE</dfn>		0x04</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_IF_OUT" data-ref="_M/XC5K_REG_IF_OUT">XC5K_REG_IF_OUT</dfn>		0x05</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_SEEK_MODE" data-ref="_M/XC5K_REG_SEEK_MODE">XC5K_REG_SEEK_MODE</dfn>	0x07</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_POWER_DOWN" data-ref="_M/XC5K_REG_POWER_DOWN">XC5K_REG_POWER_DOWN</dfn>	0x0a</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_OUTAMP" data-ref="_M/XC5K_REG_OUTAMP">XC5K_REG_OUTAMP</dfn>		0x0b</u></td></tr>
<tr><th id="52">52</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_OUTAMP_DIGITAL" data-ref="_M/XC5K_OUTAMP_DIGITAL">XC5K_OUTAMP_DIGITAL</dfn>		0x008a</u></td></tr>
<tr><th id="53">53</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_OUTAMP_ANALOG" data-ref="_M/XC5K_OUTAMP_ANALOG">XC5K_OUTAMP_ANALOG</dfn>	 	0x0009</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_SIGNAL_SOURCE" data-ref="_M/XC5K_REG_SIGNAL_SOURCE">XC5K_REG_SIGNAL_SOURCE</dfn>	0x0d</u></td></tr>
<tr><th id="55">55</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_SIGNAL_SOURCE_AIR" data-ref="_M/XC5K_SIGNAL_SOURCE_AIR">XC5K_SIGNAL_SOURCE_AIR</dfn>		0</u></td></tr>
<tr><th id="56">56</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_SIGNAL_SOURCE_CABLE" data-ref="_M/XC5K_SIGNAL_SOURCE_CABLE">XC5K_SIGNAL_SOURCE_CABLE</dfn>	1</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_SMOOTHED_CVBS" data-ref="_M/XC5K_REG_SMOOTHED_CVBS">XC5K_REG_SMOOTHED_CVBS</dfn>	0x0e</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_EXT_FREQ" data-ref="_M/XC5K_REG_EXT_FREQ">XC5K_REG_EXT_FREQ</dfn>	0x0f</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_FINER_FREQ" data-ref="_M/XC5K_REG_FINER_FREQ">XC5K_REG_FINER_FREQ</dfn>	0x10</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_DDI_MODE" data-ref="_M/XC5K_REG_DDI_MODE">XC5K_REG_DDI_MODE</dfn>	0x11</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* read */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_ADC_ENV" data-ref="_M/XC5K_REG_ADC_ENV">XC5K_REG_ADC_ENV</dfn>	0x00</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_QUALITY" data-ref="_M/XC5K_REG_QUALITY">XC5K_REG_QUALITY</dfn>	0x01</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_FRAME_LINES" data-ref="_M/XC5K_REG_FRAME_LINES">XC5K_REG_FRAME_LINES</dfn>	0x02</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_HSYNC_FREQ" data-ref="_M/XC5K_REG_HSYNC_FREQ">XC5K_REG_HSYNC_FREQ</dfn>	0x03</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_LOCK" data-ref="_M/XC5K_REG_LOCK">XC5K_REG_LOCK</dfn>		0x04</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_LOCK_LOCKED" data-ref="_M/XC5K_LOCK_LOCKED">XC5K_LOCK_LOCKED</dfn>		0x0001</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_LOCK_NOSIGNAL" data-ref="_M/XC5K_LOCK_NOSIGNAL">XC5K_LOCK_NOSIGNAL</dfn>		0x0002</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_FREQ_ERR" data-ref="_M/XC5K_REG_FREQ_ERR">XC5K_REG_FREQ_ERR</dfn>	0x05</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_SNR" data-ref="_M/XC5K_REG_SNR">XC5K_REG_SNR</dfn>		0x06</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_VERSION" data-ref="_M/XC5K_REG_VERSION">XC5K_REG_VERSION</dfn>	0x07</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_PRODUCT_ID" data-ref="_M/XC5K_REG_PRODUCT_ID">XC5K_REG_PRODUCT_ID</dfn>	0x08</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/XC5K_PRODUCT_ID_NOFW" data-ref="_M/XC5K_PRODUCT_ID_NOFW">XC5K_PRODUCT_ID_NOFW</dfn>		0x2000</u></td></tr>
<tr><th id="75">75</th><td><u>#define	 <dfn class="macro" id="_M/XC5K_PRODUCT_ID" data-ref="_M/XC5K_PRODUCT_ID">XC5K_PRODUCT_ID</dfn>		0x1388</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_BUSY" data-ref="_M/XC5K_REG_BUSY">XC5K_REG_BUSY</dfn>		0x09</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/XC5K_REG_BUILD" data-ref="_M/XC5K_REG_BUILD">XC5K_REG_BUILD</dfn>		0x0d</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="29">endif</span> /* !_XC5KREG_H */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='xc5k.c.html'>netbsd/sys/dev/i2c/xc5k.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
