Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Nov 14 15:05:07 2017
| Host         : yanxiang-W520 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   572 |
| Unused register locations in slices containing registers |  1403 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             668 |          181 |
| No           | No                    | Yes                    |             453 |          127 |
| No           | Yes                   | No                     |             727 |          188 |
| Yes          | No                    | No                     |            4743 |         1336 |
| Yes          | No                    | Yes                    |            3360 |          994 |
| Yes          | Yes                   | No                     |            4214 |         1167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                                                                               Enable Signal                                                                                                                                               |                                                                                                                                            Set/Reset Signal                                                                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                    |                1 |              1 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/Q_O                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/in0                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[0]                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/in0                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/Q_O                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/FDRE_inst_1_i_1_n_0                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[0]                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/RESET                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                             |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                             |                1 |              3 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                 |                1 |              3 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                  |                2 |              3 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                       |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q1/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                       |                1 |              4 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                    |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                             |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                             |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q2/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                       | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/E[0]                                                                                                                                                                                                                          | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_2_n_0                                                                                                                                                                                                                       | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0]                   |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                               |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                     |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_15M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                               |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/SR[0]                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                3 |              5 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Fall                                                                                                                                                                                                        | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                          |                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                3 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/rst_ps7_0_15M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_15M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[3] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6][0] |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                                                |                1 |              7 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/counter                                                                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                                         | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                                         | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7][0]                                                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[15]_i_1_n_0                                                                                                                                                                                                               | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[23]_i_1_n_0                                                                                                                                                                                                               | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                             |                2 |              8 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                    | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[15]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[23]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[7]_i_1_n_0                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_reg[2][0]                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                             |                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                         |                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |             10 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                   |                4 |             12 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                6 |             13 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                 |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                2 |             14 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___519_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___69_n_0                                                                                                                                                                                                                            |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                           |                3 |             14 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/numB_reg[0]                                                                                                                                                                                                                   | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/numB_reg[30]                                                                                                                                                                                                              |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/WEBWE[0]                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[22][0]                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                         |                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                4 |             16 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___525_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___149_n_0                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/numB_reg[0]                                                                                                                                                                                                                   | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/numB_reg[5]                                                                                                                                                                                                               |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                3 |             17 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___525_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___148_n_0                                                                                                                                                                                                                           |                6 |             18 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/numB_reg[3]                                                                                                                                                                                                                   | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/numB_reg[30]                                                                                                                                                                                                              |                6 |             18 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___519_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___70_n_0                                                                                                                                                                                                                            |                8 |             18 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/numB_reg[1]                                                                                                                                                                                                                   | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/numB_reg[3]                                                                                                                                                                                                               |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                4 |             21 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[20]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                4 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                5 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                3 |             23 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_R_O_int_0                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__0_n_0                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                                                          |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                   |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 |                                                                                                                                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                4 |             24 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                  |                3 |             24 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int_1                                                                                                                                                                                                      | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                            |                7 |             25 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                              |                                                                                                                                                                                                                                                                                                       |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                 |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                                       |                4 |             26 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |                7 |             28 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/numB_reg[0]_0                                                                                                                                                                                                                 | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/numB_reg[0]                                                                                                                                                                                                               |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_1[0]                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                                     |                8 |             29 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/numB_reg[0]_0                                                                                                                                                                                                                 | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/numB_reg[0]                                                                                                                                                                                                               |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |                7 |             29 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___531_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___223_n_0                                                                                                                                                                                                                           |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                            | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                                                                         |                8 |             29 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___531_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___222_n_0                                                                                                                                                                                                                           |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |                8 |             29 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/numB_reg[1]_0                                                                                                                                                                                                                 | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/numB_reg[1]                                                                                                                                                                                                               |               10 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_ADDER/result[22]_i_1__2_n_0                                                                                                                                                                                                     |               12 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/result[22]_i_1__3_n_0                                                                                                                                                                                                     |               12 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q1/FP_ADDER/result_reg[23]_1                                                                                                                                                                                                              | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___26_n_0                                                                                                                                                                                                                            |               11 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/result[22]_i_1__9_n_0                                                                                                                                                                                                     |               13 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_ADDER/result_reg[23]_1                                                                                                                                                                                                              | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___26_n_0                                                                                                                                                                                                                            |               12 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/numB_reg[1]_0                                                                                                                                                                                                                 | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/numB_reg[1]                                                                                                                                                                                                               |                9 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/result[22]_i_1__6_n_0                                                                                                                                                                                                     |               13 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_ADDER/result_reg[23]_1                                                                                                                                                                                                              | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___101_n_0                                                                                                                                                                                                                           |               15 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_ADDER/result[22]_i_1_n_0                                                                                                                                                                                                        |               18 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_ADDER/result[22]_i_1__0_n_0                                                                                                                                                                                                     |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                9 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/FP_ADDER/result[22]_i_1__1_n_0                                                                                                                                                                                                     |               12 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/result[22]_i_1__7_n_0                                                                                                                                                                                                     |               11 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___537_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___300_n_0                                                                                                                                                                                                                           |                9 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/result[22]_i_1__5_n_0                                                                                                                                                                                                     |               17 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q2/FP_ADDER/result_reg[23]_1                                                                                                                                                                                                              | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___100_n_0                                                                                                                                                                                                                           |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                                                                 |                5 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/result[22]_i_1__8_n_0                                                                                                                                                                                                     |               12 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/result[22]_i_1__10_n_0                                                                                                                                                                                                    |               15 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/done_i                                                                                                                                                                                                                        | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/result[22]_i_1__4_n_0                                                                                                                                                                                                     |                9 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___537_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___299_n_0                                                                                                                                                                                                                           |               13 |             30 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___528_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___517_n_0                                                                                                                                                                                                                           |               10 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_MULTPLIER/result[30]_i_2__7_n_0                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_MULTPLIER/result[30]_i_1__15_n_0                                                                                                                                                                                                |                7 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___522_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___518_n_0                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___522_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___518_n_0                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___534_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___516_n_0                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___527_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               14 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___534_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___516_n_0                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___540_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___515_n_0                                                                                                                                                                                                                           |               11 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___528_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___517_n_0                                                                                                                                                                                                                           |                8 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___527_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               12 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/result[30]_i_2__8_n_0                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/result[30]_i_1__16_n_0                                                                                                                                                                                                |               11 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_MULTPLIER/result[30]_i_2__11_n_0                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_MULTPLIER/result[30]_i_1__19_n_0                                                                                                                                                                                                |                9 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___540_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___515_n_0                                                                                                                                                                                                                           |                9 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               10 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/result[30]_i_2__14_n_0                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/result[30]_i_1__22_n_0                                                                                                                                                                                                |                8 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_MULTPLIER/result[30]_i_2__10_n_0                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_MULTPLIER/result[30]_i_1__18_n_0                                                                                                                                                                                                |                8 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               16 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_MULTPLIER/result[30]_i_2__13_n_0                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_MULTPLIER/result[30]_i_1__21_n_0                                                                                                                                                                                                |                6 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result[30]_i_2__9_n_0                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/result[30]_i_1__17_n_0                                                                                                                                                                                                |                9 |             31 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_MULTPLIER/result[30]_i_2__12_n_0                                                                                                                                                                                                    | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_MULTPLIER/result[30]_i_1__20_n_0                                                                                                                                                                                                |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               15 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___151_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___225_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___302_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___72_n_0                                                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___539_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___301_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___533_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               16 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/E[0]                                                                                                                                                                                                                      | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___150_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___224_n_0                                                                                                                                                                                                                               | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___521_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/BCLK_Rise                                                                                                                                                                                                        | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___533_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___539_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___71_n_0                                                                                                                                                                                                                                | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/axi_rvalid07_out                                                                                                                                                                                                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___521_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                   |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                9 |             33 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___537_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               11 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q1/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/numB_reg[1]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/numB_reg[1]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               14 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___537_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               14 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q2/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               11 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/FP_MULTPLIER/full_exp                                                                                                                                                                                                                  | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |                5 |             35 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___531_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/numB_reg[0]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               14 |             35 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/numB_reg[0]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                           |                6 |             35 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___531_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               14 |             35 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11]                                                                                                              | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                  |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                               |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11]                                                                                                              | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                  |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                      |                                                                                                                                                                                                                                                                                                       |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                                  |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                   |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               10 |             41 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                 |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                       |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               11 |             41 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                 |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                      |                9 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                              |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                                                 |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                    |                6 |             44 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/numB_reg[1]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               16 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                          |               11 |             46 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___525_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               16 |             46 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/numB_reg[3]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               14 |             46 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___519_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               19 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                7 |             47 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/numB_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               14 |             47 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                  |                7 |             48 |
|  design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                  |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                       |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |               16 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                       |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                  |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                  |                7 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___525_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___519_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               14 |             50 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/numB_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               15 |             50 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                  |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                                     |               16 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                                            |               10 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                   |               12 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                             |               14 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               12 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |               15 |             63 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___375_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               21 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_ADDER/B_int[31]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               21 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/FP_MULTPLIER/Bop[31]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               20 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_MULTPLIER/Bop[31]_i_1__2_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_ADDER/B_int[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                       |               21 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_MULTPLIER/Bop[31]_i_1__1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_ADDER/B_int[31]_i_1__4_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               20 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/FP_ADDER/B_int[31]_i_1__1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               15 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/FP_ADDER/B_int[31]_i_1__2_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___457_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/Bop[31]_i_1__6_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                       |               15 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___524_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___542_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               13 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/FP_MULTPLIER/Bop[31]_i_1__3_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___334_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___375_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               21 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___416_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___416_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               20 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___498_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               28 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___536_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___524_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___530_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___536_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               12 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/i___542_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___530_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_MULTPLIER/Bop[31]_i_1__5_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___334_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/FP_ADDER/B_int[31]_i_1__6_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___457_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               12 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/FP_MULTPLIER/Bop[31]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_MULTPLIER/Bop[31]_i_1__4_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/FP_ADDER/B_int[31]_i_1__5_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_ADDER/B_int[31]_i_1__7_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       |               19 |             64 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/i___498_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                       |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                                             |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                       |               11 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                            |                                                                                                                                                                                                                                                                                                       |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                       |                9 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                       |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                    |               19 |             85 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               45 |            110 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               46 |            126 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q3/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               36 |            126 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q3/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               36 |            126 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               36 |            126 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q4/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               31 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q2/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               40 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q4/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               41 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst3_banddetect/Q1/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               41 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q2/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               39 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q2/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               36 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst2_banddetect/Q1/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               35 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               44 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q1/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               33 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst0_banddetect/Q4/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               36 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q2/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               39 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q1/x0                                                                                                                                                                                                                                     | design_1_i/b_filter_0/U0/b_filter_S00_AXI_inst/inst1_banddetect/Q4/FP_MULTPLIER/AR[0]                                                                                                                                                                                                                 |               39 |            128 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                           |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               88 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |               88 |            420 |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                    24 |
| 3      |                    12 |
| 4      |                    61 |
| 5      |                    15 |
| 6      |                     8 |
| 7      |                    13 |
| 8      |                    85 |
| 9      |                     8 |
| 10     |                    23 |
| 11     |                     1 |
| 12     |                     6 |
| 13     |                     9 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                   282 |
+--------+-----------------------+


