{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698938708693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698938708697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 22:25:08 2023 " "Processing started: Thu Nov 02 22:25:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698938708697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938708697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938708697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698938709171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698938709171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-Behavior " "Found design unit 1: wrapper-Behavior" {  } { { "wrapper.vhdl" "" { Text "D:/code/quartus/lab6/wrapper.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718632 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhdl" "" { Text "D:/code/quartus/lab6/wrapper.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-behavioral " "Found design unit 1: regn-behavioral" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718633 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Behavior " "Found design unit 1: Processor-Behavior" {  } { { "Processor.vhdl" "" { Text "D:/code/quartus/lab6/Processor.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhdl" "" { Text "D:/code/quartus/lab6/Processor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhdl" "" { Text "D:/code/quartus/lab6/PC.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718637 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "D:/code/quartus/lab6/PC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_7seghex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file my_7seghex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_7seghex-dataflow " "Found design unit 1: my_7seghex-dataflow" {  } { { "my_7seghex.vhdl" "" { Text "D:/code/quartus/lab6/my_7seghex.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718639 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_7seghex " "Found entity 1: my_7seghex" {  } { { "my_7seghex.vhdl" "" { Text "D:/code/quartus/lab6/my_7seghex.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minedffpositive_edge.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file minedffpositive_edge.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mineDFFpositive_edge-behavior " "Found design unit 1: mineDFFpositive_edge-behavior" {  } { { "mineDFFpositive_edge.vhdl" "" { Text "D:/code/quartus/lab6/mineDFFpositive_edge.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mineDFFpositive_edge " "Found entity 1: mineDFFpositive_edge" {  } { { "mineDFFpositive_edge.vhdl" "" { Text "D:/code/quartus/lab6/mineDFFpositive_edge.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mine10to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mine10to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mine10to1mux-structural " "Found design unit 1: mine10to1mux-structural" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mine10to1mux " "Found entity 1: mine10to1mux" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "memory.vhdl" "" { Text "D:/code/quartus/lab6/memory.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718644 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "D:/code/quartus/lab6/memory.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_controlunit-behavior " "Found design unit 1: FSM_controlunit-behavior" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718646 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_controlunit " "Found entity 1: FSM_controlunit" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhdl" "" { Text "D:/code/quartus/lab6/dec3to8.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718647 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhdl" "" { Text "D:/code/quartus/lab6/dec3to8.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938718647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698938718691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:iProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:iProcessor\"" {  } { { "wrapper.vhdl" "iProcessor" { Text "D:/code/quartus/lab6/wrapper.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_controlunit Processor:iProcessor\|FSM_controlunit:iFSM_controlunit " "Elaborating entity \"FSM_controlunit\" for hierarchy \"Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\"" {  } { { "Processor.vhdl" "iFSM_controlunit" { Text "D:/code/quartus/lab6/Processor.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718694 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state FSM_controlunit.vhdl(36) " "VHDL Process Statement warning at FSM_controlunit.vhdl(36): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_TEMP FSM_controlunit.vhdl(134) " "VHDL Process Statement warning at FSM_controlunit.vhdl(134): signal \"R7_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(157) " "VHDL Process Statement warning at FSM_controlunit.vhdl(157): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(160) " "VHDL Process Statement warning at FSM_controlunit.vhdl(160): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(167) " "VHDL Process Statement warning at FSM_controlunit.vhdl(167): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7_TEMP FSM_controlunit.vhdl(190) " "VHDL Process Statement warning at FSM_controlunit.vhdl(190): signal \"R7_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(200) " "VHDL Process Statement warning at FSM_controlunit.vhdl(200): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(210) " "VHDL Process Statement warning at FSM_controlunit.vhdl(210): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718697 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(220) " "VHDL Process Statement warning at FSM_controlunit.vhdl(220): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(233) " "VHDL Process Statement warning at FSM_controlunit.vhdl(233): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(244) " "VHDL Process Statement warning at FSM_controlunit.vhdl(244): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(254) " "VHDL Process Statement warning at FSM_controlunit.vhdl(254): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(264) " "VHDL Process Statement warning at FSM_controlunit.vhdl(264): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(277) " "VHDL Process Statement warning at FSM_controlunit.vhdl(277): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(288) " "VHDL Process Statement warning at FSM_controlunit.vhdl(288): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(298) " "VHDL Process Statement warning at FSM_controlunit.vhdl(298): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(308) " "VHDL Process Statement warning at FSM_controlunit.vhdl(308): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(318) " "VHDL Process Statement warning at FSM_controlunit.vhdl(318): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(328) " "VHDL Process Statement warning at FSM_controlunit.vhdl(328): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(338) " "VHDL Process Statement warning at FSM_controlunit.vhdl(338): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(351) " "VHDL Process Statement warning at FSM_controlunit.vhdl(351): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G FSM_controlunit.vhdl(360) " "VHDL Process Statement warning at FSM_controlunit.vhdl(360): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(375) " "VHDL Process Statement warning at FSM_controlunit.vhdl(375): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RY_TEMP FSM_controlunit.vhdl(378) " "VHDL Process Statement warning at FSM_controlunit.vhdl(378): signal \"RY_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_TEMP FSM_controlunit.vhdl(385) " "VHDL Process Statement warning at FSM_controlunit.vhdl(385): signal \"RX_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADD_SUB FSM_controlunit.vhdl(126) " "VHDL Process Statement warning at FSM_controlunit.vhdl(126): inferring latch(es) for signal or variable \"ADD_SUB\", which holds its previous value in one or more paths through the process" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD_SUB FSM_controlunit.vhdl(126) " "Inferred latch for \"ADD_SUB\" at FSM_controlunit.vhdl(126)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVNZ FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVNZ\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ST2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ST2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ST1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ST1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.LD2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.LD2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.LD1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.LD1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.SUB1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.SUB1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718698 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.ADD1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.ADD1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI3 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI3\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI2 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI2\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MVI1 FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MVI1\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.MV FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.MV\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.INITIAL FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.INITIAL\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.IWAIT FSM_controlunit.vhdl(36) " "Inferred latch for \"nx_state.IWAIT\" at FSM_controlunit.vhdl(36)" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 "|wrapper|Processor:iProcessor|FSM_controlunit:iFSM_controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|dec3to8:Idec3to8_X " "Elaborating entity \"dec3to8\" for hierarchy \"Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|dec3to8:Idec3to8_X\"" {  } { { "FSM_controlunit.vhdl" "Idec3to8_X" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Processor:iProcessor\|regn:iregn_0 " "Elaborating entity \"regn\" for hierarchy \"Processor:iProcessor\|regn:iregn_0\"" {  } { { "Processor.vhdl" "iregn_0" { Text "D:/code/quartus/lab6/Processor.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load regn.vhdl(15) " "VHDL Process Statement warning at regn.vhdl(15): signal \"Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718702 "|wrapper|Processor:iProcessor|regn:iregn_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:iProcessor\|PC:iPC " "Elaborating entity \"PC\" for hierarchy \"Processor:iProcessor\|PC:iPC\"" {  } { { "Processor.vhdl" "iPC" { Text "D:/code/quartus/lab6/Processor.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mineDFFpositive_edge Processor:iProcessor\|mineDFFpositive_edge:iregn_WD " "Elaborating entity \"mineDFFpositive_edge\" for hierarchy \"Processor:iProcessor\|mineDFFpositive_edge:iregn_WD\"" {  } { { "Processor.vhdl" "iregn_WD" { Text "D:/code/quartus/lab6/Processor.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mine10to1mux Processor:iProcessor\|mine10to1mux:Imine10to1mux " "Elaborating entity \"mine10to1mux\" for hierarchy \"Processor:iProcessor\|mine10to1mux:Imine10to1mux\"" {  } { { "Processor.vhdl" "Imine10to1mux" { Text "D:/code/quartus/lab6/Processor.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718708 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 mine10to1mux.vhdl(15) " "VHDL Process Statement warning at mine10to1mux.vhdl(15): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 mine10to1mux.vhdl(17) " "VHDL Process Statement warning at mine10to1mux.vhdl(17): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 mine10to1mux.vhdl(19) " "VHDL Process Statement warning at mine10to1mux.vhdl(19): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 mine10to1mux.vhdl(21) " "VHDL Process Statement warning at mine10to1mux.vhdl(21): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 mine10to1mux.vhdl(23) " "VHDL Process Statement warning at mine10to1mux.vhdl(23): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 mine10to1mux.vhdl(25) " "VHDL Process Statement warning at mine10to1mux.vhdl(25): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 mine10to1mux.vhdl(27) " "VHDL Process Statement warning at mine10to1mux.vhdl(27): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 mine10to1mux.vhdl(29) " "VHDL Process Statement warning at mine10to1mux.vhdl(29): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gout mine10to1mux.vhdl(31) " "VHDL Process Statement warning at mine10to1mux.vhdl(31): signal \"Gout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din mine10to1mux.vhdl(33) " "VHDL Process Statement warning at mine10to1mux.vhdl(33): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mine10to1mux.vhdl" "" { Text "D:/code/quartus/lab6/mine10to1mux.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698938718709 "|wrapper|Processor:iProcessor|mine10to1mux:Imine10to1mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_7seghex Processor:iProcessor\|my_7seghex:imy_7seghex_4 " "Elaborating entity \"my_7seghex\" for hierarchy \"Processor:iProcessor\|my_7seghex:imy_7seghex_4\"" {  } { { "Processor.vhdl" "imy_7seghex_4" { Text "D:/code/quartus/lab6/Processor.vhdl" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:imemory " "Elaborating entity \"memory\" for hierarchy \"memory:imemory\"" {  } { { "wrapper.vhdl" "imemory" { Text "D:/code/quartus/lab6/wrapper.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938718712 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/code/quartus/lab6/ram_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/code/quartus/lab6/ram_data.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1698938718993 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:imemory\|user_RAM_rtl_0 " "Inferred RAM node \"memory:imemory\|user_RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698938718993 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:imemory\|user_RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:imemory\|user_RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ram_data.mif " "Parameter INIT_FILE set to ram_data.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698938719084 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698938719084 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698938719084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:imemory\|altsyncram:user_RAM_rtl_0 " "Elaborated megafunction instantiation \"memory:imemory\|altsyncram:user_RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938719148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:imemory\|altsyncram:user_RAM_rtl_0 " "Instantiated megafunction \"memory:imemory\|altsyncram:user_RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ram_data.mif " "Parameter \"INIT_FILE\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698938719148 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698938719148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sam1 " "Found entity 1: altsyncram_sam1" {  } { { "db/altsyncram_sam1.tdf" "" { Text "D:/code/quartus/lab6/db/altsyncram_sam1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698938719195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938719195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MV_885 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MV_885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVNZ_591 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVNZ_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVI1_864 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.MVI1_864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ADD1_801 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ADD1_801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.SUB1_738 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.SUB1_738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|regn:iregn_IR\|Q\[6\] " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|regn:iregn_IR\|Q\[6\]" {  } { { "regn.vhdl" "" { Text "D:/code/quartus/lab6/regn.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ST1_633 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.ST1_633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.LD1_675 " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|nx_state.LD1_675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.INITIAL" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|ADD_SUB " "Latch Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|ADD_SUB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.SUB2 " "Ports D and ENA on the latch are fed by the same signal Processor:iProcessor\|FSM_controlunit:iFSM_controlunit\|pr_state.SUB2" {  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698938719369 ""}  } { { "FSM_controlunit.vhdl" "" { Text "D:/code/quartus/lab6/FSM_controlunit.vhdl" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698938719369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "wrapper.vhdl" "" { Text "D:/code/quartus/lab6/wrapper.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698938719476 "|wrapper|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "wrapper.vhdl" "" { Text "D:/code/quartus/lab6/wrapper.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698938719476 "|wrapper|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "wrapper.vhdl" "" { Text "D:/code/quartus/lab6/wrapper.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698938719476 "|wrapper|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698938719476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698938719561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698938720075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698938720075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "441 " "Implemented 441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698938720124 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698938720124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698938720124 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698938720124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698938720124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698938720139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 22:25:20 2023 " "Processing ended: Thu Nov 02 22:25:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698938720139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698938720139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698938720139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698938720139 ""}
