INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/majority/majority.srcs/sources_1/new/majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_3input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/majority/majority.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_majority_3input
