#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 27 01:26:40 2019
# Process ID: 6840
# Current directory: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8516 C:\Users\Amedeo Cavallo\Desktop\digitallogicdesign\vivado\project_reti_logiche.xpr
# Log file: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/vivado.log
# Journal file: C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source project_tb.tcl
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/project_tb/UUT}} 
relaunch_sim
run all
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/project_tb/UUT}} 
relaunch_sim
run all
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw
close_hw
close_design
open_run impl_1
launch_simulation -mode post-implementation -type functional
source project_tb.tcl
run all
close_sim
current_sim simulation_3
close_sim
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1
file mkdir C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1
close [ open {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc} w ]
import_files -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
import_files -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc}}
set_property target_constrs_file {C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vhd/constraints.xdc} [current_fileset -constrset]
export_ip_user_files -of_objects  [get_files {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1/imports/vhd/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/constrs_1/imports/vhd/constraints.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_clocks
open_run synth_1 -name synth_1
report_clocks
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
launch_simulation -mode post-synthesis -type timing
source project_tb.tcl
run all
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_sim
close_sim
launch_simulation
source project_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT}} 
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
close_sim
