Protel Design System Design Rule Check
PCB File : C:\Users\Gabryel Padro\Documents\GitHub\ifog-pcb-analogModule\ifog-pcb-analogModule\ifog-pcb-analogModule.PcbDoc
Date     : 18/06/2024
Time     : 15:25:13

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-10(7.303mm,10.203mm) on Top Layer And Pad U2-9(7.303mm,10.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-13(7.303mm,8.703mm) on Top Layer And Pad U2-14(7.303mm,8.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-19(10.078mm,5.428mm) on Top Layer And Pad U2-20(10.578mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-22(11.578mm,5.428mm) on Top Layer And Pad U2-23(12.078mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-23(12.078mm,5.428mm) on Top Layer And Pad U2-24(12.578mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-24(12.578mm,5.428mm) on Top Layer And Pad U2-25(13.078mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-27(14.078mm,5.428mm) on Top Layer And Pad U2-28(14.578mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-28(14.578mm,5.428mm) on Top Layer And Pad U2-29(15.078mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-29(15.078mm,5.428mm) on Top Layer And Pad U2-30(15.578mm,5.428mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-35(18.353mm,8.203mm) on Top Layer And Pad U2-36(18.353mm,8.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-36(18.353mm,8.703mm) on Top Layer And Pad U2-37(18.353mm,9.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-37(18.353mm,9.203mm) on Top Layer And Pad U2-38(18.353mm,9.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-38(18.353mm,9.703mm) on Top Layer And Pad U2-39(18.353mm,10.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-39(18.353mm,10.203mm) on Top Layer And Pad U2-40(18.353mm,10.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-4(7.303mm,13.203mm) on Top Layer And Pad U2-5(7.303mm,12.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-40(18.353mm,10.703mm) on Top Layer And Pad U2-41(18.353mm,11.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-41(18.353mm,11.203mm) on Top Layer And Pad U2-42(18.353mm,11.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-42(18.353mm,11.703mm) on Top Layer And Pad U2-43(18.353mm,12.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-43(18.353mm,12.203mm) on Top Layer And Pad U2-44(18.353mm,12.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-44(18.353mm,12.703mm) on Top Layer And Pad U2-45(18.353mm,13.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-45(18.353mm,13.203mm) on Top Layer And Pad U2-46(18.353mm,13.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-46(18.353mm,13.703mm) on Top Layer And Pad U2-47(18.353mm,14.203mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-47(18.353mm,14.203mm) on Top Layer And Pad U2-48(18.353mm,14.703mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-49(16.578mm,16.478mm) on Top Layer And Pad U2-50(16.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-50(16.078mm,16.478mm) on Top Layer And Pad U2-51(15.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-51(15.578mm,16.478mm) on Top Layer And Pad U2-52(15.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-52(15.078mm,16.478mm) on Top Layer And Pad U2-53(14.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-53(14.578mm,16.478mm) on Top Layer And Pad U2-54(14.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-54(14.078mm,16.478mm) on Top Layer And Pad U2-55(13.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-55(13.578mm,16.478mm) on Top Layer And Pad U2-56(13.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-56(13.078mm,16.478mm) on Top Layer And Pad U2-57(12.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-57(12.578mm,16.478mm) on Top Layer And Pad U2-58(12.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-58(12.078mm,16.478mm) on Top Layer And Pad U2-59(11.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-59(11.578mm,16.478mm) on Top Layer And Pad U2-60(11.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-62(10.078mm,16.478mm) on Top Layer And Pad U2-63(9.578mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-63(9.578mm,16.478mm) on Top Layer And Pad U2-64(9.078mm,16.478mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
Rule Violations :36

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C1-1(11.6mm,34.977mm) on Top Layer And Text "C1" (11.85mm,35.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-1(11.6mm,34.977mm) on Top Layer And Track (11.015mm,35.243mm)(11.015mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C1-1(11.6mm,34.977mm) on Top Layer And Track (11.015mm,35.543mm)(11.315mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C1-1(11.6mm,34.977mm) on Top Layer And Track (11.885mm,35.543mm)(12.185mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C1-1(11.6mm,34.977mm) on Top Layer And Track (12.185mm,35.243mm)(12.185mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C11-1(4.5mm,23.823mm) on Top Layer And Track (3.915mm,23.257mm)(3.915mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C11-1(4.5mm,23.823mm) on Top Layer And Track (3.915mm,23.257mm)(4.215mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C11-1(4.5mm,23.823mm) on Top Layer And Track (4.785mm,23.257mm)(5.085mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C11-1(4.5mm,23.823mm) on Top Layer And Track (5.085mm,23.257mm)(5.085mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C1-2(11.6mm,33.823mm) on Top Layer And Track (11.015mm,33.257mm)(11.315mm,33.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C1-2(11.6mm,33.823mm) on Top Layer And Track (11.01mm,33.26mm)(11.01mm,33.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C1-2(11.6mm,33.823mm) on Top Layer And Track (11.885mm,33.257mm)(12.185mm,33.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C1-2(11.6mm,33.823mm) on Top Layer And Track (12.19mm,33.26mm)(12.19mm,33.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad C12-1(5.8mm,23.823mm) on Top Layer And Text "C12" (6.05mm,21.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C12-1(5.8mm,23.823mm) on Top Layer And Track (5.215mm,23.257mm)(5.215mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C12-1(5.8mm,23.823mm) on Top Layer And Track (5.215mm,23.257mm)(5.515mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C12-1(5.8mm,23.823mm) on Top Layer And Track (6.085mm,23.257mm)(6.385mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C12-1(5.8mm,23.823mm) on Top Layer And Track (6.385mm,23.257mm)(6.385mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C13-1(3.4mm,34.777mm) on Top Layer And Track (2.815mm,35.043mm)(2.815mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C13-1(3.4mm,34.777mm) on Top Layer And Track (2.815mm,35.343mm)(3.115mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C13-1(3.4mm,34.777mm) on Top Layer And Track (3.685mm,35.343mm)(3.985mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C13-1(3.4mm,34.777mm) on Top Layer And Track (3.985mm,35.043mm)(3.985mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C13-2(3.4mm,33.623mm) on Top Layer And Track (2.815mm,33.057mm)(3.115mm,33.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C13-2(3.4mm,33.623mm) on Top Layer And Track (2.81mm,33.06mm)(2.81mm,33.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C13-2(3.4mm,33.623mm) on Top Layer And Track (3.685mm,33.057mm)(3.985mm,33.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C13-2(3.4mm,33.623mm) on Top Layer And Track (3.99mm,33.06mm)(3.99mm,33.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C14-1(4.7mm,34.777mm) on Top Layer And Track (4.115mm,35.043mm)(4.115mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C14-1(4.7mm,34.777mm) on Top Layer And Track (4.115mm,35.343mm)(4.415mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C14-1(4.7mm,34.777mm) on Top Layer And Track (4.985mm,35.343mm)(5.285mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C14-1(4.7mm,34.777mm) on Top Layer And Track (5.285mm,35.043mm)(5.285mm,35.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C14-2(4.7mm,33.623mm) on Top Layer And Track (4.115mm,33.057mm)(4.415mm,33.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C14-2(4.7mm,33.623mm) on Top Layer And Track (4.11mm,33.06mm)(4.11mm,33.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C14-2(4.7mm,33.623mm) on Top Layer And Track (4.985mm,33.057mm)(5.285mm,33.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C14-2(4.7mm,33.623mm) on Top Layer And Track (5.29mm,33.06mm)(5.29mm,33.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C15-1(5.85mm,4.267mm) on Top Layer And Track (5.265mm,3.701mm)(5.265mm,4.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C15-1(5.85mm,4.267mm) on Top Layer And Track (5.265mm,3.701mm)(5.565mm,3.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C15-1(5.85mm,4.267mm) on Top Layer And Track (6.135mm,3.701mm)(6.435mm,3.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C15-1(5.85mm,4.267mm) on Top Layer And Track (6.435mm,3.701mm)(6.435mm,4.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C15-2(5.85mm,5.421mm) on Top Layer And Track (5.265mm,5.987mm)(5.565mm,5.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C15-2(5.85mm,5.421mm) on Top Layer And Track (5.26mm,5.684mm)(5.26mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C15-2(5.85mm,5.421mm) on Top Layer And Track (6.135mm,5.987mm)(6.435mm,5.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C15-2(5.85mm,5.421mm) on Top Layer And Track (6.44mm,5.684mm)(6.44mm,5.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-1(19.96mm,46.3mm) on Top Layer And Track (19.394mm,45.715mm)(19.394mm,46.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C16-1(19.96mm,46.3mm) on Top Layer And Track (19.394mm,45.715mm)(19.694mm,45.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-1(19.96mm,46.3mm) on Top Layer And Track (19.394mm,46.585mm)(19.394mm,46.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C16-1(19.96mm,46.3mm) on Top Layer And Track (19.394mm,46.885mm)(19.694mm,46.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C16-2(21.114mm,46.3mm) on Top Layer And Track (21.377mm,45.71mm)(21.677mm,45.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C16-2(21.114mm,46.3mm) on Top Layer And Track (21.377mm,46.89mm)(21.677mm,46.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-2(21.114mm,46.3mm) on Top Layer And Track (21.68mm,45.715mm)(21.68mm,46.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-2(21.114mm,46.3mm) on Top Layer And Track (21.68mm,46.585mm)(21.68mm,46.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C17-1(19.96mm,45mm) on Top Layer And Track (19.394mm,44.415mm)(19.394mm,44.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-1(19.96mm,45mm) on Top Layer And Track (19.394mm,44.415mm)(19.694mm,44.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C17-1(19.96mm,45mm) on Top Layer And Track (19.394mm,45.285mm)(19.394mm,45.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C17-1(19.96mm,45mm) on Top Layer And Track (19.394mm,45.585mm)(19.694mm,45.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C17-2(21.114mm,45mm) on Top Layer And Track (21.377mm,44.41mm)(21.677mm,44.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C17-2(21.114mm,45mm) on Top Layer And Track (21.377mm,45.59mm)(21.677mm,45.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C17-2(21.114mm,45mm) on Top Layer And Track (21.68mm,44.415mm)(21.68mm,44.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C17-2(21.114mm,45mm) on Top Layer And Track (21.68mm,45.285mm)(21.68mm,45.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C18-1(19.187mm,37.8mm) on Top Layer And Track (18.694mm,37.085mm)(18.994mm,37.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C18-1(19.187mm,37.8mm) on Top Layer And Track (18.694mm,37.215mm)(18.694mm,37.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C18-1(19.187mm,37.8mm) on Top Layer And Track (18.694mm,37.215mm)(18.994mm,37.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C18-1(19.187mm,37.8mm) on Top Layer And Track (18.694mm,38.085mm)(18.694mm,38.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C18-1(19.187mm,37.8mm) on Top Layer And Track (18.694mm,38.385mm)(18.994mm,38.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C18-2(20.487mm,37.8mm) on Top Layer And Track (20.677mm,37.09mm)(20.977mm,37.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C18-2(20.487mm,37.8mm) on Top Layer And Track (20.677mm,37.21mm)(20.977mm,37.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C18-2(20.487mm,37.8mm) on Top Layer And Track (20.677mm,38.39mm)(20.977mm,38.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C18-2(20.487mm,37.8mm) on Top Layer And Track (20.98mm,37.215mm)(20.98mm,37.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C18-2(20.487mm,37.8mm) on Top Layer And Track (20.98mm,38.085mm)(20.98mm,38.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,35.785mm)(18.994mm,35.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,35.915mm)(18.694mm,36.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,35.915mm)(18.994mm,35.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,36.785mm)(18.694mm,37.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,37.085mm)(18.994mm,37.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C19-1(19.187mm,36.5mm) on Top Layer And Track (18.694mm,37.215mm)(18.994mm,37.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.677mm,35.79mm)(20.977mm,35.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.677mm,35.91mm)(20.977mm,35.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.677mm,37.09mm)(20.977mm,37.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.677mm,37.21mm)(20.977mm,37.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.98mm,35.915mm)(20.98mm,36.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C19-2(20.487mm,36.5mm) on Top Layer And Track (20.98mm,36.785mm)(20.98mm,37.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,34.485mm)(18.994mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,34.615mm)(18.694mm,34.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,34.615mm)(18.994mm,34.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,35.485mm)(18.694mm,35.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,35.785mm)(18.994mm,35.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C20-1(19.187mm,35.2mm) on Top Layer And Track (18.694mm,35.915mm)(18.994mm,35.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.677mm,34.49mm)(20.977mm,34.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.677mm,34.61mm)(20.977mm,34.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.677mm,35.79mm)(20.977mm,35.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.677mm,35.91mm)(20.977mm,35.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.98mm,34.615mm)(20.98mm,34.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C20-2(20.487mm,35.2mm) on Top Layer And Track (20.98mm,35.485mm)(20.98mm,35.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-1(12.9mm,33.823mm) on Top Layer And Track (12.315mm,33.257mm)(12.315mm,33.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C2-1(12.9mm,33.823mm) on Top Layer And Track (12.315mm,33.257mm)(12.615mm,33.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C2-1(12.9mm,33.823mm) on Top Layer And Track (13.185mm,33.257mm)(13.485mm,33.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C2-1(12.9mm,33.823mm) on Top Layer And Track (13.485mm,33.257mm)(13.485mm,33.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (20.677mm,33.31mm)(20.977mm,33.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (20.677mm,34.49mm)(20.977mm,34.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (20.98mm,33.315mm)(20.98mm,33.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (20.98mm,34.185mm)(20.98mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (21.094mm,33.315mm)(21.094mm,33.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C21-2(20.414mm,33.9mm) on Top Layer And Track (21.094mm,34.185mm)(21.094mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C2-2(12.9mm,34.977mm) on Top Layer And Text "C2" (13.15mm,35.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C2-2(12.9mm,34.977mm) on Top Layer And Track (12.315mm,35.543mm)(12.615mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C2-2(12.9mm,34.977mm) on Top Layer And Track (12.31mm,35.24mm)(12.31mm,35.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C2-2(12.9mm,34.977mm) on Top Layer And Track (13.185mm,35.543mm)(13.485mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C2-2(12.9mm,34.977mm) on Top Layer And Track (13.49mm,35.24mm)(13.49mm,35.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C22-1(18.337mm,42.05mm) on Top Layer And Track (17.752mm,42.243mm)(17.752mm,42.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-1(18.337mm,42.05mm) on Top Layer And Track (17.752mm,42.543mm)(18.052mm,42.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-1(18.337mm,42.05mm) on Top Layer And Track (18.622mm,42.543mm)(18.922mm,42.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C22-1(18.337mm,42.05mm) on Top Layer And Track (18.922mm,42.243mm)(18.922mm,42.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (17.052mm,28.143mm)(17.352mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (17.052mm,28.257mm)(17.052mm,28.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (17.052mm,28.257mm)(17.352mm,28.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (17.922mm,28.143mm)(18.222mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (17.922mm,28.257mm)(18.222mm,28.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C23-1(17.637mm,28.823mm) on Top Layer And Track (18.222mm,28.257mm)(18.222mm,28.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C23-2(17.637mm,29.977mm) on Top Layer And Track (17.047mm,30.24mm)(17.047mm,30.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C23-2(17.637mm,29.977mm) on Top Layer And Track (17.052mm,30.543mm)(17.352mm,30.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C23-2(17.637mm,29.977mm) on Top Layer And Track (17.922mm,30.543mm)(18.222mm,30.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C23-2(17.637mm,29.977mm) on Top Layer And Track (18.227mm,30.24mm)(18.227mm,30.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C26-1(11.7mm,19.277mm) on Top Layer And Track (11.115mm,19.543mm)(11.115mm,19.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C26-1(11.7mm,19.277mm) on Top Layer And Track (11.115mm,19.843mm)(11.415mm,19.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C26-1(11.7mm,19.277mm) on Top Layer And Track (11.985mm,19.843mm)(12.285mm,19.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C26-1(11.7mm,19.277mm) on Top Layer And Track (12.285mm,19.543mm)(12.285mm,19.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C26-2(11.7mm,18.123mm) on Top Layer And Track (11.115mm,17.557mm)(11.415mm,17.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C26-2(11.7mm,18.123mm) on Top Layer And Track (11.11mm,17.56mm)(11.11mm,17.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C26-2(11.7mm,18.123mm) on Top Layer And Track (11.985mm,17.557mm)(12.285mm,17.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C26-2(11.7mm,18.123mm) on Top Layer And Track (12.29mm,17.56mm)(12.29mm,17.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C30-1(5.509mm,17.732mm) on Top Layer And Track (4.943mm,17.147mm)(4.943mm,17.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C30-1(5.509mm,17.732mm) on Top Layer And Track (4.943mm,17.147mm)(5.243mm,17.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C30-1(5.509mm,17.732mm) on Top Layer And Track (4.943mm,18.017mm)(4.943mm,18.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C30-1(5.509mm,17.732mm) on Top Layer And Track (4.943mm,18.317mm)(5.243mm,18.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C30-1(5.509mm,17.732mm) on Top Layer And Track (4.955mm,17.023mm)(5.255mm,17.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C30-2(6.663mm,17.732mm) on Top Layer And Track (6.926mm,17.142mm)(7.226mm,17.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C30-2(6.663mm,17.732mm) on Top Layer And Track (6.926mm,18.322mm)(7.226mm,18.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C30-2(6.663mm,17.732mm) on Top Layer And Track (6.938mm,17.028mm)(7.238mm,17.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C30-2(6.663mm,17.732mm) on Top Layer And Track (7.229mm,17.147mm)(7.229mm,17.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C30-2(6.663mm,17.732mm) on Top Layer And Track (7.229mm,18.017mm)(7.229mm,18.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C3-1(10.3mm,23.823mm) on Top Layer And Text "C3" (10.55mm,22.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C3-1(10.3mm,23.823mm) on Top Layer And Track (10.585mm,23.257mm)(10.885mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-1(10.3mm,23.823mm) on Top Layer And Track (10.885mm,23.257mm)(10.885mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C3-1(10.3mm,23.823mm) on Top Layer And Track (9.715mm,23.257mm)(10.015mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C3-1(10.3mm,23.823mm) on Top Layer And Track (9.715mm,23.257mm)(9.715mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C31-1(5.521mm,16.438mm) on Top Layer And Track (4.943mm,17.147mm)(5.243mm,17.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C31-1(5.521mm,16.438mm) on Top Layer And Track (4.955mm,15.853mm)(4.955mm,16.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C31-1(5.521mm,16.438mm) on Top Layer And Track (4.955mm,15.853mm)(5.255mm,15.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C31-1(5.521mm,16.438mm) on Top Layer And Track (4.955mm,16.723mm)(4.955mm,17.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C31-1(5.521mm,16.438mm) on Top Layer And Track (4.955mm,17.023mm)(5.255mm,17.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C31-2(6.675mm,16.438mm) on Top Layer And Track (6.926mm,17.142mm)(7.226mm,17.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C31-2(6.675mm,16.438mm) on Top Layer And Track (6.938mm,15.848mm)(7.238mm,15.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C31-2(6.675mm,16.438mm) on Top Layer And Track (6.938mm,17.028mm)(7.238mm,17.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C31-2(6.675mm,16.438mm) on Top Layer And Track (7.241mm,15.853mm)(7.241mm,16.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C31-2(6.675mm,16.438mm) on Top Layer And Track (7.241mm,16.723mm)(7.241mm,17.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C3-2(10.3mm,24.977mm) on Top Layer And Track (10.585mm,25.543mm)(10.885mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C3-2(10.3mm,24.977mm) on Top Layer And Track (10.89mm,25.24mm)(10.89mm,25.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C3-2(10.3mm,24.977mm) on Top Layer And Track (9.715mm,25.543mm)(10.015mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C3-2(10.3mm,24.977mm) on Top Layer And Track (9.71mm,25.24mm)(9.71mm,25.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C32-1(4.3mm,11.077mm) on Top Layer And Track (3.715mm,11.343mm)(3.715mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C32-1(4.3mm,11.077mm) on Top Layer And Track (3.715mm,11.643mm)(4.015mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C32-1(4.3mm,11.077mm) on Top Layer And Track (4.585mm,11.643mm)(4.885mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C32-1(4.3mm,11.077mm) on Top Layer And Track (4.885mm,11.343mm)(4.885mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C32-2(4.3mm,9.923mm) on Top Layer And Track (3.715mm,9.357mm)(4.015mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C32-2(4.3mm,9.923mm) on Top Layer And Track (3.71mm,9.36mm)(3.71mm,9.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C32-2(4.3mm,9.923mm) on Top Layer And Track (4.585mm,9.357mm)(4.885mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C32-2(4.3mm,9.923mm) on Top Layer And Track (4.89mm,9.36mm)(4.89mm,9.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C33-1(5.6mm,11.077mm) on Top Layer And Track (5.015mm,11.343mm)(5.015mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C33-1(5.6mm,11.077mm) on Top Layer And Track (5.015mm,11.643mm)(5.315mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C33-1(5.6mm,11.077mm) on Top Layer And Track (5.885mm,11.643mm)(6.185mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C33-1(5.6mm,11.077mm) on Top Layer And Track (6.185mm,11.343mm)(6.185mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C33-2(5.6mm,9.923mm) on Top Layer And Track (5.015mm,9.357mm)(5.315mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C33-2(5.6mm,9.923mm) on Top Layer And Track (5.01mm,9.36mm)(5.01mm,9.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C33-2(5.6mm,9.923mm) on Top Layer And Track (5.885mm,9.357mm)(6.185mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C33-2(5.6mm,9.923mm) on Top Layer And Track (6.19mm,9.36mm)(6.19mm,9.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C34-1(4.423mm,7.3mm) on Top Layer And Track (3.857mm,6.715mm)(3.857mm,7.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C34-1(4.423mm,7.3mm) on Top Layer And Track (3.857mm,6.715mm)(4.157mm,6.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C34-1(4.423mm,7.3mm) on Top Layer And Track (3.857mm,7.585mm)(3.857mm,7.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C34-1(4.423mm,7.3mm) on Top Layer And Track (3.857mm,7.885mm)(4.157mm,7.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C34-2(5.577mm,7.3mm) on Top Layer And Track (5.84mm,6.71mm)(6.14mm,6.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C34-2(5.577mm,7.3mm) on Top Layer And Track (5.84mm,7.89mm)(6.14mm,7.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C34-2(5.577mm,7.3mm) on Top Layer And Track (6.143mm,6.715mm)(6.143mm,7.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C34-2(5.577mm,7.3mm) on Top Layer And Track (6.143mm,7.585mm)(6.143mm,7.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35-1(4.423mm,8.6mm) on Top Layer And Track (3.857mm,8.015mm)(3.857mm,8.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C35-1(4.423mm,8.6mm) on Top Layer And Track (3.857mm,8.015mm)(4.157mm,8.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35-1(4.423mm,8.6mm) on Top Layer And Track (3.857mm,8.885mm)(3.857mm,9.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C35-1(4.423mm,8.6mm) on Top Layer And Track (3.857mm,9.185mm)(4.157mm,9.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C35-2(5.577mm,8.6mm) on Top Layer And Track (5.84mm,8.01mm)(6.14mm,8.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C35-2(5.577mm,8.6mm) on Top Layer And Track (5.84mm,9.19mm)(6.14mm,9.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35-2(5.577mm,8.6mm) on Top Layer And Track (6.143mm,8.015mm)(6.143mm,8.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C35-2(5.577mm,8.6mm) on Top Layer And Track (6.143mm,8.885mm)(6.143mm,9.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C36-1(16.577mm,19.5mm) on Top Layer And Track (16.843mm,18.915mm)(17.143mm,18.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C36-1(16.577mm,19.5mm) on Top Layer And Track (16.843mm,20.085mm)(17.143mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C36-1(16.577mm,19.5mm) on Top Layer And Track (17.143mm,18.915mm)(17.143mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C36-1(16.577mm,19.5mm) on Top Layer And Track (17.143mm,19.785mm)(17.143mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.743mm,18.915mm)(14.743mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.743mm,19.785mm)(14.743mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.857mm,18.915mm)(14.857mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.857mm,19.785mm)(14.857mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.86mm,18.91mm)(15.16mm,18.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C36-2(15.423mm,19.5mm) on Top Layer And Track (14.86mm,20.09mm)(15.16mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C37-1(16.577mm,18.2mm) on Top Layer And Track (16.843mm,17.615mm)(17.143mm,17.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C37-1(16.577mm,18.2mm) on Top Layer And Track (16.843mm,18.785mm)(17.143mm,18.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C37-1(16.577mm,18.2mm) on Top Layer And Track (17.143mm,17.615mm)(17.143mm,17.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C37-1(16.577mm,18.2mm) on Top Layer And Track (17.143mm,18.485mm)(17.143mm,18.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.743mm,17.615mm)(14.743mm,17.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.743mm,18.485mm)(14.743mm,18.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.857mm,17.615mm)(14.857mm,17.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.857mm,18.485mm)(14.857mm,18.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.86mm,17.61mm)(15.16mm,17.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C37-2(15.423mm,18.2mm) on Top Layer And Track (14.86mm,18.79mm)(15.16mm,18.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.443mm,18.915mm)(14.743mm,18.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.443mm,20.085mm)(14.743mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.743mm,18.915mm)(14.743mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.743mm,19.785mm)(14.743mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.857mm,18.915mm)(14.857mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C38-1(14.177mm,19.5mm) on Top Layer And Track (14.857mm,19.785mm)(14.857mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C38-2(13.023mm,19.5mm) on Top Layer And Track (12.457mm,18.915mm)(12.457mm,19.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C38-2(13.023mm,19.5mm) on Top Layer And Track (12.457mm,19.785mm)(12.457mm,20.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C38-2(13.023mm,19.5mm) on Top Layer And Track (12.46mm,18.91mm)(12.76mm,18.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C38-2(13.023mm,19.5mm) on Top Layer And Track (12.46mm,20.09mm)(12.76mm,20.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C4-1(11.6mm,24.977mm) on Top Layer And Track (11.015mm,25.243mm)(11.015mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C4-1(11.6mm,24.977mm) on Top Layer And Track (11.015mm,25.543mm)(11.315mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C4-1(11.6mm,24.977mm) on Top Layer And Track (11.885mm,25.543mm)(12.185mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C4-1(11.6mm,24.977mm) on Top Layer And Track (12.185mm,25.243mm)(12.185mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C4-2(11.6mm,23.823mm) on Top Layer And Text "C4" (11.85mm,22.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C4-2(11.6mm,23.823mm) on Top Layer And Track (11.015mm,23.257mm)(11.315mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C4-2(11.6mm,23.823mm) on Top Layer And Track (11.01mm,23.26mm)(11.01mm,23.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C4-2(11.6mm,23.823mm) on Top Layer And Track (11.885mm,23.257mm)(12.185mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C4-2(11.6mm,23.823mm) on Top Layer And Track (12.19mm,23.26mm)(12.19mm,23.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C44-1(18.255mm,17.084mm) on Top Layer And Track (17.67mm,16.518mm)(17.67mm,16.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C44-1(18.255mm,17.084mm) on Top Layer And Track (17.67mm,16.518mm)(17.97mm,16.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C44-1(18.255mm,17.084mm) on Top Layer And Track (18.54mm,16.518mm)(18.84mm,16.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C44-1(18.255mm,17.084mm) on Top Layer And Track (18.84mm,16.518mm)(18.84mm,16.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C45-1(19.559mm,17.08mm) on Top Layer And Track (18.974mm,16.514mm)(18.974mm,16.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C45-1(19.559mm,17.08mm) on Top Layer And Track (18.974mm,16.514mm)(19.274mm,16.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C45-1(19.559mm,17.08mm) on Top Layer And Track (19.844mm,16.514mm)(20.144mm,16.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C45-1(19.559mm,17.08mm) on Top Layer And Track (20.144mm,16.514mm)(20.144mm,16.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C45-1(19.559mm,17.08mm) on Top Layer And Track (20.262mm,16.508mm)(20.262mm,16.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Text "C45" (19.781mm,18.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Track (18.969mm,18.497mm)(18.969mm,18.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Track (18.974mm,18.8mm)(19.274mm,18.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Track (19.844mm,18.8mm)(20.144mm,18.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Track (20.149mm,18.497mm)(20.149mm,18.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C45-2(19.559mm,18.234mm) on Top Layer And Track (20.267mm,18.491mm)(20.267mm,18.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C46-1(16.4mm,2.523mm) on Top Layer And Track (15.815mm,1.957mm)(15.815mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C46-1(16.4mm,2.523mm) on Top Layer And Track (15.815mm,1.957mm)(16.115mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C46-1(16.4mm,2.523mm) on Top Layer And Track (16.685mm,1.957mm)(16.985mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C46-1(16.4mm,2.523mm) on Top Layer And Track (16.985mm,1.957mm)(16.985mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C46-2(16.4mm,3.677mm) on Top Layer And Track (15.815mm,4.243mm)(16.115mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C46-2(16.4mm,3.677mm) on Top Layer And Track (15.81mm,3.94mm)(15.81mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C46-2(16.4mm,3.677mm) on Top Layer And Track (16.685mm,4.243mm)(16.985mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C46-2(16.4mm,3.677mm) on Top Layer And Track (16.99mm,3.94mm)(16.99mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C47-1(17.7mm,2.523mm) on Top Layer And Track (17.115mm,1.957mm)(17.115mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C47-1(17.7mm,2.523mm) on Top Layer And Track (17.115mm,1.957mm)(17.415mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C47-1(17.7mm,2.523mm) on Top Layer And Track (17.985mm,1.957mm)(18.285mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C47-1(17.7mm,2.523mm) on Top Layer And Track (18.285mm,1.957mm)(18.285mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C47-2(17.7mm,3.677mm) on Top Layer And Track (17.115mm,4.243mm)(17.415mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C47-2(17.7mm,3.677mm) on Top Layer And Track (17.11mm,3.94mm)(17.11mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C47-2(17.7mm,3.677mm) on Top Layer And Track (17.985mm,4.243mm)(18.285mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C47-2(17.7mm,3.677mm) on Top Layer And Track (18.29mm,3.94mm)(18.29mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-1(3.023mm,12.4mm) on Top Layer And Track (2.457mm,11.815mm)(2.457mm,12.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C5-1(3.023mm,12.4mm) on Top Layer And Track (2.457mm,11.815mm)(2.757mm,11.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-1(3.023mm,12.4mm) on Top Layer And Track (2.457mm,12.685mm)(2.457mm,12.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad C5-1(3.023mm,12.4mm) on Top Layer And Track (2.457mm,12.985mm)(2.757mm,12.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C5-2(4.177mm,12.4mm) on Top Layer And Track (4.44mm,11.81mm)(4.74mm,11.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C5-2(4.177mm,12.4mm) on Top Layer And Track (4.44mm,12.99mm)(4.74mm,12.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-2(4.177mm,12.4mm) on Top Layer And Track (4.743mm,11.815mm)(4.743mm,12.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-2(4.177mm,12.4mm) on Top Layer And Track (4.743mm,12.685mm)(4.743mm,12.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad L4-1(20.852mm,18.274mm) on Top Layer And Text "L4" (21.102mm,18.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad L4-1(20.852mm,18.274mm) on Top Layer And Track (20.149mm,18.497mm)(20.149mm,18.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad L4-1(20.852mm,18.274mm) on Top Layer And Track (20.267mm,18.491mm)(20.267mm,18.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L4-1(20.852mm,18.274mm) on Top Layer And Track (20.267mm,18.791mm)(20.567mm,18.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Text "R1" (14.45mm,35.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Track (13.49mm,35.24mm)(13.49mm,35.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Track (13.615mm,35.243mm)(13.615mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Track (13.615mm,35.543mm)(13.915mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Track (14.485mm,35.543mm)(14.785mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(14.2mm,35.015mm) on Top Layer And Track (14.785mm,35.243mm)(14.785mm,35.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (24.69mm,7.64mm)(24.69mm,7.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (24.815mm,7.643mm)(24.815mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (24.815mm,7.943mm)(25.115mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (25.685mm,7.943mm)(25.985mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (25.985mm,7.643mm)(25.985mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R15-1(25.4mm,7.415mm) on Top Layer And Track (26.11mm,7.64mm)(26.11mm,7.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (24.685mm,5.657mm)(24.685mm,5.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (24.815mm,5.657mm)(25.115mm,5.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (24.81mm,5.66mm)(24.81mm,5.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (25.685mm,5.657mm)(25.985mm,5.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (25.99mm,5.66mm)(25.99mm,5.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R15-2(25.4mm,6.185mm) on Top Layer And Track (26.115mm,5.657mm)(26.115mm,5.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R16-1(26.7mm,6.185mm) on Top Layer And Track (25.99mm,5.66mm)(25.99mm,5.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(26.7mm,6.185mm) on Top Layer And Track (26.115mm,5.657mm)(26.115mm,5.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-1(26.7mm,6.185mm) on Top Layer And Track (26.115mm,5.657mm)(26.415mm,5.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-1(26.7mm,6.185mm) on Top Layer And Track (26.985mm,5.657mm)(27.285mm,5.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(26.7mm,6.185mm) on Top Layer And Track (27.285mm,5.657mm)(27.285mm,5.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R16-2(26.7mm,7.415mm) on Top Layer And Track (25.985mm,7.643mm)(25.985mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-2(26.7mm,7.415mm) on Top Layer And Track (26.115mm,7.943mm)(26.415mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R16-2(26.7mm,7.415mm) on Top Layer And Track (26.11mm,7.64mm)(26.11mm,7.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-2(26.7mm,7.415mm) on Top Layer And Track (26.985mm,7.943mm)(27.285mm,7.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R16-2(26.7mm,7.415mm) on Top Layer And Track (27.29mm,7.64mm)(27.29mm,7.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-1(20.3mm,8.515mm) on Top Layer And Track (19.715mm,8.743mm)(19.715mm,9.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-1(20.3mm,8.515mm) on Top Layer And Track (19.715mm,9.043mm)(20.015mm,9.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-1(20.3mm,8.515mm) on Top Layer And Track (20.585mm,9.043mm)(20.885mm,9.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-1(20.3mm,8.515mm) on Top Layer And Track (20.885mm,8.743mm)(20.885mm,9.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (19.715mm,6.643mm)(20.015mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (19.715mm,6.757mm)(20.015mm,6.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (19.71mm,6.76mm)(19.71mm,7.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (20.585mm,6.643mm)(20.885mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (20.585mm,6.757mm)(20.885mm,6.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R17-2(20.3mm,7.285mm) on Top Layer And Track (20.89mm,6.76mm)(20.89mm,7.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R18-1(22.815mm,8.8mm) on Top Layer And Track (23.043mm,8.085mm)(23.343mm,8.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(22.815mm,8.8mm) on Top Layer And Track (23.043mm,8.215mm)(23.343mm,8.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(22.815mm,8.8mm) on Top Layer And Track (23.043mm,9.385mm)(23.343mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-1(22.815mm,8.8mm) on Top Layer And Track (23.343mm,8.215mm)(23.343mm,8.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-1(22.815mm,8.8mm) on Top Layer And Track (23.343mm,9.085mm)(23.343mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.057mm,8.215mm)(21.057mm,8.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.057mm,9.085mm)(21.057mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.06mm,8.09mm)(21.36mm,8.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.06mm,8.21mm)(21.36mm,8.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.06mm,9.39mm)(21.36mm,9.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.54mm,9.51mm)(21.84mm,9.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R18-2(21.585mm,8.8mm) on Top Layer And Track (21.843mm,9.515mm)(21.843mm,9.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Text "R19" (18.375mm,5.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (19.715mm,4.243mm)(20.015mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (19.715mm,4.357mm)(19.715mm,4.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (19.715mm,4.357mm)(20.015mm,4.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (20.585mm,4.243mm)(20.885mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (20.585mm,4.357mm)(20.885mm,4.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(20.3mm,4.885mm) on Top Layer And Track (20.885mm,4.357mm)(20.885mm,4.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Text "R17" (18.375mm,6.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Text "R19" (18.375mm,5.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (19.715mm,6.643mm)(20.015mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (19.715mm,6.757mm)(20.015mm,6.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (19.71mm,6.34mm)(19.71mm,6.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (20.585mm,6.643mm)(20.885mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (20.585mm,6.757mm)(20.885mm,6.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R19-2(20.3mm,6.115mm) on Top Layer And Track (20.89mm,6.34mm)(20.89mm,6.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.043mm,6.915mm)(23.343mm,6.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.043mm,8.085mm)(23.343mm,8.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.043mm,8.215mm)(23.343mm,8.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.04mm,6.79mm)(23.34mm,6.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.343mm,6.915mm)(23.343mm,7.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-1(22.815mm,7.5mm) on Top Layer And Track (23.343mm,7.785mm)(23.343mm,8.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.057mm,6.785mm)(21.357mm,6.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.057mm,6.915mm)(21.057mm,7.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.057mm,7.785mm)(21.057mm,8.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.06mm,6.91mm)(21.36mm,6.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.06mm,8.09mm)(21.36mm,8.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R20-2(21.585mm,7.5mm) on Top Layer And Track (21.06mm,8.21mm)(21.36mm,8.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Text "R2" (13.15mm,22.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Track (12.19mm,23.26mm)(12.19mm,23.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Track (12.315mm,23.257mm)(12.315mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Track (12.315mm,23.257mm)(12.615mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Track (13.185mm,23.257mm)(13.485mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(12.9mm,23.785mm) on Top Layer And Track (13.485mm,23.257mm)(13.485mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (19.59mm,3.94mm)(19.59mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (19.715mm,3.943mm)(19.715mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (19.715mm,4.243mm)(20.015mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (19.715mm,4.357mm)(20.015mm,4.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (20.585mm,4.243mm)(20.885mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (20.585mm,4.357mm)(20.885mm,4.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(20.3mm,3.715mm) on Top Layer And Track (20.885mm,3.943mm)(20.885mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R21-2(20.3mm,2.485mm) on Top Layer And Track (19.585mm,1.957mm)(19.585mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-2(20.3mm,2.485mm) on Top Layer And Track (19.715mm,1.957mm)(20.015mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R21-2(20.3mm,2.485mm) on Top Layer And Track (19.71mm,1.96mm)(19.71mm,2.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-2(20.3mm,2.485mm) on Top Layer And Track (20.585mm,1.957mm)(20.885mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R21-2(20.3mm,2.485mm) on Top Layer And Track (20.89mm,1.96mm)(20.89mm,2.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R2-2(12.9mm,25.015mm) on Top Layer And Track (12.185mm,25.243mm)(12.185mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-2(12.9mm,25.015mm) on Top Layer And Track (12.315mm,25.543mm)(12.615mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-2(12.9mm,25.015mm) on Top Layer And Track (12.31mm,25.24mm)(12.31mm,25.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-2(12.9mm,25.015mm) on Top Layer And Track (13.185mm,25.543mm)(13.485mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R2-2(12.9mm,25.015mm) on Top Layer And Track (13.49mm,25.24mm)(13.49mm,25.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (18.285mm,1.957mm)(18.285mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (18.415mm,1.957mm)(18.415mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (18.415mm,1.957mm)(18.715mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (19.285mm,1.957mm)(19.585mm,1.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (19.585mm,1.957mm)(19.585mm,2.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R22-1(19mm,2.485mm) on Top Layer And Track (19.71mm,1.96mm)(19.71mm,2.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (18.29mm,3.94mm)(18.29mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (18.415mm,4.243mm)(18.715mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (18.41mm,3.94mm)(18.41mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (19.285mm,4.243mm)(19.585mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (19.59mm,3.94mm)(19.59mm,4.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R22-2(19mm,3.715mm) on Top Layer And Track (19.715mm,3.943mm)(19.715mm,4.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.057mm,9.085mm)(21.057mm,9.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.06mm,9.39mm)(21.36mm,9.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.54mm,10.69mm)(21.84mm,10.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.54mm,10.81mm)(21.84mm,10.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.54mm,9.51mm)(21.84mm,9.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.843mm,10.385mm)(21.843mm,10.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-2(21.315mm,10.1mm) on Top Layer And Track (21.843mm,9.515mm)(21.843mm,9.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(3mm,9.885mm) on Top Layer And Track (2.415mm,9.357mm)(2.415mm,9.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-1(3mm,9.885mm) on Top Layer And Track (2.415mm,9.357mm)(2.715mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-1(3mm,9.885mm) on Top Layer And Track (3.285mm,9.357mm)(3.585mm,9.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(3mm,9.885mm) on Top Layer And Track (3.585mm,9.357mm)(3.585mm,9.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R3-1(3mm,9.885mm) on Top Layer And Track (3.71mm,9.36mm)(3.71mm,9.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-2(3mm,11.115mm) on Top Layer And Track (2.415mm,11.643mm)(2.715mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-2(3mm,11.115mm) on Top Layer And Track (2.41mm,11.34mm)(2.41mm,11.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-2(3mm,11.115mm) on Top Layer And Track (3.285mm,11.643mm)(3.585mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R3-2(3mm,11.115mm) on Top Layer And Track (3.59mm,11.34mm)(3.59mm,11.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R3-2(3mm,11.115mm) on Top Layer And Track (3.715mm,11.343mm)(3.715mm,11.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(4.1mm,16.215mm) on Top Layer And Track (3.515mm,16.443mm)(3.515mm,16.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-1(4.1mm,16.215mm) on Top Layer And Track (3.515mm,16.743mm)(3.815mm,16.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-1(4.1mm,16.215mm) on Top Layer And Track (4.385mm,16.743mm)(4.685mm,16.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(4.1mm,16.215mm) on Top Layer And Track (4.685mm,16.443mm)(4.685mm,16.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-2(4.1mm,14.985mm) on Top Layer And Track (3.515mm,14.457mm)(3.815mm,14.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-2(4.1mm,14.985mm) on Top Layer And Track (3.51mm,14.46mm)(3.51mm,14.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-2(4.1mm,14.985mm) on Top Layer And Track (4.385mm,14.457mm)(4.685mm,14.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R4-2(4.1mm,14.985mm) on Top Layer And Track (4.69mm,14.46mm)(4.69mm,14.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R5-1(7.1mm,25.015mm) on Top Layer And Track (6.39mm,25.24mm)(6.39mm,25.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(7.1mm,25.015mm) on Top Layer And Track (6.515mm,25.243mm)(6.515mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-1(7.1mm,25.015mm) on Top Layer And Track (6.515mm,25.543mm)(6.815mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-1(7.1mm,25.015mm) on Top Layer And Track (7.385mm,25.543mm)(7.685mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(7.1mm,25.015mm) on Top Layer And Track (7.685mm,25.243mm)(7.685mm,25.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R5-2(7.1mm,23.785mm) on Top Layer And Track (6.385mm,23.257mm)(6.385mm,23.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-2(7.1mm,23.785mm) on Top Layer And Track (6.515mm,23.257mm)(6.815mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R5-2(7.1mm,23.785mm) on Top Layer And Track (6.51mm,23.26mm)(6.51mm,23.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-2(7.1mm,23.785mm) on Top Layer And Track (7.385mm,23.257mm)(7.685mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R5-2(7.1mm,23.785mm) on Top Layer And Track (7.69mm,23.26mm)(7.69mm,23.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R6-1(22.337mm,37.415mm) on Top Layer And Track (21.162mm,37.8mm)(21.662mm,37.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(22.337mm,37.415mm) on Top Layer And Track (21.752mm,37.643mm)(21.752mm,37.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-1(22.337mm,37.415mm) on Top Layer And Track (21.752mm,37.943mm)(22.052mm,37.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-1(22.337mm,37.415mm) on Top Layer And Track (22.622mm,37.943mm)(22.922mm,37.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(22.337mm,37.415mm) on Top Layer And Track (22.922mm,37.643mm)(22.922mm,37.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R6-2(22.337mm,36.185mm) on Top Layer And Track (21.162mm,36.5mm)(21.662mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R6-2(22.337mm,36.185mm) on Top Layer And Track (21.747mm,35.66mm)(21.747mm,35.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-2(22.337mm,36.185mm) on Top Layer And Track (21.752mm,35.657mm)(22.052mm,35.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-2(22.337mm,36.185mm) on Top Layer And Track (22.622mm,35.657mm)(22.922mm,35.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R6-2(22.337mm,36.185mm) on Top Layer And Track (22.927mm,35.66mm)(22.927mm,35.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (20.98mm,33.315mm)(20.98mm,33.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (20.98mm,34.185mm)(20.98mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (21.094mm,33.315mm)(21.094mm,33.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (21.094mm,33.315mm)(21.394mm,33.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (21.094mm,34.185mm)(21.094mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(21.621mm,33.9mm) on Top Layer And Track (21.094mm,34.485mm)(21.394mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R7-2(22.852mm,33.9mm) on Top Layer And Track (23.077mm,33.31mm)(23.377mm,33.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R7-2(22.852mm,33.9mm) on Top Layer And Track (23.077mm,34.49mm)(23.377mm,34.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-2(22.852mm,33.9mm) on Top Layer And Track (23.38mm,33.315mm)(23.38mm,33.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-2(22.852mm,33.9mm) on Top Layer And Track (23.38mm,34.185mm)(23.38mm,34.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(20.537mm,23.485mm) on Top Layer And Track (19.952mm,22.957mm)(19.952mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-1(20.537mm,23.485mm) on Top Layer And Track (19.952mm,22.957mm)(20.252mm,22.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-1(20.537mm,23.485mm) on Top Layer And Track (20.822mm,22.957mm)(21.122mm,22.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(20.537mm,23.485mm) on Top Layer And Track (21.122mm,22.957mm)(21.122mm,23.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R8-2(20.537mm,24.715mm) on Top Layer And Track (19.947mm,24.94mm)(19.947mm,25.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-2(20.537mm,24.715mm) on Top Layer And Track (19.952mm,25.243mm)(20.252mm,25.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-2(20.537mm,24.715mm) on Top Layer And Track (20.822mm,25.243mm)(21.122mm,25.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R8-2(20.537mm,24.715mm) on Top Layer And Track (21.127mm,24.94mm)(21.127mm,25.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (17.052mm,27.843mm)(17.052mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (17.052mm,28.143mm)(17.352mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (17.052mm,28.257mm)(17.352mm,28.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (17.922mm,28.143mm)(18.222mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (17.922mm,28.257mm)(18.222mm,28.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(17.637mm,27.615mm) on Top Layer And Track (18.222mm,27.843mm)(18.222mm,28.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R9-2(17.637mm,26.385mm) on Top Layer And Track (17.047mm,25.86mm)(17.047mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-2(17.637mm,26.385mm) on Top Layer And Track (17.052mm,25.857mm)(17.352mm,25.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-2(17.637mm,26.385mm) on Top Layer And Track (17.922mm,25.857mm)(18.222mm,25.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad R9-2(17.637mm,26.385mm) on Top Layer And Track (18.227mm,25.86mm)(18.227mm,26.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad U2-62(10.078mm,16.478mm) on Top Layer And Track (9.815mm,17.557mm)(10.115mm,17.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad U4-1(21.812mm,43.425mm) on Top Layer And Track (21.377mm,44.41mm)(21.677mm,44.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad U4-1(21.812mm,43.425mm) on Top Layer And Track (21.68mm,44.415mm)(21.68mm,44.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad U4-2(21.162mm,43.425mm) on Top Layer And Track (21.377mm,44.41mm)(21.677mm,44.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad U4-6(20.512mm,39.375mm) on Top Layer And Track (20.677mm,38.39mm)(20.977mm,38.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad U4-7(21.162mm,39.375mm) on Top Layer And Track (20.677mm,38.39mm)(20.977mm,38.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad U4-7(21.162mm,39.375mm) on Top Layer And Track (20.98mm,38.085mm)(20.98mm,38.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
Rule Violations :464

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room ifog-pcb-analogModule (Bounding Region = (0mm, 0mm, 35.7mm, 65mm) (InComponentClass('ifog-pcb-analogModule'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02