// Seed: 3093829463
module module_0 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(negedge 1) -1 ? id_1 : -1)
  else $unsigned(35);
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  always @(-1, posedge -1)
    @* begin : LABEL_0
      id_2 <= -1;
    end
  logic id_3;
  ;
endmodule
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_5 = 32'd59
) (
    input supply1 id_0,
    input wand _id_1,
    output logic id_2
);
  always @(*) begin : LABEL_0
    id_2 = -1;
  end
  logic module_2;
  wire  id_4;
  logic _id_5;
  wire  id_6;
  wire  [  id_5  :  id_1  ]  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  module_0 modCall_1 (id_21);
  assign modCall_1.id_2 = 0;
endmodule
