// Seed: 2441036043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_6;
  assign module_1.id_4 = 0;
  assign id_6 = 1'h0;
  assign id_2 = id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wire id_2,
    input  wire id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  wire id_8;
  assign id_8 = id_8;
  initial begin : LABEL_0
    id_2 = id_0;
  end
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
endmodule
