12:38:22 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/IDE.log'.
12:38:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/temp_xsdb_launch_script.tcl
12:38:23 INFO  : Registering command handlers for Vitis TCF services
12:38:23 INFO  : Platform repository initialization has completed.
12:38:24 INFO  : XSCT server has started successfully.
12:38:24 INFO  : Successfully done setting XSCT server connection channel  
12:38:24 INFO  : Successfully done query RDI_DATADIR 
12:38:24 INFO  : Successfully done setting workspace for the tool. 
12:38:25 INFO  : plnx-install-location is set to ''
12:39:39 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_3
12:39:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:39:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:39:40 INFO  : Platform 'BCP_accelerator_V2_3' is added to custom repositories.
12:39:44 INFO  : Platform 'BCP_accelerator_V2_3' is added to custom repositories.
12:40:10 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_3
12:40:10 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_3|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator_V2_3/export/BCP_accelerator_V2_3/BCP_accelerator_V2_3.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:40:14 INFO  : Checking for BSP changes to sync application flags for project 'BCP_accelerator'...
12:40:14 INFO  : Updating application flags with new BSP settings...
12:40:15 INFO  : Successfully updated application flags for project BCP_accelerator.
12:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:05 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
12:41:05 INFO  : 'jtag frequency' command is executed.
12:41:05 INFO  : Context for 'APU' is selected.
12:41:05 INFO  : System reset is completed.
12:41:08 INFO  : 'after 3000' command is executed.
12:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
12:41:09 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/_ide/bitstream/BCP_accelerator_V2_3.bit"
12:41:09 INFO  : Context for 'APU' is selected.
12:41:09 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator_V2_3/export/BCP_accelerator_V2_3/hw/BCP_accelerator_V2_3.xsa'.
12:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:09 INFO  : Context for 'APU' is selected.
12:41:09 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/_ide/psinit/ps7_init.tcl' is done.
12:41:09 INFO  : 'ps7_init' command is executed.
12:41:09 INFO  : 'ps7_post_config' command is executed.
12:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:10 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/Debug/BCP_accelerator.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/_ide/bitstream/BCP_accelerator_V2_3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator_V2_3/export/BCP_accelerator_V2_3/hw/BCP_accelerator_V2_3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator/Debug/BCP_accelerator.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:10 INFO  : 'con' command is executed.
12:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:10 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_Vitis_project/BCP_accelerator_system/_ide/scripts/debugger_bcp_accelerator-default.tcl'
12:41:24 INFO  : Disconnected from the channel tcfchan#2.
