/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DPRSR_HDR_EDF_INC_R_H__
#define __REGISTER_INCLUDES_DPRSR_HDR_EDF_INC_R_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofinoB0 {
  namespace register_classes {

class DprsrHdrEdfIncR : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum DprsrHdrEnum {
    kHem,
    kHim
  };
  enum DprsrRegRspecEnum {
    kOutEgr,
    kOutIngr
  };
public:
  DprsrHdrEdfIncR(
      int chipNumber, int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_hdr_edf_inc_r, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_reg_rspec, index_dprsr_hdr_edf_inc_r), 4, false, write_callback, read_callback, std::string("DprsrHdrEdfIncR")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_reg_rspec) + "," + boost::lexical_cast<std::string>(index_dprsr_hdr_edf_inc_r))
    {
    }
  DprsrHdrEdfIncR(
      int chipNumber, int index_pipe_addrmap, DprsrHdrEnum selector_dprsr_hdr, int index_dprsr_hdr_edf_inc_r, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_hdr, index_dprsr_hdr_edf_inc_r), 4, false, write_callback, read_callback, std::string("DprsrHdrEdfIncR")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_hdr) + "," + boost::lexical_cast<std::string>(index_dprsr_hdr_edf_inc_r))
    {
    }
  DprsrHdrEdfIncR(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "DprsrHdrEdfIncR")
    {
    }
public:
  uint8_t &chan_incr() { return chan_incr_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (chan_incr_ & 0x1f);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    chan_incr_ = (data & 0x1f);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    chan_incr_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DprsrHdrEdfIncR") + ":\n";
    r += indent_string + "  " + std::string("chan_incr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(chan_incr_) ) + "\n";
    all_zeros &= (0 == chan_incr_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DprsrHdrEdfIncR") + ":\n";
    r += indent_string + "  " + std::string("chan_incr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(chan_incr_) ) + "\n";
    all_zeros &= (0 == chan_incr_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t chan_incr_;
private:
  static int StartOffset(
      int index_pipe_addrmap, DprsrRegRspecEnum selector_dprsr_reg_rspec, int index_dprsr_hdr_edf_inc_r
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    switch (selector_dprsr_reg_rspec) {
      case kOutEgr:
        offset += 0x18000; // to get to out_egr
        offset += 0x1000; // to get to mem
        assert(index_dprsr_hdr_edf_inc_r < 72);
        offset += index_dprsr_hdr_edf_inc_r * 0x4; // dprsr_hdr_edf_inc_r[]
        break;
      case kOutIngr:
        offset += 0x10000; // to get to out_ingr
        offset += 0x1000; // to get to mem
        assert(index_dprsr_hdr_edf_inc_r < 72);
        offset += index_dprsr_hdr_edf_inc_r * 0x4; // dprsr_hdr_edf_inc_r[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int StartOffset(
      int index_pipe_addrmap, DprsrHdrEnum selector_dprsr_hdr, int index_dprsr_hdr_edf_inc_r
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    offset += 0x40000; // to get to hdr
    switch (selector_dprsr_hdr) {
      case kHem:
        offset += 0x4000; // to get to hem
        offset += 0x2c00; // to get to he_edf_cfg
        assert(index_dprsr_hdr_edf_inc_r < 72);
        offset += index_dprsr_hdr_edf_inc_r * 0x4; // dprsr_hdr_edf_inc_r[]
        break;
      case kHim:
        offset += 0x20000; // to get to him
        offset += 0x2c00; // to get to hi_edf_cfg
        assert(index_dprsr_hdr_edf_inc_r < 72);
        offset += index_dprsr_hdr_edf_inc_r * 0x4; // dprsr_hdr_edf_inc_r[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace tofinoB0

#endif // __REGISTER_INCLUDES_DPRSR_HDR_EDF_INC_R_H__
