

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         22.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_amYdVw
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_n5JhDH"
Running: cat _ptx_n5JhDH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_M9AmlS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_M9AmlS --output-file  /dev/null 2> _ptx_n5JhDHinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_n5JhDH _ptx2_M9AmlS _ptx_n5JhDHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=29220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 33 sec (933 sec)
gpgpu_simulation_rate = 29220 (inst/sec)
gpgpu_simulation_rate = 1429 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 61344
gpu_sim_insn = 20971571
gpu_ipc =     341.8683
gpu_tot_sim_cycle = 1738607
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      27.7432
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2486
partiton_reqs_in_parallel = 1349568
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.6422
partiton_reqs_in_parallel_util = 1349568
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 61344
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7206
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     101.3693 GB/Sec
L2_BW_total  =      14.3014 GB/Sec
gpu_total_sim_rate=46558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4048, 4060, 4037, 4148, 4071, 4190, 4017, 4123, 4011, 4095, 3984, 4127, 3956, 4063, 3918, 4158, 3923, 4027, 3885, 4063, 3983, 4027, 3890, 3965, 3923, 4061, 3891, 4059, 3857, 4028, 3823, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:362319	W0_Idle:61023553	W0_Scoreboard:1457774	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1609 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27103 	2469 	3701 	9250 	16068 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68543 	44678 	130898 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100500 	9279 	7621 	4853 	74643 	42239 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54162 	11005 	386 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	10 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 32.459999 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.770832 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7590 = 36.361134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1618      1626       897       915
dram[1]:       1777      1779       784       790      2431      2399      1989      1993       922       897      1824      1819      1603      1606       908       914
dram[2]:       1766      1780       775       778      2340      2351      2141      2145       894       898      1777      1788      1833      1844       908       905
dram[3]:       1770      1773       771       803      2319      2319      2146      2058       919       917      1793      1796      1825      1832       913       912
dram[4]:       1778      1771       795       783      2537      2526      2071      2067       921       903      1804      1781      1751      1496       947       931
dram[5]:       1770      1772       778       786      2534      2530      2062      2065       913       918      1636      1627      1499      1500       932       950
dram[6]:       1765      1763       779       783      2562      2546      2072      2062       908       907      1618      1628      1490      1491       938       927
dram[7]:       1812      1813       777       777      2562      2549      2265      2261       917       904      1637      1597      1491      1503       939       925
dram[8]:       1787      1631       835       834      2541      2535      2209      2221       894       891      1582      1573      1565      1564       863       862
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1570       918       910
dram[10]:       1640      1637       836       757      2439      2437      1914      1919       935       927      1773      1777      1565      1569       906       912
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117186 n_act=678 n_pre=662 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05427
n_activity=149862 dram_eff=0.7886
bk0: 1904a 2122282i bk1: 1900a 2121148i bk2: 1824a 2124165i bk3: 1824a 2123758i bk4: 1792a 2124656i bk5: 1792a 2124822i bk6: 1792a 2123760i bk7: 1792a 2123354i bk8: 1792a 2124801i bk9: 1792a 2123878i bk10: 1784a 2123893i bk11: 1784a 2124098i bk12: 1784a 2126225i bk13: 1784a 2125637i bk14: 1900a 2122681i bk15: 1900a 2122835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117281 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.0542
n_activity=149702 dram_eff=0.7884
bk0: 1896a 2122513i bk1: 1900a 2121182i bk2: 1824a 2124389i bk3: 1824a 2123736i bk4: 1792a 2125038i bk5: 1792a 2124261i bk6: 1792a 2123433i bk7: 1792a 2123115i bk8: 1792a 2125633i bk9: 1792a 2124380i bk10: 1784a 2125045i bk11: 1780a 2124513i bk12: 1784a 2126033i bk13: 1784a 2125825i bk14: 1900a 2122851i bk15: 1900a 2121824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117128 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.05427
n_activity=150041 dram_eff=0.7877
bk0: 1900a 2120994i bk1: 1900a 2120501i bk2: 1824a 2123795i bk3: 1824a 2123602i bk4: 1792a 2124638i bk5: 1792a 2124260i bk6: 1792a 2123601i bk7: 1792a 2123144i bk8: 1792a 2124090i bk9: 1792a 2124380i bk10: 1780a 2125140i bk11: 1780a 2124550i bk12: 1784a 2126655i bk13: 1784a 2125846i bk14: 1900a 2122825i bk15: 1900a 2122484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117238 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05421
n_activity=149959 dram_eff=0.7872
bk0: 1900a 2121683i bk1: 1900a 2121283i bk2: 1820a 2124381i bk3: 1820a 2123962i bk4: 1792a 2124894i bk5: 1792a 2124524i bk6: 1792a 2123377i bk7: 1792a 2123532i bk8: 1792a 2125460i bk9: 1792a 2124557i bk10: 1780a 2124056i bk11: 1780a 2123844i bk12: 1784a 2126436i bk13: 1784a 2125616i bk14: 1900a 2122508i bk15: 1900a 2121693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117204 n_act=673 n_pre=657 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05426
n_activity=149889 dram_eff=0.7883
bk0: 1900a 2121826i bk1: 1900a 2121989i bk2: 1820a 2124288i bk3: 1820a 2123609i bk4: 1792a 2125817i bk5: 1792a 2124070i bk6: 1792a 2123709i bk7: 1792a 2122490i bk8: 1792a 2125205i bk9: 1792a 2124438i bk10: 1780a 2124112i bk11: 1780a 2124451i bk12: 1784a 2126538i bk13: 1784a 2125637i bk14: 1912a 2122678i bk15: 1908a 2121871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117132 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05426
n_activity=150035 dram_eff=0.7875
bk0: 1900a 2121190i bk1: 1900a 2120550i bk2: 1824a 2124223i bk3: 1820a 2123596i bk4: 1792a 2124772i bk5: 1792a 2124051i bk6: 1792a 2123338i bk7: 1792a 2122768i bk8: 1792a 2124850i bk9: 1792a 2123919i bk10: 1784a 2125054i bk11: 1780a 2123979i bk12: 1784a 2125565i bk13: 1784a 2125065i bk14: 1908a 2122349i bk15: 1908a 2121864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117201 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05422
n_activity=149657 dram_eff=0.789
bk0: 1896a 2121709i bk1: 1896a 2120493i bk2: 1820a 2123352i bk3: 1820a 2123933i bk4: 1796a 2124984i bk5: 1792a 2124044i bk6: 1792a 2123566i bk7: 1792a 2122797i bk8: 1792a 2124425i bk9: 1792a 2123953i bk10: 1780a 2124437i bk11: 1780a 2124684i bk12: 1784a 2125870i bk13: 1784a 2124951i bk14: 1908a 2122259i bk15: 1908a 2122050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70864
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117143 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05428
n_activity=149841 dram_eff=0.7888
bk0: 1900a 2121228i bk1: 1900a 2120813i bk2: 1820a 2124224i bk3: 1820a 2122914i bk4: 1792a 2124710i bk5: 1792a 2124453i bk6: 1792a 2122176i bk7: 1792a 2123131i bk8: 1792a 2124319i bk9: 1792a 2123726i bk10: 1780a 2124459i bk11: 1780a 2123841i bk12: 1784a 2125722i bk13: 1784a 2124848i bk14: 1904a 2122525i bk15: 1904a 2121705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117216 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05421
n_activity=149277 dram_eff=0.7909
bk0: 1900a 2120892i bk1: 1896a 2120774i bk2: 1820a 2124478i bk3: 1820a 2123438i bk4: 1792a 2124361i bk5: 1792a 2123827i bk6: 1792a 2123509i bk7: 1792a 2122839i bk8: 1792a 2124721i bk9: 1792a 2124052i bk10: 1780a 2123616i bk11: 1780a 2123710i bk12: 1792a 2125074i bk13: 1792a 2125226i bk14: 1904a 2122968i bk15: 1904a 2121728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117135 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05428
n_activity=149708 dram_eff=0.7896
bk0: 1896a 2121044i bk1: 1896a 2120492i bk2: 1820a 2123411i bk3: 1820a 2123438i bk4: 1792a 2125148i bk5: 1792a 2124426i bk6: 1792a 2122678i bk7: 1792a 2122649i bk8: 1792a 2124333i bk9: 1792a 2123622i bk10: 1780a 2124353i bk11: 1780a 2124064i bk12: 1792a 2125292i bk13: 1792a 2125005i bk14: 1904a 2122773i bk15: 1904a 2122144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70646
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117170 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05426
n_activity=149356 dram_eff=0.7911
bk0: 1896a 2121254i bk1: 1896a 2121639i bk2: 1820a 2124341i bk3: 1820a 2123820i bk4: 1792a 2125329i bk5: 1792a 2124719i bk6: 1792a 2122409i bk7: 1792a 2121565i bk8: 1792a 2124267i bk9: 1792a 2123626i bk10: 1780a 2124004i bk11: 1780a 2123097i bk12: 1792a 2125406i bk13: 1792a 2124675i bk14: 1904a 2122754i bk15: 1904a 2121900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7575, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7531, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7551, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7541, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7518, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7534, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7530, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7567, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7565, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7510, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7549, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7527, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7522, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7518, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7525, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7562, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7540, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165898
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44014
	minimum = 6
	maximum = 67
Network latency average = 8.3172
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.32001
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Accepted packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Injected flit rate average = 0.0321128
	minimum = 0.0190811 (at node 21)
	maximum = 0.0496548 (at node 39)
Accepted flit rate average= 0.0321128
	minimum = 0.0242568 (at node 31)
	maximum = 0.0384882 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3507 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3122 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2211 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Accepted packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Injected flit rate average = 0.0193024 (2 samples)
	minimum = 0.0115497 (2 samples)
	maximum = 0.0291076 (2 samples)
Accepted flit rate average = 0.0193024 (2 samples)
	minimum = 0.0136906 (2 samples)
	maximum = 0.0246134 (2 samples)
Injected packet size average = 1.54854 (2 samples)
Accepted packet size average = 1.54854 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 16 sec (1036 sec)
gpgpu_simulation_rate = 46558 (inst/sec)
gpgpu_simulation_rate = 1678 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41128
gpu_sim_insn = 23068682
gpu_ipc =     560.8997
gpu_tot_sim_cycle = 2001885
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      35.6180
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15516
partiton_reqs_in_parallel = 904816
partiton_reqs_in_parallel_total    = 25457101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1685
partiton_reqs_in_parallel_util = 904816
partiton_reqs_in_parallel_util_total    = 25457101
gpu_sim_cycle_parition_util = 41128
gpu_tot_sim_cycle_parition_util    = 1172027
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7300
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     453.2430 GB/Sec
L2_BW_total  =      21.7323 GB/Sec
gpu_total_sim_rate=58017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6243, 6019, 6031, 6008, 6146, 6042, 6161, 5988, 6067, 5982, 6066, 5955, 6098, 5927, 6034, 5916, 6129, 5894, 5998, 5829, 6061, 5981, 6025, 5861, 5936, 5867, 6032, 5835, 6030, 5828, 5999, 5794, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414755	W0_Idle:61065703	W0_Scoreboard:2419168	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1017 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2001884 
mrq_lat_table:62226 	4259 	6443 	13984 	24036 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187682 	122122 	130927 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	263096 	29661 	9134 	4898 	86759 	42249 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137724 	55212 	3678 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	12 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 19.071428 17.799999 16.967480 18.156521 17.470085 19.074766 17.808695 18.258928 17.406780 18.700001 18.600000 18.600000 17.628319 18.090910 17.848740 18.469564 
dram[1]: 18.042374 19.605505 17.114754 18.981817 18.944445 20.078432 18.545454 17.629311 17.715517 19.037037 18.870371 19.380953 17.927927 18.425926 17.129032 17.129032 
dram[2]: 17.644629 16.771654 17.256199 17.694916 18.761467 18.545454 17.637932 18.241072 19.055555 18.681818 18.500000 18.688074 17.767857 18.256880 17.227642 18.469564 
dram[3]: 18.413794 17.775000 17.803419 17.644068 17.929825 18.916666 17.773912 18.258928 17.715517 19.018518 18.814816 19.400000 17.304348 18.090910 17.848740 18.145300 
dram[4]: 19.062500 19.180180 17.627119 17.644068 19.864079 19.130840 16.491936 17.495726 18.531532 18.700001 18.787037 18.509090 17.927927 18.952381 18.050848 18.042374 
dram[5]: 16.795275 18.387932 16.124031 17.948277 19.121496 19.457144 17.041666 18.441441 18.663637 18.212389 18.678900 19.207546 18.090910 17.927927 17.450819 17.586777 
dram[6]: 17.716667 17.941177 16.531746 17.939655 18.572727 19.112150 16.983334 18.779816 18.203539 18.672728 17.868422 18.688074 17.155172 17.767857 17.032000 17.595041 
dram[7]: 17.669422 17.799999 17.803419 18.236841 19.056074 20.039215 17.016666 18.070797 17.268908 18.348215 18.481817 18.861111 18.256880 18.256880 17.890757 18.016949 
dram[8]: 16.695312 16.960318 18.598215 18.756756 18.223215 20.068628 15.813953 17.444445 17.663794 18.681818 17.350428 17.964602 17.716814 17.857143 17.442623 17.024000 
dram[9]: 16.976191 17.483606 16.273438 18.433628 18.935184 20.068628 18.423424 18.205357 17.904348 19.242990 18.833334 18.500000 18.181818 18.018019 17.733334 17.007999 
dram[10]: 15.902985 19.089285 18.271931 18.415930 18.733946 18.925926 16.884298 17.470085 17.572649 17.732759 18.678900 18.026548 17.699116 19.047619 17.300814 18.344828 
average row locality = 363359/20105 = 18.073067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1437      1442       712       726      1972      1984      1628      1651       817       834      1460      1458      1342      1348       807       821
dram[1]:       1474      1479       718       726      1983      1960      1643      1645       826       809      1506      1503      1333      1335       815       823
dram[2]:       1468      1478       713       718      1914      1920      1760      1763       806       809      1472      1480      1505      1512       815       815
dram[3]:       1471      1475       711       737      1896      1896      1763      1697       823       824      1480      1485      1497      1502       818       820
dram[4]:       1477      1472       729       721      2065      2057      1702      1704       826       812      1489      1473      1441      1255       846       837
dram[5]:       1470      1474       716       724      2061      2061      1699      1702       820       823      1364      1358      1252      1252       835       851
dram[6]:       1467      1466       717       720      2081      2070      1703      1701       815       816      1348      1354      1242      1246       838       833
dram[7]:       1504      1504       715       716      2081      2073      1855      1852       821       813      1362      1333      1246      1257       838       830
dram[8]:       1484      1363       759       759      2064      2061      1808      1819       802       802      1317      1313      1305      1303       780       781
dram[9]:       1372      1377       757       772      2066      2075      1707      1597       843       845      1325      1319      1315      1309       824       819
dram[10]:       1370      1370       760       702      1988      1987      1586      1588       835       830      1467      1470      1304      1309       814       820
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159450 n_act=1827 n_pre=1811 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08065
n_activity=222529 dram_eff=0.8169
bk0: 3440a 2184918i bk1: 3436a 2182920i bk2: 3328a 2186991i bk3: 3328a 2185699i bk4: 3264a 2187449i bk5: 3264a 2187404i bk6: 3264a 2187115i bk7: 3264a 2186473i bk8: 3264a 2187259i bk9: 3264a 2185895i bk10: 3256a 2186584i bk11: 3256a 2185842i bk12: 3260a 2188692i bk13: 3256a 2187949i bk14: 3416a 2185620i bk15: 3416a 2184129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159618 n_act=1799 n_pre=1783 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08055
n_activity=222523 dram_eff=0.8159
bk0: 3432a 2185140i bk1: 3436a 2183412i bk2: 3328a 2187872i bk3: 3328a 2186287i bk4: 3264a 2188244i bk5: 3264a 2186519i bk6: 3264a 2187289i bk7: 3264a 2185564i bk8: 3264a 2189005i bk9: 3264a 2186943i bk10: 3256a 2187826i bk11: 3252a 2186338i bk12: 3256a 2189092i bk13: 3256a 2187535i bk14: 3416a 2184939i bk15: 3416a 2183329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159507 n_act=1830 n_pre=1814 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.0806
n_activity=222785 dram_eff=0.8154
bk0: 3436a 2183172i bk1: 3436a 2181462i bk2: 3328a 2187181i bk3: 3328a 2186081i bk4: 3264a 2188098i bk5: 3264a 2187018i bk6: 3264a 2187723i bk7: 3264a 2186121i bk8: 3264a 2187325i bk9: 3264a 2186636i bk10: 3252a 2187899i bk11: 3252a 2186217i bk12: 3256a 2189596i bk13: 3256a 2188285i bk14: 3416a 2185192i bk15: 3416a 2184996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159573 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08056
n_activity=222695 dram_eff=0.8154
bk0: 3436a 2184444i bk1: 3436a 2183220i bk2: 3320a 2188275i bk3: 3320a 2186328i bk4: 3264a 2187794i bk5: 3264a 2186752i bk6: 3264a 2186987i bk7: 3264a 2186328i bk8: 3264a 2188679i bk9: 3264a 2187540i bk10: 3252a 2187075i bk11: 3252a 2185828i bk12: 3256a 2189537i bk13: 3256a 2188031i bk14: 3416a 2185186i bk15: 3416a 2183702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159571 n_act=1801 n_pre=1785 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08059
n_activity=222546 dram_eff=0.8162
bk0: 3436a 2184037i bk1: 3436a 2183202i bk2: 3320a 2186932i bk3: 3320a 2186327i bk4: 3264a 2189299i bk5: 3264a 2186633i bk6: 3264a 2187358i bk7: 3264a 2185371i bk8: 3264a 2188241i bk9: 3264a 2187257i bk10: 3252a 2186983i bk11: 3252a 2186164i bk12: 3256a 2189418i bk13: 3256a 2187867i bk14: 3428a 2185295i bk15: 3428a 2183514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159493 n_act=1833 n_pre=1817 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.0806
n_activity=222716 dram_eff=0.8157
bk0: 3436a 2183348i bk1: 3436a 2182064i bk2: 3324a 2187563i bk3: 3320a 2186243i bk4: 3264a 2187855i bk5: 3264a 2186858i bk6: 3264a 2187249i bk7: 3264a 2185825i bk8: 3264a 2188368i bk9: 3264a 2186061i bk10: 3256a 2188156i bk11: 3252a 2186242i bk12: 3256a 2188566i bk13: 3256a 2186757i bk14: 3428a 2184639i bk15: 3428a 2183909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159446 n_act=1847 n_pre=1831 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08062
n_activity=222416 dram_eff=0.817
bk0: 3432a 2184286i bk1: 3432a 2182646i bk2: 3320a 2186649i bk3: 3320a 2186288i bk4: 3268a 2188323i bk5: 3264a 2186641i bk6: 3264a 2187281i bk7: 3264a 2185923i bk8: 3264a 2187536i bk9: 3264a 2185824i bk10: 3252a 2187247i bk11: 3252a 2186355i bk12: 3256a 2188858i bk13: 3256a 2187028i bk14: 3428a 2183879i bk15: 3428a 2183429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159530 n_act=1818 n_pre=1802 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.0806
n_activity=222519 dram_eff=0.8164
bk0: 3436a 2183440i bk1: 3436a 2182424i bk2: 3320a 2187744i bk3: 3320a 2186122i bk4: 3264a 2188492i bk5: 3264a 2187490i bk6: 3264a 2185738i bk7: 3264a 2186075i bk8: 3264a 2187378i bk9: 3264a 2186441i bk10: 3252a 2186948i bk11: 3252a 2185836i bk12: 3256a 2188760i bk13: 3256a 2187714i bk14: 3428a 2185190i bk15: 3428a 2183436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159371 n_act=1865 n_pre=1849 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08065
n_activity=222222 dram_eff=0.8181
bk0: 3436a 2182326i bk1: 3432a 2181969i bk2: 3320a 2188076i bk3: 3320a 2186188i bk4: 3264a 2187716i bk5: 3264a 2186391i bk6: 3264a 2186821i bk7: 3264a 2184983i bk8: 3264a 2188012i bk9: 3264a 2186312i bk10: 3252a 2186727i bk11: 3252a 2185515i bk12: 3264a 2188434i bk13: 3264a 2187603i bk14: 3424a 2185646i bk15: 3424a 2183184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159487 n_act=1828 n_pre=1812 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08062
n_activity=222352 dram_eff=0.8172
bk0: 3436a 2182526i bk1: 3432a 2182177i bk2: 3320a 2186592i bk3: 3320a 2186011i bk4: 3264a 2188811i bk5: 3264a 2187221i bk6: 3264a 2186562i bk7: 3264a 2186270i bk8: 3264a 2187455i bk9: 3264a 2186610i bk10: 3252a 2186755i bk11: 3252a 2185345i bk12: 3264a 2188371i bk13: 3264a 2187731i bk14: 3424a 2185414i bk15: 3424a 2184334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159489 n_act=1840 n_pre=1824 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08059
n_activity=221964 dram_eff=0.8184
bk0: 3432a 2183429i bk1: 3432a 2183303i bk2: 3320a 2188362i bk3: 3320a 2186507i bk4: 3264a 2189608i bk5: 3264a 2188209i bk6: 3264a 2186055i bk7: 3264a 2184776i bk8: 3264a 2187708i bk9: 3264a 2186450i bk10: 3252a 2187016i bk11: 3252a 2184708i bk12: 3264a 2188133i bk13: 3264a 2187427i bk14: 3424a 2185427i bk15: 3424a 2183997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10504, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10468, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10463, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10483, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10471, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10466, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10513, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10489, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10498, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10439, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10488, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10495, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10460, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10470, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230559
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8018
	minimum = 6
	maximum = 84
Network latency average = 10.0027
	minimum = 6
	maximum = 68
Slowest packet = 524664
Flit latency average = 9.08091
	minimum = 6
	maximum = 66
Slowest flit = 961715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Accepted packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Injected flit rate average = 0.191305
	minimum = 0.141233 (at node 3)
	maximum = 0.255209 (at node 42)
Accepted flit rate average= 0.191305
	minimum = 0.181025 (at node 34)
	maximum = 0.200306 (at node 11)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8344 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331.667 (3 samples)
Network latency average = 12.8757 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.333 (3 samples)
Flit latency average = 13.8411 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Accepted packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Injected flit rate average = 0.0766366 (3 samples)
	minimum = 0.0547776 (3 samples)
	maximum = 0.104475 (3 samples)
Accepted flit rate average = 0.0766366 (3 samples)
	minimum = 0.0694686 (3 samples)
	maximum = 0.0831778 (3 samples)
Injected packet size average = 1.90687 (3 samples)
Accepted packet size average = 1.90687 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 29 sec (1229 sec)
gpgpu_simulation_rate = 58017 (inst/sec)
gpgpu_simulation_rate = 1628 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 90829
gpu_sim_insn = 20971622
gpu_ipc =     230.8913
gpu_tot_sim_cycle = 2314864
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      39.8619
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15557
partiton_reqs_in_parallel = 1998238
partiton_reqs_in_parallel_total    = 26361917
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2513
partiton_reqs_in_parallel_util = 1998238
partiton_reqs_in_parallel_util_total    = 26361917
gpu_sim_cycle_parition_util = 90829
gpu_tot_sim_cycle_parition_util    = 1213155
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7489
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =      68.4189 GB/Sec
L2_BW_total  =      21.4786 GB/Sec
gpu_total_sim_rate=68149

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7968, 7721, 7756, 7710, 7871, 7744, 7863, 7667, 7769, 7661, 7768, 7611, 7800, 7583, 7736, 7572, 7831, 7550, 7700, 7462, 7763, 7614, 7727, 7494, 7638, 7500, 7734, 7468, 7709, 7461, 7678, 7427, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:554253	W0_Idle:64469618	W0_Scoreboard:2716242	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 920 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2277956 
mrq_lat_table:72436 	4357 	6469 	14046 	26070 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247014 	128344 	130927 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	328030 	30278 	9137 	4898 	86759 	42249 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189258 	69234 	3682 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	13 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 17.187500 16.176470 13.751593 14.496644 13.696774 14.331081 17.733334 18.162394 13.254659 13.967320 14.493151 14.493151 15.753846 16.230158 14.300653 14.684564 
dram[1]: 16.365671 17.608000 13.846154 15.000000 14.268456 14.881119 18.434782 17.561983 13.427673 14.145696 14.631945 14.921986 16.102362 16.491936 13.848102 13.848102 
dram[2]: 16.051094 15.342657 13.935484 14.210526 14.351352 14.039735 17.570248 18.145300 14.158940 13.954248 14.410959 14.524137 15.976562 16.360001 13.904459 14.884354 
dram[3]: 16.666666 16.154411 13.909678 13.814102 13.703226 14.248322 17.700001 17.857143 13.427673 14.132450 15.000000 15.364964 15.610687 16.230158 14.300653 14.214286 
dram[4]: 16.915384 17.267717 13.801282 13.814102 14.763889 14.371622 16.472868 17.434425 13.876623 13.967320 14.978572 14.816901 16.102362 16.900826 14.167742 14.427631 
dram[5]: 15.363636 16.643940 12.892216 13.993506 14.364865 14.541096 17.000000 18.336206 13.941176 13.705129 14.921986 15.246377 16.230158 16.102362 13.892406 14.141935 
dram[6]: 16.102942 15.949275 13.146341 13.987013 14.059603 14.358109 16.944000 18.657894 13.698718 14.132450 14.140940 15.136691 15.492424 15.976562 13.549383 14.161290 
dram[7]: 16.072992 16.176470 13.909678 14.157895 14.513699 14.853147 16.976000 17.983051 13.179012 13.774194 14.795774 15.035714 16.238094 16.102362 14.333333 14.407895 
dram[8]: 15.284722 15.500000 14.373333 14.463087 14.234900 15.525547 15.820895 17.385246 13.389937 13.954248 14.080537 14.468966 15.709924 15.815385 14.051282 13.786163 
dram[9]: 15.507042 16.154411 12.987952 14.278146 14.655172 15.302158 18.318966 18.111111 13.368750 13.889610 15.014286 14.809859 16.062500 15.937984 14.233767 13.773585 
dram[10]: 14.646667 17.476191 14.184211 14.264900 14.534246 14.648276 16.841270 17.409836 13.024390 13.110430 14.921986 14.517241 15.694656 16.715446 13.879746 14.613334 
average row locality = 375789/25064 = 14.993177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
total reads: 153858
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1260      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1258      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221931
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1436      1440       731       744      1941      1952      1608      1630       829       845      1452      1450      1346      1348       825       839
dram[1]:       1471      1476       737       744      1951      1929      1623      1625       838       821      1497      1494      1333      1336       833       841
dram[2]:       1466      1476       731       736      1885      1890      1735      1738       818       821      1464      1472      1500      1508       833       833
dram[3]:       1468      1473       729       754      1867      1867      1738      1675       835       835      1472      1477      1493      1498       835       839
dram[4]:       1475      1470       747       739      2030      2022      1679      1682       838       825      1481      1466      1438      1257       863       855
dram[5]:       1467      1471       734       742      2026      2026      1676      1680       832       834      1360      1355      1255      1254       856       868
dram[6]:       1464      1463       734       738      2045      2035      1681      1679       827       828      1350      1351      1245      1249       854       854
dram[7]:       1501      1501       733       734      2045      2037      1826      1825       833       825      1359      1330      1249      1259       854       847
dram[8]:       1482      1364       776       776      2028      2026      1782      1792       814       814      1315      1311      1305      1304       799       800
dram[9]:       1373      1377       773       789      2031      2039      1685      1579       853       856      1323      1317      1316      1310       841       838
dram[10]:       1374      1370       777       721      1955      1955      1569      1570       846       841      1459      1463      1305      1310       831       838
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322689 n_act=2275 n_pre=2259 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.07877
n_activity=244196 dram_eff=0.7814
bk0: 3632a 2352413i bk1: 3628a 2350520i bk2: 3520a 2354027i bk3: 3520a 2352703i bk4: 3456a 2354223i bk5: 3456a 2354063i bk6: 3456a 2354325i bk7: 3456a 2353741i bk8: 3456a 2353945i bk9: 3456a 2352451i bk10: 3440a 2353503i bk11: 3440a 2352828i bk12: 3420a 2356234i bk13: 3412a 2355472i bk14: 3608a 2352798i bk15: 3608a 2351163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322861 n_act=2249 n_pre=2233 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.07867
n_activity=244144 dram_eff=0.7806
bk0: 3624a 2352629i bk1: 3628a 2350880i bk2: 3520a 2354907i bk3: 3520a 2353296i bk4: 3456a 2354878i bk5: 3456a 2353054i bk6: 3456a 2354563i bk7: 3456a 2352823i bk8: 3456a 2355661i bk9: 3456a 2353591i bk10: 3436a 2354823i bk11: 3432a 2353321i bk12: 3412a 2356703i bk13: 3412a 2355090i bk14: 3608a 2352121i bk15: 3608a 2350407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322762 n_act=2276 n_pre=2260 n_req=34150 n_rd=55936 n_write=39402 bw_util=0.07871
n_activity=244288 dram_eff=0.7805
bk0: 3628a 2350707i bk1: 3628a 2348931i bk2: 3520a 2354265i bk3: 3520a 2353030i bk4: 3456a 2354849i bk5: 3456a 2353631i bk6: 3456a 2354914i bk7: 3456a 2353292i bk8: 3456a 2354000i bk9: 3456a 2353255i bk10: 3432a 2354864i bk11: 3432a 2353261i bk12: 3412a 2357155i bk13: 3412a 2355896i bk14: 3608a 2352434i bk15: 3608a 2352077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322798 n_act=2273 n_pre=2257 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.07868
n_activity=244210 dram_eff=0.7805
bk0: 3628a 2351959i bk1: 3628a 2350678i bk2: 3512a 2355184i bk3: 3512a 2353185i bk4: 3456a 2354492i bk5: 3456a 2353370i bk6: 3456a 2354173i bk7: 3456a 2353499i bk8: 3456a 2355356i bk9: 3456a 2354165i bk10: 3432a 2354158i bk11: 3432a 2352899i bk12: 3412a 2357029i bk13: 3412a 2355581i bk14: 3608a 2352398i bk15: 3612a 2350758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322796 n_act=2256 n_pre=2240 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.07871
n_activity=244379 dram_eff=0.7803
bk0: 3628a 2351550i bk1: 3628a 2350674i bk2: 3512a 2353844i bk3: 3512a 2353231i bk4: 3456a 2355938i bk5: 3456a 2353238i bk6: 3456a 2354641i bk7: 3456a 2352599i bk8: 3456a 2354936i bk9: 3456a 2353811i bk10: 3432a 2354028i bk11: 3432a 2353227i bk12: 3412a 2357030i bk13: 3412a 2355483i bk14: 3624a 2352393i bk15: 3620a 2350602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322724 n_act=2285 n_pre=2269 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.07872
n_activity=244395 dram_eff=0.7804
bk0: 3628a 2350867i bk1: 3628a 2349495i bk2: 3516a 2354508i bk3: 3512a 2353151i bk4: 3456a 2354502i bk5: 3456a 2353392i bk6: 3456a 2354438i bk7: 3456a 2353060i bk8: 3456a 2354972i bk9: 3456a 2352681i bk10: 3436a 2355223i bk11: 3432a 2353211i bk12: 3412a 2356113i bk13: 3412a 2354402i bk14: 3624a 2351798i bk15: 3620a 2351020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55425
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322651 n_act=2302 n_pre=2286 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.07875
n_activity=244303 dram_eff=0.781
bk0: 3624a 2351805i bk1: 3628a 2350014i bk2: 3512a 2353560i bk3: 3512a 2353220i bk4: 3460a 2354992i bk5: 3456a 2353240i bk6: 3456a 2354498i bk7: 3456a 2353027i bk8: 3456a 2354146i bk9: 3456a 2352428i bk10: 3436a 2354182i bk11: 3432a 2353438i bk12: 3412a 2356443i bk13: 3412a 2354598i bk14: 3624a 2351023i bk15: 3624a 2350563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322767 n_act=2269 n_pre=2253 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.07871
n_activity=244186 dram_eff=0.7809
bk0: 3628a 2350938i bk1: 3628a 2349921i bk2: 3512a 2354669i bk3: 3512a 2353007i bk4: 3456a 2355325i bk5: 3456a 2354099i bk6: 3456a 2352960i bk7: 3456a 2353353i bk8: 3456a 2354064i bk9: 3456a 2353044i bk10: 3432a 2354038i bk11: 3432a 2352933i bk12: 3416a 2356262i bk13: 3412a 2355255i bk14: 3620a 2352403i bk15: 3620a 2350565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322618 n_act=2309 n_pre=2293 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.07877
n_activity=243794 dram_eff=0.7828
bk0: 3628a 2349854i bk1: 3624a 2349396i bk2: 3512a 2355010i bk3: 3512a 2353116i bk4: 3456a 2354373i bk5: 3456a 2352996i bk6: 3456a 2354078i bk7: 3456a 2352242i bk8: 3456a 2354666i bk9: 3456a 2352929i bk10: 3432a 2353742i bk11: 3432a 2352553i bk12: 3424a 2356004i bk13: 3424a 2355132i bk14: 3616a 2352865i bk15: 3616a 2350314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52873
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322726 n_act=2278 n_pre=2262 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.07873
n_activity=243872 dram_eff=0.7821
bk0: 3624a 2350061i bk1: 3624a 2349640i bk2: 3512a 2353531i bk3: 3512a 2352879i bk4: 3456a 2355527i bk5: 3456a 2353872i bk6: 3456a 2353859i bk7: 3456a 2353494i bk8: 3456a 2354095i bk9: 3456a 2353246i bk10: 3432a 2353796i bk11: 3432a 2352373i bk12: 3424a 2355968i bk13: 3424a 2355261i bk14: 3616a 2352609i bk15: 3616a 2351382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322710 n_act=2293 n_pre=2277 n_req=34180 n_rd=55956 n_write=39400 bw_util=0.07872
n_activity=243676 dram_eff=0.7826
bk0: 3628a 2350921i bk1: 3624a 2350789i bk2: 3512a 2355268i bk3: 3512a 2353409i bk4: 3456a 2356319i bk5: 3456a 2354870i bk6: 3456a 2353330i bk7: 3456a 2352098i bk8: 3456a 2354312i bk9: 3456a 2353036i bk10: 3432a 2354075i bk11: 3432a 2351745i bk12: 3424a 2355620i bk13: 3424a 2354883i bk14: 3616a 2352655i bk15: 3616a 2351075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13111, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13067, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13078, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13076, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13070, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13088, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13101, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13043, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13069, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13094, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13092, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153858
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287865
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71731
	minimum = 6
	maximum = 32
Network latency average = 8.65742
	minimum = 6
	maximum = 32
Slowest packet = 918154
Flit latency average = 8.76042
	minimum = 6
	maximum = 32
Slowest flit = 1705452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Accepted packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Injected flit rate average = 0.0216564
	minimum = 0.0128594 (at node 18)
	maximum = 0.0328972 (at node 48)
Accepted flit rate average= 0.0216564
	minimum = 0.0163825 (at node 30)
	maximum = 0.025939 (at node 25)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0551 (4 samples)
	minimum = 6 (4 samples)
	maximum = 256.75 (4 samples)
Network latency average = 11.8211 (4 samples)
	minimum = 6 (4 samples)
	maximum = 244.5 (4 samples)
Flit latency average = 12.5709 (4 samples)
	minimum = 6 (4 samples)
	maximum = 243.5 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Accepted packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Injected flit rate average = 0.0628915 (4 samples)
	minimum = 0.044298 (4 samples)
	maximum = 0.0865805 (4 samples)
Accepted flit rate average = 0.0628915 (4 samples)
	minimum = 0.0561971 (4 samples)
	maximum = 0.0688681 (4 samples)
Injected packet size average = 1.86337 (4 samples)
Accepted packet size average = 1.86337 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 34 sec (1354 sec)
gpgpu_simulation_rate = 68149 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 42020
gpu_sim_insn = 23068692
gpu_ipc =     548.9932
gpu_tot_sim_cycle = 2579034
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      44.7235
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29385
partiton_reqs_in_parallel = 924357
partiton_reqs_in_parallel_total    = 28360155
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =      11.3548
partiton_reqs_in_parallel_util = 924357
partiton_reqs_in_parallel_util_total    = 28360155
gpu_sim_cycle_parition_util = 42020
gpu_tot_sim_cycle_parition_util    = 1303984
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.7566
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     443.5043 GB/Sec
L2_BW_total  =      26.5045 GB/Sec
gpu_total_sim_rate=74271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9966, 9719, 9727, 9708, 9842, 9769, 9861, 9611, 9713, 9659, 9739, 9582, 9798, 9554, 9707, 9543, 9802, 9521, 9698, 9406, 9761, 9612, 9698, 9465, 9609, 9498, 9705, 9412, 9680, 9459, 9649, 9398, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:604845	W0_Idle:64478230	W0_Scoreboard:3763434	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2579033 
mrq_lat_table:100587 	6208 	9533 	19540 	35553 	56773 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353499 	217827 	131575 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	499199 	53743 	10290 	4905 	87574 	42250 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271998 	114455 	6789 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	24 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.090535 11.423729 11.456522 12.022831 12.878049 13.251256 11.020747 11.765487 11.142858 11.530435 11.786364 12.567961 10.928287 11.334711 
dram[1]: 12.686636 13.157143 10.784000 11.620689 11.990909 12.452830 13.094527 13.185000 11.354701 11.657895 11.343348 11.785714 12.212264 12.507246 10.718750 11.016065 
dram[2]: 12.427928 12.185841 11.008163 11.721739 11.932127 12.018265 12.805825 13.241206 11.769912 11.861608 11.428572 11.437229 12.098131 12.753695 10.865079 11.476988 
dram[3]: 12.718894 12.763889 11.204166 11.294118 11.715555 12.255814 12.673077 12.926471 11.306383 12.018100 11.465218 12.119267 11.821918 12.447115 10.928287 10.972000 
dram[4]: 13.133333 13.628713 11.145228 11.341772 12.212963 12.105505 11.986363 12.507109 11.461206 11.662281 11.452174 11.685841 11.930876 12.447115 10.742188 10.865613 
dram[5]: 12.308036 13.191387 10.492188 11.438298 11.990909 12.255814 12.438680 13.261307 11.593886 11.875000 11.583333 11.950226 12.507246 12.507246 10.617761 11.080646 
dram[6]: 12.731482 13.023585 10.799197 11.337553 11.816143 12.096331 12.464455 13.129354 11.363248 11.910314 10.966805 11.847533 11.930876 12.270143 10.377358 10.658915 
dram[7]: 12.607306 13.080568 10.842742 10.967347 11.959091 12.375587 12.424528 13.039604 11.070833 11.602620 11.273504 11.638766 12.221698 12.447115 10.738281 10.984000 
dram[8]: 12.216814 12.550000 11.157677 11.841410 11.968182 12.936275 11.802691 12.843903 11.138656 11.756638 10.979167 11.659292 12.215962 12.380953 10.569231 10.651163 
dram[9]: 12.171806 12.709678 10.545098 11.640693 12.041096 12.748793 13.054456 13.155000 11.184874 11.624454 11.326180 11.629956 12.322275 12.500000 10.776470 10.643411 
dram[10]: 11.777778 13.407767 11.157677 11.434043 11.869370 12.147466 11.869370 12.492891 10.765182 11.083333 11.286325 11.290598 11.818182 12.682927 10.409091 10.948207 
average row locality = 469874/39792 = 11.808253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219396
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1467      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1470      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1403      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250478
bank skew: 1473/1368 = 1.08
chip skew: 22795/22755 = 1.00
average mf latency per bank:
dram[0]:       1243      1252       683       696      1663      1673      1393      1413       764       781      1261      1259      1166      1168       756       772
dram[1]:       1273      1281       689       698      1671      1656      1405      1408       772       760      1297      1293      1153      1159       765       773
dram[2]:       1268      1280       685       691      1617      1624      1497      1500       756       761      1268      1275      1287      1295       763       767
dram[3]:       1270      1274       684       706      1602      1603      1498      1450       769       772      1274      1279      1281      1288       766       774
dram[4]:       1276      1274       698       692      1734      1731      1451      1455       770       761      1281      1270      1237      1096       790       785
dram[5]:       1270      1272       687       696      1730      1734      1449      1453       766       771      1185      1184      1093      1095       784       792
dram[6]:       1267      1271       688       694      1745      1739      1451      1452       763       765      1176      1180      1085      1091       780       785
dram[7]:       1297      1298       686       689      1745      1741      1569      1569       767       762      1184      1163      1088      1099       784       777
dram[8]:       1283      1189       720       723      1732      1733      1533      1543       751       753      1149      1148      1135      1136       738       739
dram[9]:       1193      1201       719       731      1734      1742      1455      1372       784       786      1155      1152      1141      1138       771       772
dram[10]:       1196      1194       721       677      1672      1674      1360      1364       777       775      1263      1268      1134      1139       762       770
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363788 n_act=3625 n_pre=3609 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1037
n_activity=319987 dram_eff=0.8103
bk0: 5172a 2412609i bk1: 5164a 2410925i bk2: 5024a 2415154i bk3: 5024a 2412301i bk4: 4928a 2416206i bk5: 4928a 2415092i bk6: 4928a 2416901i bk7: 4928a 2415535i bk8: 4928a 2416652i bk9: 4928a 2414788i bk10: 4912a 2413695i bk11: 4912a 2412343i bk12: 4892a 2416012i bk13: 4884a 2415302i bk14: 5124a 2413761i bk15: 5124a 2411643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363988 n_act=3585 n_pre=3569 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1036
n_activity=319978 dram_eff=0.8095
bk0: 5160a 2413265i bk1: 5168a 2410330i bk2: 5024a 2416027i bk3: 5024a 2413723i bk4: 4928a 2416781i bk5: 4928a 2413712i bk6: 4928a 2416935i bk7: 4928a 2414657i bk8: 4928a 2418623i bk9: 4928a 2415206i bk10: 4908a 2414535i bk11: 4904a 2413178i bk12: 4884a 2417120i bk13: 4884a 2414507i bk14: 5124a 2411896i bk15: 5124a 2409721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363938 n_act=3588 n_pre=3572 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1036
n_activity=320167 dram_eff=0.8093
bk0: 5164a 2412002i bk1: 5164a 2409338i bk2: 5024a 2415451i bk3: 5024a 2413734i bk4: 4928a 2417283i bk5: 4928a 2414741i bk6: 4928a 2417703i bk7: 4928a 2414639i bk8: 4928a 2416485i bk9: 4928a 2414798i bk10: 4904a 2414594i bk11: 4904a 2413384i bk12: 4884a 2416346i bk13: 4884a 2414914i bk14: 5124a 2413434i bk15: 5124a 2412169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363982 n_act=3595 n_pre=3579 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1036
n_activity=320077 dram_eff=0.8092
bk0: 5164a 2412977i bk1: 5164a 2411038i bk2: 5012a 2415380i bk3: 5012a 2413023i bk4: 4928a 2416498i bk5: 4928a 2414525i bk6: 4928a 2416790i bk7: 4928a 2415073i bk8: 4928a 2418014i bk9: 4928a 2416249i bk10: 4904a 2414963i bk11: 4904a 2412813i bk12: 4884a 2417426i bk13: 4884a 2415439i bk14: 5124a 2412491i bk15: 5128a 2410004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363926 n_act=3605 n_pre=3589 n_req=42708 n_rd=79776 n_write=49764 bw_util=0.1036
n_activity=320353 dram_eff=0.8087
bk0: 5164a 2412358i bk1: 5164a 2411035i bk2: 5012a 2414549i bk3: 5012a 2413504i bk4: 4928a 2417282i bk5: 4928a 2413581i bk6: 4928a 2416748i bk7: 4928a 2413882i bk8: 4928a 2417442i bk9: 4928a 2415717i bk10: 4904a 2413779i bk11: 4904a 2413118i bk12: 4884a 2416869i bk13: 4884a 2414723i bk14: 5140a 2413450i bk15: 5140a 2410578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363928 n_act=3593 n_pre=3577 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1036
n_activity=320277 dram_eff=0.8091
bk0: 5164a 2411751i bk1: 5164a 2409673i bk2: 5016a 2415542i bk3: 5012a 2413569i bk4: 4928a 2416661i bk5: 4928a 2414462i bk6: 4928a 2416350i bk7: 4928a 2414951i bk8: 4928a 2417747i bk9: 4928a 2414822i bk10: 4908a 2415688i bk11: 4904a 2412380i bk12: 4884a 2415928i bk13: 4884a 2413523i bk14: 5144a 2412011i bk15: 5140a 2411256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363801 n_act=3639 n_pre=3623 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1037
n_activity=320190 dram_eff=0.8095
bk0: 5160a 2412646i bk1: 5164a 2410167i bk2: 5012a 2414715i bk3: 5012a 2413084i bk4: 4932a 2417232i bk5: 4928a 2414414i bk6: 4928a 2417139i bk7: 4928a 2415348i bk8: 4928a 2417275i bk9: 4928a 2414341i bk10: 4908a 2414760i bk11: 4904a 2412438i bk12: 4884a 2416923i bk13: 4884a 2414010i bk14: 5144a 2411865i bk15: 5144a 2409770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363864 n_act=3626 n_pre=3610 n_req=42701 n_rd=79784 n_write=49776 bw_util=0.1036
n_activity=320106 dram_eff=0.8095
bk0: 5164a 2411933i bk1: 5164a 2411245i bk2: 5012a 2415625i bk3: 5016a 2412616i bk4: 4928a 2417490i bk5: 4928a 2415270i bk6: 4928a 2415064i bk7: 4928a 2414778i bk8: 4928a 2417009i bk9: 4928a 2415534i bk10: 4904a 2413620i bk11: 4904a 2412344i bk12: 4888a 2415514i bk13: 4884a 2414286i bk14: 5140a 2412291i bk15: 5140a 2410007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363778 n_act=3637 n_pre=3621 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1037
n_activity=319687 dram_eff=0.8109
bk0: 5164a 2410619i bk1: 5160a 2409773i bk2: 5012a 2415997i bk3: 5012a 2413693i bk4: 4928a 2416871i bk5: 4928a 2414079i bk6: 4928a 2416695i bk7: 4928a 2414333i bk8: 4928a 2417620i bk9: 4928a 2415638i bk10: 4904a 2413317i bk11: 4904a 2412706i bk12: 4896a 2415970i bk13: 4896a 2414273i bk14: 5136a 2412677i bk15: 5136a 2410064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363848 n_act=3617 n_pre=3601 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1036
n_activity=319824 dram_eff=0.8104
bk0: 5160a 2410313i bk1: 5160a 2409066i bk2: 5012a 2414173i bk3: 5012a 2413534i bk4: 4928a 2417358i bk5: 4928a 2415057i bk6: 4928a 2416948i bk7: 4928a 2415840i bk8: 4928a 2416554i bk9: 4928a 2415116i bk10: 4904a 2413444i bk11: 4904a 2412094i bk12: 4896a 2416799i bk13: 4896a 2415497i bk14: 5136a 2412941i bk15: 5136a 2410565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363738 n_act=3683 n_pre=3667 n_req=42734 n_rd=79788 n_write=49784 bw_util=0.1036
n_activity=319618 dram_eff=0.8108
bk0: 5164a 2411402i bk1: 5160a 2411106i bk2: 5012a 2416304i bk3: 5012a 2413777i bk4: 4928a 2418525i bk5: 4928a 2416333i bk6: 4928a 2415239i bk7: 4928a 2413660i bk8: 4928a 2416793i bk9: 4928a 2414953i bk10: 4904a 2414719i bk11: 4904a 2411893i bk12: 4896a 2417092i bk13: 4896a 2415191i bk14: 5136a 2413313i bk15: 5136a 2410659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16053, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16062, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16052, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16046, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16095, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16021, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16076, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16043, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16057, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16072, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16069, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219396
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353360
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 232048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7462
	minimum = 6
	maximum = 70
Network latency average = 9.99038
	minimum = 6
	maximum = 62
Slowest packet = 1055226
Flit latency average = 9.13037
	minimum = 6
	maximum = 60
Slowest flit = 2343747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Accepted packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Injected flit rate average = 0.187167
	minimum = 0.138568 (at node 12)
	maximum = 0.248173 (at node 31)
Accepted flit rate average= 0.187167
	minimum = 0.177182 (at node 34)
	maximum = 0.195435 (at node 9)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3933 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.4 (5 samples)
Network latency average = 11.455 (5 samples)
	minimum = 6 (5 samples)
	maximum = 208 (5 samples)
Flit latency average = 11.8828 (5 samples)
	minimum = 6 (5 samples)
	maximum = 206.8 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Accepted packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Injected flit rate average = 0.0877466 (5 samples)
	minimum = 0.0631521 (5 samples)
	maximum = 0.118899 (5 samples)
Accepted flit rate average = 0.0877466 (5 samples)
	minimum = 0.080394 (5 samples)
	maximum = 0.0941815 (5 samples)
Injected packet size average = 1.9193 (5 samples)
Accepted packet size average = 1.9193 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 53 sec (1553 sec)
gpgpu_simulation_rate = 74271 (inst/sec)
gpgpu_simulation_rate = 1660 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 122154
gpu_sim_insn = 20971724
gpu_ipc =     171.6827
gpu_tot_sim_cycle = 2923338
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      46.6300
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29395
partiton_reqs_in_parallel = 2687388
partiton_reqs_in_parallel_total    = 29284512
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9368
partiton_reqs_in_parallel_util = 2687388
partiton_reqs_in_parallel_util_total    = 29284512
gpu_sim_cycle_parition_util = 122154
gpu_tot_sim_cycle_parition_util    = 1346004
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7769
partiton_replys_in_parallel = 65592
partiton_replys_in_parallel_total    = 721177
L2_BW  =      50.8954 GB/Sec
L2_BW_total  =      25.5096 GB/Sec
gpu_total_sim_rate=80138

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909142
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11714, 11398, 11452, 11410, 11567, 11471, 11586, 11290, 11415, 11338, 11441, 11261, 11500, 11233, 11409, 11199, 11504, 11200, 11400, 11062, 11463, 11268, 11400, 11121, 11288, 11131, 11407, 11045, 11359, 11069, 11305, 11008, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:744096	W0_Idle:69593144	W0_Scoreboard:4103819	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2917237 
mrq_lat_table:110805 	6326 	9566 	19587 	37590 	56774 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	412713 	224189 	131575 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	563952 	54564 	10293 	4905 	87577 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	323572 	128464 	6790 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	343 	26 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377  9.989170 10.251852 10.018450 10.434615 12.952381 13.318627  9.702127 10.182157  9.934306 10.233083 11.220339 11.812500  9.849123 10.170290 
dram[1]: 12.090129 12.344978  9.648084 10.406015 10.413794 10.750988 13.165049 13.253658  9.880866 10.182157 10.119403 10.419230 11.596491 11.856503  9.682758  9.918728 
dram[2]: 11.861344 11.644629  9.822695 10.484848 10.291667 10.430769 12.881516 13.308824 10.185874 10.250937 10.226415 10.153558 11.356223 12.073059  9.797203 10.282051 
dram[3]: 12.072650 12.159483  9.938848 10.003623 10.210526 10.605469 12.751174 13.000000  9.916667 10.363636 10.250000 10.840000 11.251064 11.803572  9.849123  9.883802 
dram[4]: 12.436123 12.922018  9.888889 10.040000 10.575875 10.498070 12.075556 12.587963  9.960000 10.107011 10.312977 10.500000 11.347639 11.803572  9.703448  9.801394 
dram[5]: 11.754167 12.537778  9.384354 10.080292 10.299242 10.605469 12.520738 13.199029 10.055147 10.262173 10.419230 10.627451 11.865471 11.856503  9.604095  9.908451 
dram[6]: 12.129311 12.390351  9.623693 10.036364 10.284091 10.490348 12.431192 12.952381  9.888086 10.285714  9.930403 10.627451 11.347639 11.647577  9.355482  9.640411 
dram[7]: 11.974576 12.440529  9.560554  9.825623 10.386973 10.692913 12.506912 13.052885  9.671378 10.062500 10.250000 10.307984 11.605263 11.803572  9.700000  9.863158 
dram[8]: 11.673553 11.970339  9.899642 10.422642 10.556420 11.282158 11.894737 12.919047  9.718862 10.174721  9.937500 10.400000 11.506494 11.649123  9.564626  9.630137 
dram[9]: 11.730290 12.216451  9.426621 10.267658 10.613281 11.143442 13.125604 13.224390  9.621053  9.934783 10.215095 10.455599 11.598253 11.615721  9.730103  9.623287 
dram[10]: 11.370968 12.845454  9.899642 10.109890 10.366412 10.692913 11.855895 12.574074  9.316326  9.547038 10.184211 10.187970 11.163865 11.910314  9.380000  9.866667 
average row locality = 482328/44787 = 10.769375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1280      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227607
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1435      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254721
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1247      1256       698       711      1647      1657      1384      1404       774       791      1260      1258      1169      1171       772       788
dram[1]:       1276      1284       707       712      1655      1641      1397      1399       783       771      1295      1291      1157      1163       780       788
dram[2]:       1271      1283       700       706      1603      1609      1485      1489       767       772      1269      1274      1291      1296       778       783
dram[3]:       1272      1276       698       720      1587      1589      1487      1440       779       783      1273      1279      1282      1289       781       790
dram[4]:       1278      1277       712       706      1716      1714      1441      1445       781       772      1281      1270      1239      1101       805       800
dram[5]:       1273      1275       701       710      1712      1716      1439      1442       777       782      1187      1186      1097      1101       798       807
dram[6]:       1270      1274       703       708      1727      1721      1441      1445       774       776      1178      1182      1091      1096       794       799
dram[7]:       1298      1300       703       708      1726      1723      1555      1559       778       773      1186      1165      1093      1104       799       792
dram[8]:       1285      1194       733       740      1714      1716      1521      1530       763       764      1152      1150      1140      1140       754       755
dram[9]:       1197      1206       733       745      1716      1724      1444      1364       794       796      1157      1155      1146      1141       786       787
dram[10]:       1201      1199       735       692      1655      1658      1353      1357       787       786      1263      1268      1138      1144       783       785
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585181 n_act=4077 n_pre=4061 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.09838
n_activity=341713 dram_eff=0.7852
bk0: 5360a 2638210i bk1: 5356a 2636588i bk2: 5216a 2640335i bk3: 5216a 2637492i bk4: 5120a 2641026i bk5: 5120a 2639859i bk6: 5120a 2642294i bk7: 5120a 2640883i bk8: 5120a 2641577i bk9: 5120a 2639603i bk10: 5096a 2638826i bk11: 5096a 2637414i bk12: 5048a 2641741i bk13: 5044a 2640955i bk14: 5316a 2639160i bk15: 5316a 2636824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585383 n_act=4038 n_pre=4022 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.09829
n_activity=341915 dram_eff=0.784
bk0: 5352a 2638931i bk1: 5356a 2636002i bk2: 5220a 2641179i bk3: 5216a 2638903i bk4: 5120a 2641608i bk5: 5120a 2638403i bk6: 5120a 2642358i bk7: 5120a 2639971i bk8: 5120a 2643483i bk9: 5124a 2639965i bk10: 5088a 2639659i bk11: 5084a 2638216i bk12: 5040a 2642923i bk13: 5040a 2640301i bk14: 5316a 2637274i bk15: 5316a 2634945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585319 n_act=4044 n_pre=4028 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.09833
n_activity=342021 dram_eff=0.7841
bk0: 5356a 2637653i bk1: 5356a 2634948i bk2: 5220a 2640582i bk3: 5216a 2638963i bk4: 5120a 2642051i bk5: 5120a 2639584i bk6: 5120a 2643138i bk7: 5120a 2639997i bk8: 5120a 2641342i bk9: 5120a 2639546i bk10: 5088a 2639783i bk11: 5084a 2638477i bk12: 5044a 2641995i bk13: 5040a 2640597i bk14: 5316a 2638696i bk15: 5316a 2637408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585377 n_act=4046 n_pre=4030 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.09828
n_activity=341872 dram_eff=0.7841
bk0: 5360a 2638624i bk1: 5356a 2636671i bk2: 5208a 2640462i bk3: 5204a 2638046i bk4: 5120a 2641344i bk5: 5120a 2639330i bk6: 5120a 2642177i bk7: 5120a 2640510i bk8: 5120a 2642846i bk9: 5120a 2640943i bk10: 5084a 2640170i bk11: 5084a 2638029i bk12: 5040a 2643136i bk13: 5040a 2641128i bk14: 5316a 2637911i bk15: 5320a 2635212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585329 n_act=4056 n_pre=4040 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.0983
n_activity=341924 dram_eff=0.7841
bk0: 5356a 2637999i bk1: 5356a 2636747i bk2: 5204a 2639665i bk3: 5204a 2638585i bk4: 5120a 2642000i bk5: 5120a 2638280i bk6: 5120a 2642129i bk7: 5120a 2639347i bk8: 5120a 2642273i bk9: 5120a 2640430i bk10: 5084a 2639034i bk11: 5084a 2638308i bk12: 5040a 2642683i bk13: 5040a 2640495i bk14: 5332a 2638781i bk15: 5332a 2635813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585289 n_act=4053 n_pre=4037 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.09833
n_activity=342206 dram_eff=0.7838
bk0: 5356a 2637393i bk1: 5356a 2635267i bk2: 5208a 2640593i bk3: 5208a 2638574i bk4: 5124a 2641365i bk5: 5120a 2639186i bk6: 5120a 2641622i bk7: 5120a 2640264i bk8: 5120a 2642615i bk9: 5120a 2639571i bk10: 5088a 2640932i bk11: 5084a 2637558i bk12: 5040a 2641676i bk13: 5040a 2639285i bk14: 5336a 2637384i bk15: 5336a 2636473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585178 n_act=4097 n_pre=4081 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.09835
n_activity=342009 dram_eff=0.7843
bk0: 5352a 2638268i bk1: 5356a 2635750i bk2: 5204a 2639846i bk3: 5204a 2638209i bk4: 5124a 2642061i bk5: 5120a 2639132i bk6: 5120a 2642479i bk7: 5124a 2640616i bk8: 5120a 2642135i bk9: 5120a 2639123i bk10: 5088a 2639972i bk11: 5084a 2637632i bk12: 5040a 2642669i bk13: 5040a 2639799i bk14: 5340a 2637245i bk15: 5336a 2635071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585237 n_act=4082 n_pre=4066 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.09833
n_activity=342203 dram_eff=0.7837
bk0: 5356a 2637543i bk1: 5356a 2636879i bk2: 5208a 2640647i bk3: 5212a 2637774i bk4: 5120a 2642363i bk5: 5120a 2640055i bk6: 5120a 2640495i bk7: 5124a 2639910i bk8: 5120a 2641866i bk9: 5120a 2640326i bk10: 5084a 2638973i bk11: 5084a 2637468i bk12: 5044a 2641258i bk13: 5040a 2640055i bk14: 5332a 2637650i bk15: 5332a 2635305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585175 n_act=4085 n_pre=4069 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.09837
n_activity=341461 dram_eff=0.7858
bk0: 5356a 2636260i bk1: 5352a 2635389i bk2: 5204a 2641100i bk3: 5208a 2638757i bk4: 5120a 2641733i bk5: 5120a 2638925i bk6: 5120a 2642137i bk7: 5120a 2639780i bk8: 5120a 2642525i bk9: 5120a 2640430i bk10: 5084a 2638526i bk11: 5084a 2637888i bk12: 5056a 2641643i bk13: 5056a 2639942i bk14: 5328a 2638010i bk15: 5328a 2635294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585227 n_act=4070 n_pre=4054 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.09835
n_activity=341533 dram_eff=0.7855
bk0: 5352a 2636020i bk1: 5352a 2634743i bk2: 5204a 2639207i bk3: 5204a 2638531i bk4: 5120a 2642198i bk5: 5120a 2639924i bk6: 5120a 2642358i bk7: 5120a 2641155i bk8: 5120a 2641289i bk9: 5120a 2639782i bk10: 5084a 2638707i bk11: 5084a 2637391i bk12: 5056a 2642548i bk13: 5064a 2641078i bk14: 5328a 2638287i bk15: 5328a 2635849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585109 n_act=4140 n_pre=4124 n_req=43868 n_rd=82780 n_write=51328 bw_util=0.09834
n_activity=341534 dram_eff=0.7853
bk0: 5356a 2637092i bk1: 5352a 2636836i bk2: 5204a 2641365i bk3: 5204a 2638857i bk4: 5124a 2643419i bk5: 5120a 2641181i bk6: 5120a 2640562i bk7: 5120a 2638924i bk8: 5120a 2641528i bk9: 5120a 2639637i bk10: 5084a 2639972i bk11: 5084a 2637075i bk12: 5056a 2642741i bk13: 5056a 2640910i bk14: 5332a 2638612i bk15: 5328a 2635937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18691, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18664, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18658, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18653, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18656, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18651, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18670, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18695, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18679, Reservation_fails = 173
L2_cache_bank[12]: Access = 35745, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18625, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18681, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18676, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18648, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18678, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18680, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18673, Reservation_fails = 137
L2_total_cache_accesses = 786769
L2_total_cache_misses = 227607
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 410641
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=1508617
icnt_total_pkts_simt_to_mem=1376629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73545
	minimum = 6
	maximum = 32
Network latency average = 8.67492
	minimum = 6
	maximum = 32
Slowest packet = 1442601
Flit latency average = 8.76849
	minimum = 6
	maximum = 32
Slowest flit = 2688697
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Accepted packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Injected flit rate average = 0.0161106
	minimum = 0.00957406 (at node 1)
	maximum = 0.0244611 (at node 47)
Accepted flit rate average= 0.0161106
	minimum = 0.0121814 (at node 33)
	maximum = 0.0192873 (at node 22)
Injected packet length average = 1.50015
Accepted packet length average = 1.50015
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.617 (6 samples)
	minimum = 6 (6 samples)
	maximum = 188.167 (6 samples)
Network latency average = 10.9916 (6 samples)
	minimum = 6 (6 samples)
	maximum = 178.667 (6 samples)
Flit latency average = 11.3637 (6 samples)
	minimum = 6 (6 samples)
	maximum = 177.667 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Accepted packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Injected flit rate average = 0.0758073 (6 samples)
	minimum = 0.0542224 (6 samples)
	maximum = 0.103159 (6 samples)
Accepted flit rate average = 0.0758073 (6 samples)
	minimum = 0.0690253 (6 samples)
	maximum = 0.0816992 (6 samples)
Injected packet size average = 1.90049 (6 samples)
Accepted packet size average = 1.90049 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 21 sec (1701 sec)
gpgpu_simulation_rate = 80138 (inst/sec)
gpgpu_simulation_rate = 1718 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41941
gpu_sim_insn = 23068712
gpu_ipc =     550.0277
gpu_tot_sim_cycle = 3187429
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      50.0039
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41554
partiton_reqs_in_parallel = 922648
partiton_reqs_in_parallel_total    = 31971900
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      10.3201
partiton_reqs_in_parallel_util = 922648
partiton_reqs_in_parallel_util_total    = 31971900
gpu_sim_cycle_parition_util = 41941
gpu_tot_sim_cycle_parition_util    = 1468158
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7830
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786769
L2_BW  =     444.3578 GB/Sec
L2_BW_total  =      29.2430 GB/Sec
gpu_total_sim_rate=83622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13712, 13369, 13450, 13381, 13592, 13442, 13584, 13261, 13386, 13309, 13439, 13232, 13444, 13231, 13380, 13170, 13475, 13171, 13371, 13033, 13461, 13212, 13398, 13092, 13259, 13075, 13378, 13016, 13303, 13013, 13276, 12979, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:793953	W0_Idle:69601819	W0_Scoreboard:5147973	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3187428 
mrq_lat_table:139078 	8027 	12534 	24993 	47133 	72427 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519514 	313445 	132142 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	736019 	78240 	11093 	4907 	87655 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	407320 	173022 	9556 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	415 	38 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.482972 10.777070  9.149585  9.494253  9.463343  9.746223 10.918919 11.290210  9.126050  9.565983  9.027700  9.335243 10.296774 10.701343  8.755208  9.135870 
dram[1]: 10.652997 10.858974  8.813334  9.467049  9.593472 10.037267 10.782609 11.250871  9.232295  9.452174  8.972376  9.433140 10.350649 10.770270  8.457287  8.968000 
dram[2]: 10.605016 10.556250  8.935135  9.632653  9.497059  9.799392 10.875421 10.872054  9.320000  9.473837  9.067039  9.198300  9.903727 10.697987  8.696891  9.037635 
dram[3]: 10.482972 10.801917  8.839142  9.150000  9.578635  9.959877 10.868687 10.835570  9.027700  9.554253  9.132395  9.780121 10.283871 10.734007  8.824147  8.852632 
dram[4]: 10.605016 11.370370  8.849463  9.127424  9.817629  9.820668 10.250793 10.734220  9.111732  9.452174  9.103932  9.436047 10.152866 10.591362  8.641026  8.912699 
dram[5]: 10.467492 11.049020  8.686016  9.201118  9.528024 10.084375 10.727574 11.179931  9.279202  9.538012  9.143661  9.547059 10.421569 10.521452  8.618926  8.845144 
dram[6]: 10.779552 11.062092  8.881402  9.328612  9.632835  9.844512 10.495114 10.845637  9.160112  9.610620  8.874317  9.494152 10.217949 10.626667  8.512627  8.641026 
dram[7]: 10.715190 11.205298  8.650919  8.978202  9.649700  9.993808 10.682119 11.051370  9.027700  9.473837  9.058660  9.172317 10.323625 10.734007  8.638461  8.834645 
dram[8]: 10.226586 10.578125  9.027397  9.606414  9.802432 10.490260 10.075000 10.822147  9.086592  9.501458  9.152542  9.529411 10.262820 10.596026  8.569975  8.725389 
dram[9]: 10.551402 11.125000  8.810161  9.307910  9.755287 10.128527 10.986395 11.348592  8.850948  9.275568  9.163842  9.224432 10.289389 10.266026  8.793734  8.788511 
dram[10]: 10.180723 11.249169  9.002732  9.276056  9.575667  9.841463 10.115988 10.688742  8.721925  8.939726  9.117977  9.198300 10.031348 10.702341  8.486146  8.933687 
average row locality = 576419/59422 = 9.700431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293146
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1579      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283273
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1132       666       678      1464      1475      1245      1263       731       744      1135      1134      1053      1058       726       740
dram[1]:       1145      1156       674       681      1471      1462      1255      1257       737       728      1164      1160      1041      1048       734       741
dram[2]:       1142      1153       668       674      1427      1435      1328      1332       724       731      1142      1147      1154      1160       733       736
dram[3]:       1144      1146       666       687      1415      1419      1330      1293       734       738      1145      1152      1146      1154       733       743
dram[4]:       1147      1151       678       674      1523      1523      1292      1296       735       728      1150      1143      1110       999       754       750
dram[5]:       1143      1148       668       678      1520      1524      1290      1294       733       737      1073      1074       993       997       749       755
dram[6]:       1141      1146       671       677      1532      1530      1291      1298       729       732      1065      1069       987       994       746       753
dram[7]:       1166      1166       671       676      1531      1531      1388      1393       733       730      1073      1057       990      1001       749       744
dram[8]:       1154      1079       695       704      1520      1523      1359      1369       719       724      1043      1044      1029      1031       713       713
dram[9]:       1080      1089       696       707      1522      1531      1295      1229       747       750      1049      1047      1033      1032       738       740
dram[10]:       1083      1083       697       661      1473      1476      1218      1223       741       742      1136      1141      1027      1033       734       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626246 n_act=5369 n_pre=5353 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.12
n_activity=417553 dram_eff=0.8066
bk0: 6896a 2698833i bk1: 6892a 2696546i bk2: 6720a 2701405i bk3: 6720a 2697576i bk4: 6592a 2702607i bk5: 6592a 2699589i bk6: 6592a 2704225i bk7: 6592a 2702397i bk8: 6592a 2704426i bk9: 6592a 2702383i bk10: 6568a 2699394i bk11: 6568a 2697143i bk12: 6520a 2701637i bk13: 6516a 2699919i bk14: 6832a 2699131i bk15: 6832a 2696849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626336 n_act=5379 n_pre=5363 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.12
n_activity=417648 dram_eff=0.8058
bk0: 6888a 2699480i bk1: 6892a 2695244i bk2: 6724a 2700835i bk3: 6720a 2698644i bk4: 6596a 2703203i bk5: 6592a 2699219i bk6: 6592a 2704426i bk7: 6592a 2701680i bk8: 6592a 2706982i bk9: 6596a 2702111i bk10: 6560a 2698340i bk11: 6556a 2697416i bk12: 6512a 2703381i bk13: 6512a 2699948i bk14: 6836a 2695817i bk15: 6832a 2693911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626271 n_act=5398 n_pre=5382 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.12
n_activity=417823 dram_eff=0.8056
bk0: 6892a 2698550i bk1: 6892a 2694735i bk2: 6724a 2700126i bk3: 6720a 2698633i bk4: 6592a 2703650i bk5: 6592a 2700042i bk6: 6592a 2706150i bk7: 6596a 2701567i bk8: 6592a 2703783i bk9: 6592a 2701215i bk10: 6560a 2699412i bk11: 6556a 2698285i bk12: 6516a 2701631i bk13: 6512a 2699983i bk14: 6832a 2698598i bk15: 6832a 2697140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626373 n_act=5382 n_pre=5366 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1199
n_activity=417648 dram_eff=0.8056
bk0: 6896a 2699067i bk1: 6892a 2697286i bk2: 6708a 2701611i bk3: 6704a 2698308i bk4: 6592a 2703208i bk5: 6592a 2699976i bk6: 6592a 2704714i bk7: 6592a 2701084i bk8: 6592a 2705390i bk9: 6592a 2703014i bk10: 6556a 2699588i bk11: 6556a 2697708i bk12: 6512a 2703930i bk13: 6512a 2700800i bk14: 6832a 2697977i bk15: 6840a 2693845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626279 n_act=5409 n_pre=5393 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.12
n_activity=417870 dram_eff=0.8054
bk0: 6892a 2698137i bk1: 6892a 2697297i bk2: 6704a 2700271i bk3: 6704a 2698269i bk4: 6592a 2703499i bk5: 6592a 2698763i bk6: 6592a 2704911i bk7: 6592a 2701418i bk8: 6592a 2704221i bk9: 6592a 2702116i bk10: 6560a 2699389i bk11: 6556a 2698358i bk12: 6512a 2703360i bk13: 6512a 2700060i bk14: 6852a 2698669i bk15: 6852a 2696024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626312 n_act=5384 n_pre=5368 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.12
n_activity=418050 dram_eff=0.8051
bk0: 6892a 2697790i bk1: 6892a 2695319i bk2: 6708a 2701847i bk3: 6704a 2698692i bk4: 6592a 2703272i bk5: 6592a 2699980i bk6: 6592a 2704294i bk7: 6592a 2701814i bk8: 6592a 2704604i bk9: 6592a 2701658i bk10: 6560a 2700632i bk11: 6556a 2697418i bk12: 6512a 2701867i bk13: 6512a 2698527i bk14: 6856a 2697787i bk15: 6856a 2695794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61197
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5412 n_pre=5396 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.12
n_activity=417870 dram_eff=0.8056
bk0: 6888a 2699404i bk1: 6892a 2695828i bk2: 6704a 2700139i bk3: 6704a 2698408i bk4: 6596a 2703632i bk5: 6592a 2699144i bk6: 6592a 2704442i bk7: 6596a 2701434i bk8: 6592a 2704192i bk9: 6592a 2701573i bk10: 6560a 2700135i bk11: 6556a 2696971i bk12: 6512a 2703427i bk13: 6512a 2699606i bk14: 6860a 2697857i bk15: 6856a 2693798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626252 n_act=5411 n_pre=5395 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.12
n_activity=418084 dram_eff=0.8051
bk0: 6892a 2698311i bk1: 6892a 2696931i bk2: 6708a 2700943i bk3: 6712a 2697190i bk4: 6592a 2704598i bk5: 6592a 2701268i bk6: 6592a 2702591i bk7: 6596a 2700651i bk8: 6592a 2703739i bk9: 6592a 2702196i bk10: 6556a 2698379i bk11: 6556a 2697159i bk12: 6516a 2701488i bk13: 6512a 2699397i bk14: 6852a 2698134i bk15: 6852a 2694990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626214 n_act=5402 n_pre=5386 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.12
n_activity=417302 dram_eff=0.8069
bk0: 6892a 2696963i bk1: 6888a 2695523i bk2: 6704a 2702065i bk3: 6708a 2699063i bk4: 6592a 2703726i bk5: 6592a 2700246i bk6: 6592a 2704417i bk7: 6592a 2701088i bk8: 6592a 2705094i bk9: 6592a 2702341i bk10: 6556a 2698600i bk11: 6556a 2697788i bk12: 6528a 2701452i bk13: 6528a 2698845i bk14: 6848a 2698226i bk15: 6848a 2695398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5397 n_pre=5381 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.12
n_activity=417365 dram_eff=0.8068
bk0: 6888a 2696251i bk1: 6888a 2695141i bk2: 6704a 2699461i bk3: 6704a 2697730i bk4: 6592a 2704202i bk5: 6592a 2700402i bk6: 6592a 2704699i bk7: 6592a 2702971i bk8: 6592a 2703776i bk9: 6592a 2701767i bk10: 6556a 2699047i bk11: 6560a 2696381i bk12: 6528a 2702584i bk13: 6536a 2700086i bk14: 6848a 2698141i bk15: 6848a 2695060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626102 n_act=5480 n_pre=5464 n_req=52419 n_rd=106608 n_write=61704 bw_util=0.12
n_activity=417391 dram_eff=0.8065
bk0: 6892a 2698616i bk1: 6888a 2697547i bk2: 6704a 2702485i bk3: 6704a 2699548i bk4: 6592a 2705363i bk5: 6592a 2701874i bk6: 6592a 2702061i bk7: 6592a 2700103i bk8: 6592a 2704166i bk9: 6592a 2701606i bk10: 6556a 2700255i bk11: 6556a 2696777i bk12: 6528a 2703393i bk13: 6528a 2700669i bk14: 6852a 2698752i bk15: 6848a 2696166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21669, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21642, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21637, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21635, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21629, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21674, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 173
L2_cache_bank[12]: Access = 44681, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21604, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21659, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21650, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21655, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21627, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13327, Miss_rate = 0.298, Pending_hits = 21658, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21652, Reservation_fails = 137
L2_total_cache_accesses = 983393
L2_total_cache_misses = 293146
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 476170
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1967385
icnt_total_pkts_simt_to_mem=1704341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6685
	minimum = 6
	maximum = 66
Network latency average = 9.94326
	minimum = 6
	maximum = 66
Slowest packet = 1714384
Flit latency average = 9.06754
	minimum = 6
	maximum = 66
Slowest flit = 3166168
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Accepted packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Injected flit rate average = 0.187525
	minimum = 0.139127 (at node 25)
	maximum = 0.248653 (at node 29)
Accepted flit rate average= 0.187525
	minimum = 0.177515 (at node 34)
	maximum = 0.195863 (at node 5)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3387 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.714 (7 samples)
Network latency average = 10.8419 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.571 (7 samples)
Flit latency average = 11.0357 (7 samples)
	minimum = 6 (7 samples)
	maximum = 
GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
161.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Accepted packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Injected flit rate average = 0.0917669 (7 samples)
	minimum = 0.0663517 (7 samples)
	maximum = 0.123944 (7 samples)
Accepted flit rate average = 0.0917669 (7 samples)
	minimum = 0.0845239 (7 samples)
	maximum = 0.0980083 (7 samples)
Injected packet size average = 1.92849 (7 samples)
Accepted packet size average = 1.92849 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 46 sec (1906 sec)
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
gpgpu_simulation_rate = 83622 (inst/sec)
gpgpu_simulation_rate = 1672 (cycle/sec)
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 283060
gpu_sim_insn = 20971928
gpu_ipc =      74.0900
gpu_tot_sim_cycle = 3692639
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      48.8420
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41642
partiton_reqs_in_parallel = 6227320
partiton_reqs_in_parallel_total    = 32894548
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5946
partiton_reqs_in_parallel_util = 6227320
partiton_reqs_in_parallel_util_total    = 32894548
gpu_sim_cycle_parition_util = 283060
gpu_tot_sim_cycle_parition_util    = 1510099
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8173
partiton_replys_in_parallel = 65645
partiton_replys_in_parallel_total    = 983393
L2_BW  =      21.9815 GB/Sec
L2_BW_total  =      26.9271 GB/Sec
gpu_total_sim_rate=82998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15506, 15140, 15221, 15218, 15363, 15213, 15332, 15009, 15134, 15034, 15187, 14934, 15192, 14887, 15148, 14826, 15200, 14781, 15073, 14620, 15163, 14799, 15077, 14679, 14915, 14662, 15011, 14603, 14936, 14600, 14909, 14566, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:939163	W0_Idle:83125864	W0_Scoreboard:5758503	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 579 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3664223 
mrq_lat_table:149250 	8185 	12604 	25087 	49107 	72438 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577723 	320844 	132142 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	800044 	79816 	11098 	4907 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	458256 	187713 	9561 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	500 	44 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.298508 10.448484  8.587787  8.837696  8.657068  8.913747 11.003323 11.371134  8.386934  8.797368  8.286070  8.644156  9.960123 10.331210  8.196173  8.522388 
dram[1]: 10.458966 10.624616  8.256723  8.814621  8.782494  9.123967 10.797385 11.332191  8.474619  8.746074  8.334171  8.721052  9.978461 10.394231  7.926097  8.378973 
dram[2]: 10.351352 10.305389  8.361386  9.029411  8.685040  8.929729 10.960265 10.956954  8.591260  8.718016  8.413706  8.461735  9.597633 10.328026  8.145238  8.438424 
dram[3]: 10.237389 10.535169  8.199513  8.459799  8.728232  9.060274 10.953643 10.888158  8.305970  8.738220  8.552972  9.107142  9.947853 10.361022  8.255422  8.262650 
dram[4]: 10.351352 11.135922  8.167476  8.422500  8.994565  8.948648 10.276398 10.820261  8.375940  8.655440  8.569948  8.816489  9.741742 10.230284  8.065727  8.332524 
dram[5]: 10.228487 10.833333  8.031026  8.502525  8.710526  9.160665 10.813725 11.151515  8.556410  8.771653  8.565891  8.908602 10.018518 10.166144  8.080000  8.222488 
dram[6]: 10.513762 10.778125  8.257353  8.608696  8.774536  9.021798 10.515924 10.859016  8.458228  8.830688  8.331658  8.863636  9.833333 10.262658  7.974478  8.070422 
dram[7]: 10.454545 10.917722  8.040573  8.316050  8.808000  9.087913 10.768729 11.026667  8.305970  8.627907  8.489743  8.588083  9.984615 10.361022  8.096698  8.247596 
dram[8]: 10.000000 10.360360  8.357320  8.865789  9.005449  9.517241 10.166154 10.907591  8.335000  8.786842  8.569948  8.844920  9.872727 10.178125  8.037471  8.137441 
dram[9]: 10.363363 10.905064  8.157385  8.591837  8.991848  9.300562 10.859016 11.350515  8.143553  8.468354  8.625000  8.632812  9.896657  9.848943  8.220096  8.210526 
dram[10]:  9.927954 10.952381  8.295567  8.564885  8.842246  9.063014 10.116208 10.775245  7.995215  8.193627  8.565891  8.610390  9.661721 10.271294  7.935335  8.350365 
average row locality = 588898/64308 = 9.157461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1697      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301379
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1611      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287519
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1126      1137       678       690      1457      1467      1242      1260       740       753      1137      1136      1057      1062       738       753
dram[1]:       1150      1165       686       693      1463      1454      1252      1254       747       738      1165      1162      1046      1053       746       754
dram[2]:       1147      1158       680       686      1420      1428      1323      1327       734       740      1144      1149      1156      1163       745       749
dram[3]:       1149      1151       678       698      1408      1412      1325      1289       743       747      1147      1154      1149      1157       746       755
dram[4]:       1152      1156       690       686      1514      1514      1287      1292       745       738      1152      1151      1114      1004       772       763
dram[5]:       1150      1152       681       690      1511      1515      1285      1296       742       747      1081      1078       998      1003       761       766
dram[6]:       1146      1151       687       689      1532      1523      1287      1294       739       742      1069      1073       995       999       758       766
dram[7]:       1170      1172       683       688      1522      1522      1382      1386       743       740      1076      1061       996      1007       762       757
dram[8]:       1158      1088       706       718      1510      1522      1353      1364       732       734      1048      1048      1034      1036       725       731
dram[9]:       1086      1094       710       718      1513      1522      1293      1226       756       759      1053      1051      1038      1037       753       756
dram[10]:       1091      1089       708       674      1465      1468      1215      1220       751       751      1140      1143      1032      1039       749       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146426 n_act=5811 n_pre=5795 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1038
n_activity=439438 dram_eff=0.787
bk0: 7088a 3223353i bk1: 7084a 3220920i bk2: 6912a 3225440i bk3: 6912a 3221538i bk4: 6784a 3226228i bk5: 6788a 3223211i bk6: 6784a 3228438i bk7: 6784a 3226495i bk8: 6784a 3228135i bk9: 6788a 3226032i bk10: 6756a 3223104i bk11: 6752a 3221033i bk12: 6676a 3226114i bk13: 6672a 3224399i bk14: 7024a 3223277i bk15: 7024a 3220863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146544 n_act=5817 n_pre=5801 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1038
n_activity=439354 dram_eff=0.7866
bk0: 7080a 3223953i bk1: 7088a 3219609i bk2: 6916a 3224841i bk3: 6912a 3222538i bk4: 6784a 3226847i bk5: 6784a 3222771i bk6: 6784a 3228596i bk7: 6784a 3225911i bk8: 6784a 3230647i bk9: 6788a 3225776i bk10: 6740a 3222192i bk11: 6736a 3221304i bk12: 6668a 3227873i bk13: 6668a 3224460i bk14: 7032a 3219995i bk15: 7024a 3217936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146475 n_act=5836 n_pre=5820 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1038
n_activity=439334 dram_eff=0.7868
bk0: 7084a 3223092i bk1: 7084a 3219137i bk2: 6916a 3224135i bk3: 6916a 3222657i bk4: 6784a 3227249i bk5: 6784a 3223564i bk6: 6784a 3230348i bk7: 6788a 3225722i bk8: 6784a 3227434i bk9: 6784a 3224734i bk10: 6740a 3223302i bk11: 6740a 3222157i bk12: 6672a 3226194i bk13: 6668a 3224538i bk14: 7024a 3222710i bk15: 7024a 3221172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146563 n_act=5827 n_pre=5811 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1037
n_activity=439248 dram_eff=0.7866
bk0: 7088a 3223515i bk1: 7084a 3221694i bk2: 6900a 3225502i bk3: 6896a 3222187i bk4: 6784a 3226804i bk5: 6784a 3223604i bk6: 6784a 3228884i bk7: 6788a 3225194i bk8: 6784a 3229079i bk9: 6784a 3226675i bk10: 6736a 3223566i bk11: 6736a 3221660i bk12: 6668a 3228465i bk13: 6668a 3225306i bk14: 7024a 3222158i bk15: 7032a 3217890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146459 n_act=5855 n_pre=5839 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1038
n_activity=439711 dram_eff=0.786
bk0: 7084a 3222546i bk1: 7084a 3221761i bk2: 6896a 3224174i bk3: 6900a 3221999i bk4: 6784a 3227133i bk5: 6784a 3222303i bk6: 6784a 3229082i bk7: 6784a 3225591i bk8: 6784a 3227883i bk9: 6784a 3225666i bk10: 6736a 3223483i bk11: 6740a 3222332i bk12: 6672a 3227825i bk13: 6668a 3224557i bk14: 7048a 3222773i bk15: 7044a 3220048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146472 n_act=5830 n_pre=5814 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1038
n_activity=439605 dram_eff=0.7864
bk0: 7088a 3222303i bk1: 7084a 3219886i bk2: 6900a 3225687i bk3: 6896a 3222533i bk4: 6784a 3226819i bk5: 6784a 3223492i bk6: 6784a 3228466i bk7: 6788a 3225825i bk8: 6784a 3228304i bk9: 6784a 3225175i bk10: 6744a 3224642i bk11: 6736a 3221392i bk12: 6672a 3226383i bk13: 6668a 3223046i bk14: 7048a 3221957i bk15: 7052a 3219785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146375 n_act=5857 n_pre=5841 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1038
n_activity=439886 dram_eff=0.786
bk0: 7080a 3223837i bk1: 7084a 3220285i bk2: 6900a 3224081i bk3: 6896a 3222333i bk4: 6792a 3227196i bk5: 6792a 3222716i bk6: 6784a 3228566i bk7: 6788a 3225460i bk8: 6784a 3227892i bk9: 6784a 3225133i bk10: 6740a 3224092i bk11: 6736a 3220871i bk12: 6672a 3227849i bk13: 6668a 3224153i bk14: 7056a 3222001i bk15: 7056a 3217764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146428 n_act=5859 n_pre=5843 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1038
n_activity=439858 dram_eff=0.7858
bk0: 7084a 3222792i bk1: 7088a 3221285i bk2: 6900a 3224838i bk3: 6904a 3220967i bk4: 6784a 3228237i bk5: 6784a 3224841i bk6: 6784a 3226831i bk7: 6792a 3224783i bk8: 6784a 3227416i bk9: 6784a 3225702i bk10: 6736a 3222384i bk11: 6736a 3221187i bk12: 6672a 3225980i bk13: 6668a 3223928i bk14: 7044a 3222256i bk15: 7044a 3219043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146380 n_act=5843 n_pre=5827 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1038
n_activity=439222 dram_eff=0.7873
bk0: 7084a 3221423i bk1: 7084a 3220039i bk2: 6896a 3225956i bk3: 6904a 3222922i bk4: 6784a 3227416i bk5: 6788a 3223799i bk6: 6784a 3228557i bk7: 6784a 3225202i bk8: 6788a 3228750i bk9: 6784a 3225925i bk10: 6736a 3222539i bk11: 6736a 3221766i bk12: 6688a 3225879i bk13: 6688a 3223327i bk14: 7040a 3222371i bk15: 7044a 3219432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146367 n_act=5844 n_pre=5828 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1038
n_activity=439517 dram_eff=0.7869
bk0: 7080a 3220813i bk1: 7080a 3219618i bk2: 6900a 3223324i bk3: 6896a 3221583i bk4: 6784a 3227886i bk5: 6784a 3224043i bk6: 6792a 3228809i bk7: 6784a 3227142i bk8: 6788a 3227417i bk9: 6784a 3225304i bk10: 6736a 3223126i bk11: 6740a 3220372i bk12: 6688a 3227085i bk13: 6700a 3224515i bk14: 7044a 3222174i bk15: 7044a 3218967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146258 n_act=5930 n_pre=5914 n_req=53555 n_rd=109608 n_write=63248 bw_util=0.1038
n_activity=439352 dram_eff=0.7869
bk0: 7088a 3223023i bk1: 7080a 3221976i bk2: 6896a 3226369i bk3: 6896a 3223420i bk4: 6784a 3229008i bk5: 6784a 3225508i bk6: 6788a 3226193i bk7: 6784a 3224225i bk8: 6784a 3227766i bk9: 6784a 3225180i bk10: 6740a 3224260i bk11: 6736a 3220752i bk12: 6688a 3227899i bk13: 6688a 3225032i bk14: 7048a 3222870i bk15: 7040a 3220170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24279, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24246, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24221, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24242, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24239, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24233, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24226, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24245, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24276, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24251, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24261, Reservation_fails = 173
L2_cache_bank[12]: Access = 47668, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24264, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24255, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24236, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24259, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13704, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 137
L2_total_cache_accesses = 1049038
L2_total_cache_misses = 301379
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 533440
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 412128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2098682
icnt_total_pkts_simt_to_mem=1770010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88943
	minimum = 6
	maximum = 32
Network latency average = 8.8021
	minimum = 6
	maximum = 32
Slowest packet = 1966946
Flit latency average = 8.86975
	minimum = 6
	maximum = 32
Slowest flit = 3671886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Accepted packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Injected flit rate average = 0.00695848
	minimum = 0.00412282 (at node 4)
	maximum = 0.0105791 (at node 40)
Accepted flit rate average= 0.00695848
	minimum = 0.00525685 (at node 32)
	maximum = 0.00837811 (at node 0)
Injected packet length average = 1.50024
Accepted packet length average = 1.50024
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9075 (8 samples)
	minimum = 6 (8 samples)
	maximum = 153.375 (8 samples)
Network latency average = 10.5869 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.25 (8 samples)
Flit latency average = 10.765 (8 samples)
	minimum = 6 (8 samples)
	maximum = 145.5 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Accepted packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Injected flit rate average = 0.0811659 (8 samples)
	minimum = 0.0585731 (8 samples)
	maximum = 0.109774 (8 samples)
Accepted flit rate average = 0.0811659 (8 samples)
	minimum = 0.0746155 (8 samples)
	maximum = 0.0868045 (8 samples)
Injected packet size average = 1.92261 (8 samples)
Accepted packet size average = 1.92261 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 13 sec (2173 sec)
gpgpu_simulation_rate = 82998 (inst/sec)
gpgpu_simulation_rate = 1699 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41989
gpu_sim_insn = 23068752
gpu_ipc =     549.3999
gpu_tot_sim_cycle = 3956778
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      51.4117
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55123
partiton_reqs_in_parallel = 923719
partiton_reqs_in_parallel_total    = 39121868
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.1208
partiton_reqs_in_parallel_util = 923719
partiton_reqs_in_parallel_util_total    = 39121868
gpu_sim_cycle_parition_util = 41989
gpu_tot_sim_cycle_parition_util    = 1793159
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.8214
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049038
L2_BW  =     443.8859 GB/Sec
L2_BW_total  =      29.8400 GB/Sec
gpu_total_sim_rate=85580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268729
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17504, 17138, 17246, 17189, 17361, 17184, 17303, 16980, 17132, 17059, 17185, 16878, 17190, 16831, 17146, 16770, 17144, 16779, 17044, 16591, 17188, 16770, 17048, 16596, 16913, 16633, 16982, 16520, 16934, 16571, 16907, 16537, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:989739	W0_Idle:83134404	W0_Scoreboard:6804774	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 526 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3956777 
mrq_lat_table:177276 	9895 	15564 	30392 	58592 	88189 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	683866 	410848 	132635 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	971763 	103625 	12195 	4922 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	540570 	233241 	12789 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	571 	57 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.593302  9.920792  8.201258  8.401287  8.344978  8.681818  9.780051  9.929871  8.212766  8.567628  7.716567  8.050000  9.314496  9.788114  7.745136  7.918489 
dram[1]:  9.687652  9.908642  7.889113  8.343284  8.554810  8.752860  9.540000 10.108465  8.267666  8.490109  7.863266  8.090336  9.350617  9.660714  7.454206  7.966000 
dram[2]:  9.632212  9.666667  7.955285  8.504348  8.472283  8.712329  9.700507  9.774936  8.363636  8.542035  7.843177  7.962810  9.062201  9.663265  7.705426  7.962000 
dram[3]:  9.502370  9.864532  7.790419  8.057851  8.488889  8.799540  9.769821  9.847939  8.043750  8.520971  8.064989  8.579064  9.304668  9.685422  7.730097  7.827112 
dram[4]:  9.655421 10.338501  7.843059  8.080746  8.627540  8.671202  9.185096  9.752551  8.136842  8.471491  8.062893  8.355748  9.021428  9.563131  7.587452  7.791016 
dram[5]:  9.515439 10.116161  7.718812  8.158996  8.455752  8.964788  9.624685  9.855670  8.245727  8.511013  8.025000  8.408297  9.241464  9.611675  7.571157  7.687861 
dram[6]:  9.680387  9.874384  7.851107  8.191176  8.470066  8.726027  9.511222  9.906735  8.167019  8.411765  7.847250  8.283871  9.171913  9.660714  7.489681  7.649426 
dram[7]:  9.685990 10.072865  7.835341  7.997951  8.515625  8.925234  9.406404  9.792308  8.094339  8.339093  7.950413  8.025000  9.264059  9.685422  7.487805  7.769980 
dram[8]:  9.366822  9.735436  7.896761  8.464209  8.734553  9.148325  9.195181  9.762148  8.016632  8.469298  7.883197  8.340564  9.228155  9.500000  7.553030  7.671154 
dram[9]:  9.572792 10.118687  7.696252  8.146138  8.703873  9.016509  9.639798 10.039474  7.838057  8.199153  8.103158  8.180467  9.359606  9.305623  7.730620  7.802348 
dram[10]:  9.401408 10.203563  7.914807  8.278131  8.543624  8.761468  9.028369  9.744898  7.776660  8.070981  7.991701  8.092437  9.156627  9.718670  7.485929  7.928430 
average row locality = 683001/79105 = 8.634107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2057      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2064      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1755      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316085
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1050       654       664      1328      1339      1143      1159       708       720      1049      1049       975       981       704       718
dram[1]:       1059      1073       660       668      1334      1328      1151      1155       713       707      1072      1071       965       973       710       719
dram[2]:       1055      1066       655       663      1297      1305      1213      1218       702       708      1053      1058      1061      1067       709       714
dram[3]:       1058      1060       654       673      1287      1292      1215      1185       711       715      1056      1063      1054      1062       711       721
dram[4]:       1060      1065       664       662      1379      1381      1182      1187       712       708      1060      1061      1025       933       732       728
dram[5]:       1059      1060       657       665      1375      1381      1180      1190       710       716       999       998       925       931       724       729
dram[6]:       1055      1061       661       663      1394      1389      1182      1188       707       710       990       994       924       928       722       731
dram[7]:       1075      1079       658       664      1385      1387      1263      1269       709       708       995       984       922       934       726       720
dram[8]:       1065      1008       678       688      1375      1387      1238      1249       701       703       971       972       955       959       692       700
dram[9]:       1005      1011       682       690      1378      1387      1185      1129       722       725       975       975       959       960       717       722
dram[10]:       1009      1005       679       651      1336      1341      1119      1124       717       718      1050      1055       954       962       712       716
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187461 n_act=7153 n_pre=7137 n_req=62131 n_rd=133452 n_write=73721 bw_util=0.1215
n_activity=515196 dram_eff=0.8042
bk0: 8624a 3283823i bk1: 8620a 3280954i bk2: 8416a 3285796i bk3: 8420a 3280575i bk4: 8260a 3286642i bk5: 8260a 3283551i bk6: 8256a 3290500i bk7: 8256a 3287296i bk8: 8256a 3290630i bk9: 8256a 3288258i bk10: 8228a 3283527i bk11: 8224a 3280427i bk12: 8148a 3286693i bk13: 8144a 3284046i bk14: 8540a 3283921i bk15: 8544a 3280020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187574 n_act=7165 n_pre=7149 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1215
n_activity=515338 dram_eff=0.8035
bk0: 8616a 3284671i bk1: 8624a 3279521i bk2: 8420a 3285889i bk3: 8416a 3282660i bk4: 8256a 3289258i bk5: 8256a 3283715i bk6: 8256a 3290504i bk7: 8256a 3287217i bk8: 8256a 3292857i bk9: 8260a 3288049i bk10: 8212a 3282812i bk11: 8208a 3281092i bk12: 8140a 3288556i bk13: 8140a 3284041i bk14: 8548a 3280376i bk15: 8540a 3277932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187547 n_act=7171 n_pre=7155 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1215
n_activity=515130 dram_eff=0.8039
bk0: 8620a 3284689i bk1: 8620a 3279932i bk2: 8420a 3284630i bk3: 8416a 3282387i bk4: 8256a 3288778i bk5: 8256a 3284045i bk6: 8256a 3293362i bk7: 8260a 3287687i bk8: 8256a 3290169i bk9: 8256a 3287342i bk10: 8212a 3283546i bk11: 8212a 3282501i bk12: 8144a 3286892i bk13: 8140a 3284137i bk14: 8540a 3283959i bk15: 8540a 3281489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187673 n_act=7157 n_pre=7141 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1214
n_activity=514960 dram_eff=0.8038
bk0: 8624a 3283871i bk1: 8620a 3281940i bk2: 8400a 3286214i bk3: 8396a 3282152i bk4: 8256a 3288731i bk5: 8256a 3284095i bk6: 8256a 3291165i bk7: 8256a 3286292i bk8: 8256a 3291985i bk9: 8256a 3288947i bk10: 8208a 3284095i bk11: 8208a 3281968i bk12: 8140a 3289231i bk13: 8140a 3285302i bk14: 8540a 3281496i bk15: 8548a 3277246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187517 n_act=7197 n_pre=7181 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1215
n_activity=515666 dram_eff=0.803
bk0: 8620a 3283619i bk1: 8620a 3282086i bk2: 8396a 3285073i bk3: 8400a 3281310i bk4: 8256a 3288266i bk5: 8256a 3282549i bk6: 8256a 3291563i bk7: 8256a 3287851i bk8: 8256a 3289964i bk9: 8256a 3287554i bk10: 8208a 3283702i bk11: 8212a 3282428i bk12: 8144a 3287482i bk13: 8140a 3283649i bk14: 8568a 3283431i bk15: 8564a 3279178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187560 n_act=7173 n_pre=7157 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1215
n_activity=515591 dram_eff=0.8031
bk0: 8624a 3283352i bk1: 8620a 3280310i bk2: 8400a 3285874i bk3: 8396a 3282655i bk4: 8256a 3288435i bk5: 8256a 3284357i bk6: 8256a 3291495i bk7: 8260a 3287871i bk8: 8256a 3291152i bk9: 8256a 3287310i bk10: 8216a 3284665i bk11: 8208a 3280895i bk12: 8140a 3286622i bk13: 8140a 3282631i bk14: 8568a 3282769i bk15: 8568a 3279540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187427 n_act=7216 n_pre=7200 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1215
n_activity=515589 dram_eff=0.8033
bk0: 8616a 3284798i bk1: 8620a 3280377i bk2: 8400a 3285319i bk3: 8396a 3282392i bk4: 8264a 3289116i bk5: 8260a 3283828i bk6: 8256a 3290143i bk7: 8260a 3286763i bk8: 8256a 3290683i bk9: 8256a 3287052i bk10: 8212a 3283643i bk11: 8208a 3280127i bk12: 8144a 3288178i bk13: 8140a 3284296i bk14: 8576a 3281975i bk15: 8576a 3276690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187462 n_act=7220 n_pre=7204 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1215
n_activity=515672 dram_eff=0.803
bk0: 8620a 3283593i bk1: 8624a 3281314i bk2: 8400a 3285258i bk3: 8408a 3279977i bk4: 8256a 3290137i bk5: 8256a 3286150i bk6: 8256a 3288626i bk7: 8260a 3285786i bk8: 8256a 3290337i bk9: 8256a 3287605i bk10: 8208a 3282984i bk11: 8208a 3281004i bk12: 8144a 3286451i bk13: 8140a 3283790i bk14: 8568a 3281462i bk15: 8564a 3277912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187419 n_act=7202 n_pre=7186 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.1215
n_activity=515006 dram_eff=0.8043
bk0: 8620a 3281688i bk1: 8620a 3279747i bk2: 8396a 3287169i bk3: 8404a 3283831i bk4: 8256a 3289551i bk5: 8260a 3284623i bk6: 8256a 3291132i bk7: 8256a 3286642i bk8: 8260a 3290914i bk9: 8256a 3288137i bk10: 8212a 3282294i bk11: 8208a 3281389i bk12: 8160a 3287316i bk13: 8160a 3283504i bk14: 8560a 3283277i bk15: 8564a 3278986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187392 n_act=7195 n_pre=7179 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.1215
n_activity=515500 dram_eff=0.8037
bk0: 8616a 3280858i bk1: 8616a 3279364i bk2: 8400a 3283252i bk3: 8396a 3281510i bk4: 8256a 3289115i bk5: 8256a 3284680i bk6: 8268a 3290687i bk7: 8256a 3287612i bk8: 8264a 3289530i bk9: 8260a 3287064i bk10: 8208a 3283234i bk11: 8212a 3279428i bk12: 8160a 3287986i bk13: 8172a 3283592i bk14: 8564a 3282821i bk15: 8564a 3278740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187362 n_act=7257 n_pre=7241 n_req=62107 n_rd=133436 n_write=73628 bw_util=0.1215
n_activity=515255 dram_eff=0.8037
bk0: 8624a 3283579i bk1: 8616a 3281882i bk2: 8396a 3287030i bk3: 8396a 3283799i bk4: 8256a 3291081i bk5: 8256a 3285987i bk6: 8256a 3288251i bk7: 8256a 3286471i bk8: 8256a 3289746i bk9: 8256a 3287047i bk10: 8212a 3283922i bk11: 8208a 3280251i bk12: 8160a 3288714i bk13: 8160a 3285172i bk14: 8568a 3283679i bk15: 8560a 3280506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27258, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27224, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27200, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27221, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27217, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27203, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27224, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27255, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27229, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27239, Reservation_fails = 173
L2_cache_bank[12]: Access = 56604, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27182, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27242, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27231, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27233, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27215, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27235, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27238, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27231, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27234, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27235, Reservation_fails = 137
L2_total_cache_accesses = 1245678
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 598968
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 477656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=2557466
icnt_total_pkts_simt_to_mem=2097754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7721
	minimum = 6
	maximum = 76
Network latency average = 10.0067
	minimum = 6
	maximum = 66
Slowest packet = 2098308
Flit latency average = 9.1413
	minimum = 6
	maximum = 66
Slowest flit = 3879880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Accepted packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Injected flit rate average = 0.187322
	minimum = 0.138849 (at node 6)
	maximum = 0.24838 (at node 29)
Accepted flit rate average= 0.187322
	minimum = 0.177313 (at node 34)
	maximum = 0.195996 (at node 21)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7814 (9 samples)
	minimum = 6 (9 samples)
	maximum = 144.778 (9 samples)
Network latency average = 10.5224 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.333 (9 samples)
Flit latency average = 10.5846 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.667 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Accepted packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Injected flit rate average = 0.092961 (9 samples)
	minimum = 0.0674926 (9 samples)
	maximum = 0.125174 (9 samples)
Accepted flit rate average = 0.092961 (9 samples)
	minimum = 0.0860263 (9 samples)
	maximum = 0.098937 (9 samples)
Injected packet size average = 1.93939 (9 samples)
Accepted packet size average = 1.93939 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 37 sec (2377 sec)
gpgpu_simulation_rate = 85580 (inst/sec)
gpgpu_simulation_rate = 1664 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 517738
gpu_sim_insn = 20972336
gpu_ipc =      40.5076
gpu_tot_sim_cycle = 4696666
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      47.7779
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55316
partiton_reqs_in_parallel = 11390236
partiton_reqs_in_parallel_total    = 40045587
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9516
partiton_reqs_in_parallel_util = 11390236
partiton_reqs_in_parallel_util_total    = 40045587
gpu_sim_cycle_parition_util = 517738
gpu_tot_sim_cycle_parition_util    = 1835148
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8607
partiton_replys_in_parallel = 65750
partiton_replys_in_parallel_total    = 1245678
L2_BW  =      12.0371 GB/Sec
L2_BW_total  =      26.4661 GB/Sec
gpu_total_sim_rate=78901

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19367, 18932, 19109, 18983, 19201, 18955, 19120, 18705, 18949, 18784, 18933, 18557, 18938, 18487, 18848, 18380, 18846, 18366, 18700, 18178, 18844, 18357, 18681, 18183, 18500, 18220, 18592, 18107, 18544, 18158, 18494, 18101, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1141830	W0_Idle:109803682	W0_Scoreboard:7730379	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 511 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4673296 
mrq_lat_table:187422 	10134 	15661 	30553 	60457 	88221 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740942 	419476 	132635 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1035246 	105827 	12200 	4922 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	590985 	248530 	12813 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	15 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	670 	64 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  9.430555  9.700000  7.829077  8.004016  7.942974  8.180293  9.858586  9.931297  7.710372  8.063395  7.290741  7.638835  9.049412  9.467980  7.381387  7.524164 
dram[1]:  9.564706  9.645391  7.576046  7.895050  8.000000  8.257928  9.619753 10.132467  7.773176  8.046939  7.484733  7.703340  9.125891  9.350365  7.121265  7.557836 
dram[2]:  9.467442  9.544600  7.567362  8.064777  7.993853  8.204210  9.779449  9.735661  7.874251  7.993915  7.429924  7.560694  8.854838  9.272289  7.322464  7.578652 
dram[3]:  9.344037  9.651659  7.416045  7.642308  7.991803  8.262712  9.848485  9.903553  7.593449  7.975708  7.691552  8.149688  9.044706  9.439803  7.367942  7.443015 
dram[4]:  9.494172 10.187970  7.478343  7.677606  8.163180  8.169456  9.266033  9.760000  7.705078  7.965657  7.689588  7.937247  8.816514  9.260241  7.241071  7.378182 
dram[5]:  9.399538  9.931707  7.340111  7.761719  7.914807  8.384946  9.634568  9.861111  7.753937  7.935614  7.656250  7.935223  9.007026  9.370731  7.218861  7.323105 
dram[6]:  9.385681  9.651659  7.485876  7.716505  7.959184  8.180293  9.544118  9.984654  7.761811  7.899800  7.497132  7.983707  8.958042  9.416667  7.144366  7.296762 
dram[7]:  9.498835  9.934146  7.443820  7.585878  8.051653  8.425486  9.440678  9.848485  7.595376  7.834990  7.605825  7.701375  8.983644  9.352798  7.133568  7.392336 
dram[8]:  9.198646  9.481396  7.526515  8.002012  8.189075  8.620309  9.256532  9.840909  7.540230  8.046939  7.528846  7.891129  8.972093  9.180952  7.198934  7.315885 
dram[9]:  9.437500  9.907542  7.320442  7.733463  8.264831  8.450216  9.618227  9.989743  7.304991  7.669903  7.725838  7.795228  9.137441  8.986047  7.372727  7.455883 
dram[10]:  9.247727  9.987745  7.516068  7.834320  8.122916  8.229958  9.109813  9.823678  7.278598  7.575816  7.641325  7.716536  8.905312  9.430318  7.128295  7.521336 
average row locality = 695541/83919 = 8.288242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2103      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2112      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1827      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1787      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320349
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1044      1062       665       675      1324      1337      1142      1163       717       729      1051      1053       980       986       715       729
dram[1]:       1064      1083       671       681      1330      1324      1150      1154       722       716      1075      1074       970       980       721       732
dram[2]:       1060      1071       666       673      1293      1301      1211      1218       710       717      1064      1061      1064      1074       722       725
dram[3]:       1063      1074       664       685      1284      1291      1212      1183       720       724      1060      1066      1058      1066       722       731
dram[4]:       1065      1070       674       672      1374      1375      1181      1186       721       716      1063      1066      1029       940       743       739
dram[5]:       1064      1065       667       675      1370      1375      1186      1188       718       724      1003      1002       930       936       735       743
dram[6]:       1068      1066       672       676      1389      1384      1181      1187       716       719       994       999       929       933       733       741
dram[7]:       1080      1084       669       675      1379      1382      1260      1268       721       717       999       988       929       941       736       731
dram[8]:       1070      1014       688       743      1372      1384      1235      1246       710       712       976       976       960       964       703       711
dram[9]:       1010      1017       692       700      1372      1384      1185      1129       730       734       980       980       965       965       727       734
dram[10]:       1015      1014       689       662      1331      1336      1119      1125       726       727      1053      1058       960       967       723       727
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143415 n_act=7589 n_pre=7573 n_req=63265 n_rd=136452 n_write=75257 bw_util=0.09689
n_activity=537033 dram_eff=0.7884
bk0: 8816a 4244061i bk1: 8816a 4241184i bk2: 8612a 4245462i bk3: 8608a 4240376i bk4: 8448a 4246253i bk5: 8464a 4242963i bk6: 8448a 4250456i bk7: 8452a 4247030i bk8: 8448a 4250000i bk9: 8448a 4247595i bk10: 8412a 4243147i bk11: 8408a 4240072i bk12: 8304a 4246906i bk13: 8300a 4244246i bk14: 8732a 4243823i bk15: 8736a 4239864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143512 n_act=7597 n_pre=7581 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.09683
n_activity=537154 dram_eff=0.7878
bk0: 8808a 4244944i bk1: 8828a 4239601i bk2: 8612a 4245680i bk3: 8616a 4242294i bk4: 8448a 4248580i bk5: 8452a 4243000i bk6: 8448a 4250424i bk7: 8448a 4247125i bk8: 8448a 4252328i bk9: 8452a 4247373i bk10: 8392a 4242488i bk11: 8392a 4240738i bk12: 8296a 4248916i bk13: 8300a 4244290i bk14: 8740a 4240326i bk15: 8740a 4237580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143431 n_act=7616 n_pre=7600 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.09685
n_activity=537656 dram_eff=0.7873
bk0: 8812a 4244916i bk1: 8812a 4240113i bk2: 8616a 4244283i bk3: 8608a 4242030i bk4: 8448a 4248213i bk5: 8452a 4243394i bk6: 8448a 4253361i bk7: 8460a 4247480i bk8: 8452a 4249732i bk9: 8448a 4246688i bk10: 8400a 4243196i bk11: 8396a 4242125i bk12: 8300a 4247172i bk13: 8308a 4244209i bk14: 8736a 4243835i bk15: 8732a 4241285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143617 n_act=7592 n_pre=7576 n_req=63194 n_rd=136360 n_write=75141 bw_util=0.09679
n_activity=537068 dram_eff=0.7876
bk0: 8816a 4244097i bk1: 8820a 4241972i bk2: 8592a 4245894i bk3: 8592a 4241794i bk4: 8448a 4248191i bk5: 8452a 4243466i bk6: 8448a 4251054i bk7: 8452a 4246135i bk8: 8448a 4251450i bk9: 8448a 4248400i bk10: 8388a 4243813i bk11: 8388a 4241734i bk12: 8300a 4249441i bk13: 8296a 4245529i bk14: 8732a 4241456i bk15: 8740a 4237050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143463 n_act=7625 n_pre=7609 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.09683
n_activity=537114 dram_eff=0.7879
bk0: 8820a 4243825i bk1: 8812a 4242346i bk2: 8588a 4244859i bk3: 8596a 4240908i bk4: 8448a 4247710i bk5: 8452a 4241814i bk6: 8448a 4251480i bk7: 8452a 4247756i bk8: 8448a 4249456i bk9: 8448a 4246864i bk10: 8388a 4243434i bk11: 8396a 4242078i bk12: 8300a 4247790i bk13: 8300a 4243930i bk14: 8760a 4243389i bk15: 8764a 4238773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143462 n_act=7619 n_pre=7603 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.09684
n_activity=537637 dram_eff=0.7872
bk0: 8816a 4243666i bk1: 8816a 4240439i bk2: 8592a 4245634i bk3: 8592a 4242332i bk4: 8448a 4247796i bk5: 8448a 4243631i bk6: 8452a 4251377i bk7: 8456a 4247729i bk8: 8448a 4250515i bk9: 8448a 4246580i bk10: 8396a 4244378i bk11: 8388a 4240550i bk12: 8300a 4246902i bk13: 8296a 4242949i bk14: 8764a 4242623i bk15: 8764a 4239266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143383 n_act=7649 n_pre=7633 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.09685
n_activity=537538 dram_eff=0.7874
bk0: 8816a 4244990i bk1: 8812a 4240512i bk2: 8592a 4245029i bk3: 8596a 4241953i bk4: 8456a 4248495i bk5: 8452a 4243185i bk6: 8448a 4249963i bk7: 8452a 4246624i bk8: 8448a 4250143i bk9: 8452a 4246419i bk10: 8392a 4243435i bk11: 8388a 4239976i bk12: 8300a 4248429i bk13: 8296a 4244486i bk14: 8772a 4241893i bk15: 8768a 4236473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143386 n_act=7655 n_pre=7639 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.09684
n_activity=537948 dram_eff=0.7867
bk0: 8812a 4243853i bk1: 8816a 4241579i bk2: 8592a 4244991i bk3: 8596a 4239645i bk4: 8452a 4249605i bk5: 8452a 4245489i bk6: 8448a 4248479i bk7: 8456a 4245709i bk8: 8452a 4249709i bk9: 8448a 4246881i bk10: 8392a 4242765i bk11: 8388a 4240794i bk12: 8304a 4246684i bk13: 8300a 4243942i bk14: 8768a 4241260i bk15: 8756a 4237736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143339 n_act=7639 n_pre=7623 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.09687
n_activity=537056 dram_eff=0.7883
bk0: 8816a 4241865i bk1: 8820a 4239797i bk2: 8588a 4246917i bk3: 8604a 4243441i bk4: 8452a 4248895i bk5: 8456a 4244003i bk6: 8452a 4251017i bk7: 8448a 4246301i bk8: 8452a 4250366i bk9: 8452a 4247597i bk10: 8392a 4242058i bk11: 8388a 4241077i bk12: 8320a 4247559i bk13: 8320a 4243670i bk14: 8752a 4243181i bk15: 8756a 4238880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48539
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143292 n_act=7642 n_pre=7626 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.09689
n_activity=537801 dram_eff=0.7874
bk0: 8812a 4241041i bk1: 8812a 4239525i bk2: 8592a 4242996i bk3: 8588a 4241096i bk4: 8448a 4248549i bk5: 8452a 4243961i bk6: 8456a 4250549i bk7: 8452a 4247432i bk8: 8456a 4248788i bk9: 8452a 4246359i bk10: 8388a 4242995i bk11: 8392a 4239196i bk12: 8320a 4248303i bk13: 8336a 4243852i bk14: 8760a 4242788i bk15: 8764a 4238569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49793
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143288 n_act=7697 n_pre=7681 n_req=63246 n_rd=136444 n_write=75176 bw_util=0.09684
n_activity=537539 dram_eff=0.7874
bk0: 8816a 4243886i bk1: 8812a 4242164i bk2: 8592a 4246760i bk3: 8588a 4243494i bk4: 8448a 4250578i bk5: 8452a 4245365i bk6: 8448a 4248226i bk7: 8448a 4246349i bk8: 8448a 4249054i bk9: 8452a 4246395i bk10: 8392a 4243704i bk11: 8388a 4239944i bk12: 8320a 4248953i bk13: 8320a 4245339i bk14: 8764a 4243492i bk15: 8756a 4240275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29854, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29825, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29795, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29804, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29807, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29805, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29824, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29850, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 173
L2_cache_bank[12]: Access = 59590, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29780, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29833, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29815, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29836, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29822, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29835, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 137
L2_total_cache_accesses = 1311428
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 656129
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 534817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2688968
icnt_total_pkts_simt_to_mem=2163552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02743
	minimum = 6
	maximum = 44
Network latency average = 8.9134
	minimum = 6
	maximum = 44
Slowest packet = 2575423
Flit latency average = 8.95953
	minimum = 6
	maximum = 44
Slowest flit = 4781067
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Accepted packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Injected flit rate average = 0.00381082
	minimum = 0.00225501 (at node 11)
	maximum = 0.00579734 (at node 29)
Accepted flit rate average= 0.00381082
	minimum = 0.00287405 (at node 30)
	maximum = 0.00458244 (at node 26)
Injected packet length average = 1.50038
Accepted packet length average = 1.50038
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.506 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.7 (10 samples)
Network latency average = 10.3615 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128 (10 samples)
Flit latency average = 10.4221 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.4 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Accepted packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Injected flit rate average = 0.084046 (10 samples)
	minimum = 0.0609689 (10 samples)
	maximum = 0.113237 (10 samples)
Accepted flit rate average = 0.084046 (10 samples)
	minimum = 0.0777111 (10 samples)
	maximum = 0.0895015 (10 samples)
Injected packet size average = 1.93682 (10 samples)
Accepted packet size average = 1.93682 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 24 sec (2844 sec)
gpgpu_simulation_rate = 78901 (inst/sec)
gpgpu_simulation_rate = 1651 (cycle/sec)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41952
gpu_sim_insn = 23068832
gpu_ipc =     549.8864
gpu_tot_sim_cycle = 4960768
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      49.8846
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 70848
partiton_reqs_in_parallel = 922881
partiton_reqs_in_parallel_total    = 51435823
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      10.5546
partiton_reqs_in_parallel_util = 922881
partiton_reqs_in_parallel_util_total    = 51435823
gpu_sim_cycle_parition_util = 41952
gpu_tot_sim_cycle_parition_util    = 2352886
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8632
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311428
L2_BW  =     444.3497 GB/Sec
L2_BW_total  =      28.8148 GB/Sec
gpu_total_sim_rate=81109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21365, 20903, 21080, 20954, 21172, 20926, 21118, 20703, 20974, 20755, 20904, 20528, 20909, 20458, 20846, 20324, 20844, 20337, 20671, 20122, 20815, 20301, 20625, 20154, 20471, 20164, 20563, 20051, 20488, 20129, 20438, 20072, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191938	W0_Idle:109812234	W0_Scoreboard:8774135	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 476 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4960767 
mrq_lat_table:215095 	11933 	18672 	36094 	70152 	104157 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846536 	510021 	133168 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1208125 	128812 	13005 	4925 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	672242 	294736 	16422 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65615 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	743 	75 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  8.980620  9.142012  7.520799  7.771478  7.798586  7.899821  9.257862  9.244770  7.614335  7.809441  7.053628  7.425249  8.745020  8.898581  7.142857  7.248819 
dram[1]:  9.001945  9.298597  7.260032  7.656514  7.928187  8.211896  9.014315  9.389361  7.551608  7.862676  7.144231  7.440734  8.772000  8.934827  6.948718  7.286392 
dram[2]:  9.011673  9.178572  7.148499  7.779690  7.922801  8.076923  9.176715  9.071869  7.700000  7.831579  7.132800  7.337171  8.601961  8.884615  7.038285  7.281646 
dram[3]:  8.718045  9.048828  7.237560  7.400657  7.850534  8.052919  9.136646  9.275210  7.306056  7.668385  7.494949  7.846831  8.622789  8.882591  7.120743  7.237422 
dram[4]:  9.033138  9.675733  7.241158  7.491694  8.012704  7.946043  8.688976  9.202084  7.532884  7.902655  7.252443  7.568760  8.438461  8.809237  6.996965  7.148837 
dram[5]:  8.955513  9.231075  7.051643  7.587542  7.743860  8.260300  8.935223  9.298947  7.586735  7.688468  7.168810  7.648370  8.589041  9.024692  6.932331  7.126739 
dram[6]:  9.031250  9.303213  7.181529  7.522538  7.864528  8.012704  8.973523  9.336152  7.632479  7.765217  7.101911  7.684483  8.568359  8.878543  6.926426  7.075153 
dram[7]:  9.033138  9.513347  7.235955  7.275806  7.915619  8.233209  8.704142  9.006123  7.452421  7.708117  7.267537  7.379139  8.489362  8.791583  6.847181  7.056662 
dram[8]:  8.633147  9.076321  7.292880  7.683135  8.018182  8.445507  8.643137  9.223849  7.284314  7.860916  7.288053  7.634648  8.498070  8.802000  6.848440  7.079877 
dram[9]:  8.969052  9.511293  7.089622  7.565436  8.027273  8.132597  8.891348  9.202505  7.184591  7.531987  7.423333  7.594549  8.527132  8.334594  7.042748  7.180686 
dram[10]:  8.850861  9.497951  7.284329  7.533445  7.880357  7.967509  8.500963  9.134576  7.265041  7.550676  7.391376  7.396351  8.445297  8.770916  6.913043  7.259842 
average row locality = 789686/99103 = 7.968336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2471      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2480      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1932      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348948
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        978       996       645       656      1228      1241      1067      1087       691       704       985       987       919       926       688       702
dram[1]:        995      1014       650       659      1234      1231      1075      1080       695       691      1005      1005       910       921       693       705
dram[2]:        992      1001       645       654      1202      1211      1128      1136       685       693       996       994       993      1002       694       698
dram[3]:        993      1005       644       664      1193      1201      1130      1105       693       700       992       998       987       995       694       703
dram[4]:        996      1001       654       653      1272      1275      1102      1108       696       691       994       998       962       885       713       711
dram[5]:        994       996       646       655      1270      1275      1107      1110       692       698       943       942       875       881       707       713
dram[6]:        999       999       651       657      1286      1282      1102      1109       691       694       935       940       874       879       706       715
dram[7]:       1009      1013       649       655      1277      1281      1171      1179       694       691       938       930       874       887       708       703
dram[8]:       1000       953       665       715      1271      1283      1150      1160       685       689       918       920       902       906       679       686
dram[9]:        947       955       669       676      1272      1283      1105      1057       703       707       921       922       906       908       698       706
dram[10]:        952       953       666       644      1235      1241      1048      1054       699       702       986       992       901       909       694       700
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184334 n_act=8955 n_pre=8939 n_req=71828 n_rd=160284 n_write=85671 bw_util=0.1106
n_activity=613111 dram_eff=0.8023
bk0: 10352a 4304127i bk1: 10356a 4300368i bk2: 10112a 4305657i bk3: 10112a 4300171i bk4: 9920a 4307542i bk5: 9932a 4302456i bk6: 9920a 4313472i bk7: 9928a 4308739i bk8: 9920a 4312755i bk9: 9920a 4308521i bk10: 9884a 4303316i bk11: 9880a 4300097i bk12: 9776a 4307030i bk13: 9772a 4302747i bk14: 10248a 4304775i bk15: 10252a 4299886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184471 n_act=8949 n_pre=8933 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1105
n_activity=613220 dram_eff=0.8018
bk0: 10348a 4304839i bk1: 10364a 4299295i bk2: 10120a 4305701i bk3: 10120a 4301616i bk4: 9920a 4310085i bk5: 9924a 4303251i bk6: 9920a 4312874i bk7: 9920a 4308088i bk8: 9920a 4314527i bk9: 9924a 4308846i bk10: 9864a 4302124i bk11: 9864a 4300044i bk12: 9768a 4308654i bk13: 9772a 4302521i bk14: 10256a 4301962i bk15: 10252a 4297329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184393 n_act=8975 n_pre=8959 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1105
n_activity=613644 dram_eff=0.8013
bk0: 10348a 4305229i bk1: 10348a 4300731i bk2: 10120a 4303712i bk3: 10112a 4301615i bk4: 9920a 4310108i bk5: 9924a 4303645i bk6: 9920a 4316340i bk7: 9932a 4308246i bk8: 9920a 4312023i bk9: 9920a 4309003i bk10: 9872a 4302812i bk11: 9868a 4300684i bk12: 9772a 4307723i bk13: 9776a 4303530i bk14: 10252a 4304887i bk15: 10252a 4301056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184492 n_act=8985 n_pre=8969 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1105
n_activity=613070 dram_eff=0.8017
bk0: 10360a 4304083i bk1: 10360a 4301578i bk2: 10092a 4306923i bk3: 10092a 4301078i bk4: 9920a 4309171i bk5: 9924a 4303165i bk6: 9920a 4313671i bk7: 9924a 4307674i bk8: 9920a 4314109i bk9: 9920a 4309792i bk10: 9860a 4304237i bk11: 9860a 4300898i bk12: 9772a 4309060i bk13: 9772a 4303966i bk14: 10248a 4301801i bk15: 10256a 4296460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184406 n_act=8993 n_pre=8977 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1105
n_activity=613018 dram_eff=0.802
bk0: 10356a 4304853i bk1: 10348a 4302909i bk2: 10088a 4305446i bk3: 10096a 4300038i bk4: 9920a 4309893i bk5: 9920a 4302141i bk6: 9920a 4313634i bk7: 9924a 4308891i bk8: 9920a 4311504i bk9: 9920a 4309172i bk10: 9864a 4303145i bk11: 9868a 4301964i bk12: 9772a 4308625i bk13: 9772a 4303519i bk14: 10280a 4303558i bk15: 10284a 4298048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184373 n_act=9008 n_pre=8992 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1105
n_activity=613774 dram_eff=0.801
bk0: 10352a 4304868i bk1: 10356a 4300651i bk2: 10096a 4305859i bk3: 10088a 4302715i bk4: 9920a 4309246i bk5: 9920a 4304873i bk6: 9924a 4314165i bk7: 9928a 4309739i bk8: 9920a 4313068i bk9: 9920a 4308336i bk10: 9872a 4303655i bk11: 9864a 4300016i bk12: 9768a 4306822i bk13: 9768a 4302072i bk14: 10280a 4303241i bk15: 10284a 4299532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184350 n_act=9005 n_pre=8989 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1105
n_activity=613464 dram_eff=0.8015
bk0: 10352a 4304810i bk1: 10348a 4299989i bk2: 10096a 4304433i bk3: 10092a 4301148i bk4: 9928a 4310718i bk5: 9924a 4304035i bk6: 9920a 4312724i bk7: 9924a 4308380i bk8: 9920a 4312293i bk9: 9924a 4307842i bk10: 9868a 4302293i bk11: 9860a 4299187i bk12: 9772a 4308929i bk13: 9768a 4303551i bk14: 10292a 4302198i bk15: 10288a 4295916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62402
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184222 n_act=9071 n_pre=9055 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1105
n_activity=614047 dram_eff=0.8007
bk0: 10348a 4304722i bk1: 10352a 4302020i bk2: 10092a 4305300i bk3: 10096a 4297892i bk4: 9924a 4310756i bk5: 9920a 4305498i bk6: 9920a 4310656i bk7: 9928a 4307213i bk8: 9924a 4312721i bk9: 9920a 4309410i bk10: 9864a 4303029i bk11: 9860a 4300203i bk12: 9776a 4306492i bk13: 9772a 4302922i bk14: 10288a 4300569i bk15: 10280a 4296910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184237 n_act=9030 n_pre=9014 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1106
n_activity=613135 dram_eff=0.8021
bk0: 10356a 4302009i bk1: 10356a 4299467i bk2: 10088a 4307580i bk3: 10100a 4302674i bk4: 9924a 4310878i bk5: 9928a 4305052i bk6: 9920a 4313876i bk7: 9920a 4308940i bk8: 9924a 4312654i bk9: 9924a 4309278i bk10: 9864a 4301678i bk11: 9860a 4301012i bk12: 9792a 4308048i bk13: 9792a 4303556i bk14: 10272a 4303384i bk15: 10276a 4298776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184128 n_act=9051 n_pre=9035 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1106
n_activity=613869 dram_eff=0.8014
bk0: 10348a 4301740i bk1: 10348a 4299852i bk2: 10092a 4303198i bk3: 10088a 4301244i bk4: 9924a 4309430i bk5: 9924a 4303876i bk6: 9928a 4312803i bk7: 9924a 4308953i bk8: 9928a 4311157i bk9: 9924a 4307941i bk10: 9860a 4303405i bk11: 9864a 4299867i bk12: 9792a 4308250i bk13: 9808a 4302403i bk14: 10284a 4303243i bk15: 10284a 4298238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62035
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184176 n_act=9082 n_pre=9066 n_req=71808 n_rd=160288 n_write=85571 bw_util=0.1105
n_activity=613509 dram_eff=0.8015
bk0: 10352a 4304628i bk1: 10348a 4301575i bk2: 10092a 4307239i bk3: 10088a 4303183i bk4: 9924a 4311311i bk5: 9924a 4305495i bk6: 9920a 4310154i bk7: 9920a 4307631i bk8: 9920a 4311324i bk9: 9924a 4308159i bk10: 9864a 4304111i bk11: 9864a 4299647i bk12: 9792a 4308602i bk13: 9796a 4303693i bk14: 10284a 4304573i bk15: 10276a 4300671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32832, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32774, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32782, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32785, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32783, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32827, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 173
L2_cache_bank[12]: Access = 68528, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32759, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32823, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32804, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32793, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32801, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32824, Reservation_fails = 137
L2_total_cache_accesses = 1508100
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 721650
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 600338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=3147784
icnt_total_pkts_simt_to_mem=2491360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8323
	minimum = 6
	maximum = 64
Network latency average = 10.0252
	minimum = 6
	maximum = 50
Slowest packet = 2623858
Flit latency average = 9.15955
	minimum = 6
	maximum = 50
Slowest flit = 5631539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Accepted packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Injected flit rate average = 0.18751
	minimum = 0.139031 (at node 8)
	maximum = 0.2486 (at node 29)
Accepted flit rate average= 0.18751
	minimum = 0.177517 (at node 42)
	maximum = 0.195836 (at node 4)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4447 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.273 (11 samples)
Network latency average = 10.3309 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.909 (11 samples)
Flit latency average = 10.3073 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.364 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Accepted packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Injected flit rate average = 0.0934518 (11 samples)
	minimum = 0.0680655 (11 samples)
	maximum = 0.125542 (11 samples)
Accepted flit rate average = 0.0934518 (11 samples)
	minimum = 0.0867843 (11 samples)
	maximum = 0.0991682 (11 samples)
Injected packet size average = 1.94802 (11 samples)
Accepted packet size average = 1.94802 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 51 sec (3051 sec)
gpgpu_simulation_rate = 81109 (inst/sec)
gpgpu_simulation_rate = 1625 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 1946645
gpu_sim_insn = 20973152
gpu_ipc =      10.7740
gpu_tot_sim_cycle = 7251124
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      37.0203
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 70928
partiton_reqs_in_parallel = 42826190
partiton_reqs_in_parallel_total    = 52358704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1269
partiton_reqs_in_parallel_util = 42826190
partiton_reqs_in_parallel_util_total    = 52358704
gpu_sim_cycle_parition_util = 1946645
gpu_tot_sim_cycle_parition_util    = 2394838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9245
partiton_replys_in_parallel = 65957
partiton_replys_in_parallel_total    = 1508100
L2_BW  =       3.2115 GB/Sec
L2_BW_total  =      20.5755 GB/Sec
gpu_total_sim_rate=58292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23205, 22674, 22920, 22725, 22989, 22674, 22935, 22405, 22768, 22457, 22675, 22230, 22657, 22114, 22571, 21934, 22523, 21947, 22350, 21732, 22471, 21888, 22281, 21784, 22127, 21728, 22219, 21638, 22121, 21670, 22048, 21590, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1340299	W0_Idle:214021049	W0_Scoreboard:12073415	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 468 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7248949 
mrq_lat_table:225463 	12206 	18775 	36201 	71967 	104166 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904523 	517940 	133168 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1271558 	131205 	13012 	4925 	87753 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	723194 	309700 	16426 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65647 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	855 	88 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219   1083006   1083654   1117848    579669    609133   1118999   1118985    610691    610695   1087565   1084011 
dram[1]:    642542    580538    629973    629897   1083006   1082993   1083629    544468    609141   1090406   1118990   1119004   1115217    356225    439068   1083729 
dram[2]:    614126    510241    629891    467587    720466   1083182   1083641   1083668    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832   1083064   1113898   1083637    575447    609216    609222   1118990    608702    607543    845664   1083744   1083655 
dram[4]:    608644    608659    629971    601694   1113953   1114097   1041833   1111271    609122    608965   1118991   1090713   1114829   1115289   1083887   1083955 
dram[5]:    608650    643341    629879    629880   1114133    690240    575375   1083652    609119    609109   1118994   1118727    397744    538494   1037876   1084646 
dram[6]:    608645    642227    629874    629875   1083063   1083065   1083659    577784    609108    609205    573394    611935   1114996   1075865   1083949   1083815 
dram[7]:    608748    608628    629973    629966   1083121   1114043   1083570   1083650    609203    590416   1118996    630168   1115162    397739   1083669   1084638 
dram[8]:    608661    608649    629968    662875   1083012   1148356   1083674   1083658    608143    608652   1118996    630314   1114737   1114893   1084053    574953 
dram[9]:    614952    550759    610119    629862    690515    642359   1083666   1083655    609111    609096   1043529   1118997    397740    621308   1083957   1084720 
dram[10]:    489015    468936    629864    629955   1083091   1113971   1083662   1083655    609186    609196    630077    630298    358740   1117812   1084112   1084201 
average row accesses per activate:
dram[0]:  8.797752  8.950477  7.231496  7.459415  7.431405  7.569024  9.310559  9.219262  7.235669  7.419250  6.779105  7.115987  8.522988  8.730844  6.911111  7.031627 
dram[1]:  8.803001  9.071291  7.018321  7.355200  7.532663  7.795494  9.085020  9.382046  7.212698  7.429739  6.829563  7.127559  8.608527  8.796040  6.720863  7.015015 
dram[2]:  8.786916  8.939048  6.881737  7.469919  7.529313  7.703259  9.246914  9.140244  7.298555  7.440262  6.851740  7.070203  8.477099  8.713725  6.802920  6.998501 
dram[3]:  8.562841  8.866037  6.952959  7.081916  7.452736  7.667235  9.134147  9.219262  6.967792  7.293740  7.166402  7.523256  8.412098  8.702544  6.860294  6.953869 
dram[4]:  8.832706  9.404810  6.946889  7.122671  7.583474  7.575758  8.679537  9.255144  7.171924  7.524835  6.989181  7.268058  8.306542  8.550000  6.768452  6.876471 
dram[5]:  8.806754  9.071428  6.783704  7.316294  7.368853  7.788561  8.902970  9.181633  7.196514  7.310289  6.891933  7.272873  8.432637  8.771203  6.676177  6.857771 
dram[6]:  8.834275  9.122330  6.850523  7.156250  7.451078  7.581788  9.008032  9.388309  7.227345  7.378247  6.865151  7.386623  8.446768  8.696673  6.674750  6.810771 
dram[7]:  8.832706  9.286561  6.931921  6.936460  7.495826  7.829268  8.660887  9.022088  7.100000  7.308681  7.012403  7.125984  8.355263  8.625243  6.630311  6.841874 
dram[8]:  8.370107  8.879246  6.981707  7.380032  7.637755  7.992895  8.680851  9.238683  6.944954  7.357605  7.031104  7.325770  8.319030  8.531549  6.603107  6.796512 
dram[9]:  8.805243  9.321428  6.821429  7.250000  7.659285  7.677474  8.873767  9.234568  6.852632  7.149137  7.103611  7.289855  8.375940  8.143898  6.822157  6.896755 
dram[10]:  8.666052  9.255905  6.952959  7.175549  7.515050  7.655877  8.525617  9.097166  6.902883  7.199367  7.129134  7.132284  8.240295  8.531549  6.670471  7.010495 
average row locality = 802361/104188 = 7.701088
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2517      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2529      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1964      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353263
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        984      1001       655       666      1226      1239      1068      1088       698       711       989       991       964       931       698       711
dram[1]:       1000      1020       659       669      1232      1229      1076      1121       711       699      1009      1008       915       926       702       717
dram[2]:        997      1061       655       700      1200      1209      1128      1136       693       700       999      1002       997      1007       704       708
dram[3]:        998      1010       654       674      1196      1200      1129      1185       701       707       995      1001       990       999       704       750
dram[4]:       1004      1012       663       689      1269      1272      1102      1109       704       699       998      1030       967       890       722       721
dram[5]:       1000      1002       656       665      1267      1272      1145      1109       700       710       947       946       881       886       720       723
dram[6]:       1004      1004       688       666      1287      1283      1102      1109       698       702       947       944       880       888       715       725
dram[7]:       1016      1017       658       669      1274      1278      1174      1178       702       699       943       935       879       892       717       712
dram[8]:       1005       959       674       723      1268      1319      1149      1159       732       697       923       925       907       911       689       696
dram[9]:        953       961       678       685      1327      1280      1105      1058       710       715       926       927       911       913       708       736
dram[10]:        972       974       675       654      1233      1239      1048      1055       706       709       990       995       910       915       704       709
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793497 n_act=9400 n_pre=9384 n_req=72973 n_rd=163308 n_write=87227 bw_util=0.06215
n_activity=635618 dram_eff=0.7883
bk0: 10544a 7917629i bk1: 10548a 7913777i bk2: 10304a 7918668i bk3: 10304a 7913146i bk4: 10120a 7920227i bk5: 10124a 7915142i bk6: 10116a 7926639i bk7: 10124a 7921928i bk8: 10120a 7925380i bk9: 10116a 7921215i bk10: 10068a 7916211i bk11: 10064a 7913022i bk12: 9940a 7920372i bk13: 9932a 7916283i bk14: 10440a 7917994i bk15: 10444a 7913009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793624 n_act=9401 n_pre=9385 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.06211
n_activity=635844 dram_eff=0.7876
bk0: 10544a 7918193i bk1: 10564a 7912560i bk2: 10320a 7918657i bk3: 10312a 7914575i bk4: 10116a 7922680i bk5: 10116a 7915732i bk6: 10112a 7926108i bk7: 10116a 7921151i bk8: 10116a 7927278i bk9: 10120a 7921441i bk10: 10044a 7914985i bk11: 10044a 7912985i bk12: 9924a 7922229i bk13: 9928a 7916118i bk14: 10448a 7915147i bk15: 10448a 7910327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45712
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793534 n_act=9423 n_pre=9407 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.06213
n_activity=636358 dram_eff=0.7871
bk0: 10552a 7918492i bk1: 10548a 7914103i bk2: 10312a 7916666i bk3: 10312a 7914496i bk4: 10116a 7922787i bk5: 10120a 7916269i bk6: 10112a 7929536i bk7: 10124a 7921454i bk8: 10116a 7924685i bk9: 10120a 7921527i bk10: 10060a 7915740i bk11: 10056a 7913693i bk12: 9928a 7921366i bk13: 9932a 7917025i bk14: 10444a 7918060i bk15: 10448a 7914060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4447
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793543 n_act=9454 n_pre=9438 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.06211
n_activity=636528 dram_eff=0.7867
bk0: 10548a 7917558i bk1: 10556a 7915003i bk2: 10284a 7919901i bk3: 10292a 7913978i bk4: 10120a 7921801i bk5: 10120a 7915905i bk6: 10116a 7926781i bk7: 10132a 7920756i bk8: 10112a 7926818i bk9: 10116a 7922446i bk10: 10044a 7917188i bk11: 10048a 7913900i bk12: 9940a 7922400i bk13: 9936a 7917314i bk14: 10440a 7914983i bk15: 10452a 7909270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793483 n_act=9459 n_pre=9443 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.06212
n_activity=635624 dram_eff=0.788
bk0: 10552a 7918284i bk1: 10552a 7916238i bk2: 10284a 7918316i bk3: 10300a 7912786i bk4: 10120a 7922407i bk5: 10120a 7914713i bk6: 10120a 7926790i bk7: 10120a 7922084i bk8: 10112a 7924185i bk9: 10112a 7921819i bk10: 10044a 7916128i bk11: 10052a 7914955i bk12: 9928a 7922234i bk13: 9936a 7916928i bk14: 10472a 7916668i bk15: 10476a 7911101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793430 n_act=9484 n_pre=9468 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.06212
n_activity=636699 dram_eff=0.7867
bk0: 10544a 7918392i bk1: 10552a 7914057i bk2: 10288a 7918852i bk3: 10280a 7915651i bk4: 10116a 7921770i bk5: 10124a 7917364i bk6: 10124a 7927198i bk7: 10128a 7922759i bk8: 10112a 7925622i bk9: 10116a 7921031i bk10: 10056a 7916659i bk11: 10056a 7912871i bk12: 9924a 7920449i bk13: 9932a 7915401i bk14: 10480a 7916225i bk15: 10476a 7912569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793447 n_act=9471 n_pre=9455 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.06212
n_activity=635967 dram_eff=0.7876
bk0: 10552a 7918135i bk1: 10544a 7913403i bk2: 10288a 7917317i bk3: 10284a 7913847i bk4: 10124a 7923285i bk5: 10120a 7916581i bk6: 10112a 7925888i bk7: 10120a 7921489i bk8: 10116a 7924952i bk9: 10116a 7920399i bk10: 10056a 7915311i bk11: 10048a 7912192i bk12: 9928a 7922501i bk13: 9928a 7916941i bk14: 10488a 7915410i bk15: 10480a 7908897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44833
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793365 n_act=9528 n_pre=9512 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.06212
n_activity=636978 dram_eff=0.7862
bk0: 10544a 7918098i bk1: 10548a 7915417i bk2: 10288a 7918166i bk3: 10292a 7910738i bk4: 10120a 7923386i bk5: 10116a 7918140i bk6: 10120a 7923748i bk7: 10124a 7920282i bk8: 10116a 7925433i bk9: 10120a 7921971i bk10: 10044a 7916097i bk11: 10040a 7913307i bk12: 9932a 7920076i bk13: 9928a 7916422i bk14: 10480a 7913724i bk15: 10472a 7910076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793266 n_act=9510 n_pre=9494 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.06215
n_activity=636345 dram_eff=0.7875
bk0: 10556a 7915302i bk1: 10552a 7912753i bk2: 10280a 7920493i bk3: 10292a 7915657i bk4: 10120a 7923578i bk5: 10132a 7917556i bk6: 10112a 7927053i bk7: 10116a 7922034i bk8: 10128a 7925345i bk9: 10124a 7921711i bk10: 10044a 7914746i bk11: 10044a 7913981i bk12: 9952a 7921511i bk13: 9960a 7916843i bk14: 10468a 7916453i bk15: 10472a 7911662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44207
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793217 n_act=9513 n_pre=9497 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.06216
n_activity=636610 dram_eff=0.7873
bk0: 10544a 7915166i bk1: 10544a 7913310i bk2: 10292a 7916078i bk3: 10280a 7914135i bk4: 10120a 7922136i bk5: 10128a 7916386i bk6: 10124a 7925951i bk7: 10116a 7922103i bk8: 10124a 7923766i bk9: 10116a 7920489i bk10: 10044a 7916348i bk11: 10048a 7912815i bk12: 9952a 7921804i bk13: 9976a 7915639i bk14: 10480a 7916382i bk15: 10480a 7911246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44632
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8062816 n_nop=7793269 n_act=9546 n_pre=9530 n_req=72961 n_rd=163340 n_write=87131 bw_util=0.06213
n_activity=636270 dram_eff=0.7873
bk0: 10556a 7917926i bk1: 10552a 7914946i bk2: 10284a 7920095i bk3: 10280a 7916026i bk4: 10120a 7924012i bk5: 10116a 7918256i bk6: 10116a 7923359i bk7: 10120a 7920646i bk8: 10116a 7923928i bk9: 10116a 7920759i bk10: 10052a 7917145i bk11: 10048a 7912645i bk12: 9956a 7921965i bk13: 9964a 7917048i bk14: 10476a 7917738i bk15: 10468a 7913779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35435, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35398, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35380, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35391, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35376, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35401, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35376, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35391, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35406, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35429, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35408, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35407, Reservation_fails = 173
L2_cache_bank[12]: Access = 71527, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35356, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35427, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35413, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35408, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35401, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35426, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35404, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35419, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20419, Miss_rate = 0.285, Pending_hits = 35412, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35425, Reservation_fails = 137
L2_total_cache_accesses = 1574057
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 778889
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 657577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3279681
icnt_total_pkts_simt_to_mem=2557413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.99577
	minimum = 6
	maximum = 32
Network latency average = 8.90288
	minimum = 6
	maximum = 32
Slowest packet = 3059129
Flit latency average = 8.9392
	minimum = 6
	maximum = 32
Slowest flit = 5703265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000677648
	minimum = 0.000600778 (at node 15)
	maximum = 0.000773639 (at node 45)
Accepted packet rate average = 0.000677648
	minimum = 0.000600778 (at node 15)
	maximum = 0.000773639 (at node 45)
Injected flit rate average = 0.00101688
	minimum = 0.000600778 (at node 15)
	maximum = 0.00154728 (at node 45)
Accepted flit rate average= 0.00101688
	minimum = 0.000767732 (at node 42)
	maximum = 0.00122493 (at node 14)
Injected packet length average = 1.5006
Accepted packet length average = 1.5006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2406 (12 samples)
	minimum = 6 (12 samples)
	maximum = 120.25 (12 samples)
Network latency average = 10.2119 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.5 (12 samples)
Flit latency average = 10.1933 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0440315 (12 samples)
	minimum = 0.0391422 (12 samples)
	maximum = 0.0500979 (12 samples)
Accepted packet rate average = 0.0440315 (12 samples)
	minimum = 0.0391422 (12 samples)
	maximum = 0.0500979 (12 samples)
Injected flit rate average = 0.0857489 (12 samples)
	minimum = 0.0624434 (12 samples)
	maximum = 0.115209 (12 samples)
Accepted flit rate average = 0.0857489 (12 samples)
	minimum = 0.0796162 (12 samples)
	maximum = 0.0910063 (12 samples)
Injected packet size average = 1.94745 (12 samples)
Accepted packet size average = 1.94745 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 45 sec (4605 sec)
gpgpu_simulation_rate = 58292 (inst/sec)
gpgpu_simulation_rate = 1574 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 41994
gpu_sim_insn = 23068992
gpu_ipc =     549.3402
gpu_tot_sim_cycle = 7515268
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      38.7888
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343678
gpu_stall_icnt2sh    = 85594
partiton_reqs_in_parallel = 923740
partiton_reqs_in_parallel_total    = 95184894
partiton_level_parallism =      21.9970
partiton_level_parallism_total  =      12.7885
partiton_reqs_in_parallel_util = 923740
partiton_reqs_in_parallel_util_total    = 95184894
gpu_sim_cycle_parition_util = 41994
gpu_tot_sim_cycle_parition_util    = 4341483
partiton_level_parallism_util =      21.9970
partiton_level_parallism_util_total  =      21.9252
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574057
L2_BW  =     444.0497 GB/Sec
L2_BW_total  =      22.3336 GB/Sec
gpu_total_sim_rate=60617

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25230, 24645, 24891, 24696, 24987, 24672, 24933, 24376, 24739, 24401, 24619, 24228, 24655, 24085, 24569, 23932, 24521, 23945, 24294, 23703, 24442, 23859, 24252, 23755, 24098, 23733, 24190, 23636, 24119, 23614, 23992, 23534, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 434194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1390311	W0_Idle:214029717	W0_Scoreboard:13119534	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 443 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7515267 
mrq_lat_table:252731 	14038 	21932 	41748 	81827 	120610 	174363 	109128 	72133 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009435 	608997 	133935 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	1445290 	153383 	13834 	4927 	87753 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	805852 	354914 	19620 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131311 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	929 	98 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219   1083006   1083654   1117848    579669    609133   1118999   1118985    610691    610695   1087565   1084011 
dram[1]:    642542    580538    629973    629897   1083006   1082993   1083629    544468    609141   1090406   1118990   1119004   1115217    356225    439068   1083729 
dram[2]:    614126    510241    629891    467587    720466   1083182   1083641   1083668    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832   1083064   1113898   1083637    575447    609216    609222   1118990    608702    607543    845664   1083744   1083655 
dram[4]:    608644    608659    629971    601694   1113953   1114097   1041833   1111271    609122    608965   1118991   1090713   1114829   1115289   1083887   1083955 
dram[5]:    608650    643341    629879    629880   1114133    690240    575375   1083652    609119    609109   1118994   1118727    397744    538494   1037876   1084646 
dram[6]:    608645    642227    629874    629875   1083063   1083065   1083659    577784    609108    609205    573394    611935   1114996   1075865   1083949   1083815 
dram[7]:    608748    608628    629973    629966   1083121   1114043   1083570   1083650    609203    590416   1118996    630168   1115162    397739   1083669   1084638 
dram[8]:    608661    608649    629968    662875   1083012   1148356   1083674   1083658    608143    608652   1118996    630314   1114737   1114893   1084053    574953 
dram[9]:    614952    550759    610119    629862    690515    642359   1083666   1083655    609111    609096   1043529   1118997    397740    621308   1083957   1084720 
dram[10]:    489015    468936    629864    629955   1083091   1113971   1083662   1083655    609186    609196    630077    630298    358740   1117812   1084112   1084201 
average row accesses per activate:
dram[0]:  8.563518  8.654605  7.092669  7.248588  7.226551  7.521021  8.681109  8.714783  7.178470  7.297842  6.672799  6.964334  8.014446  8.438240  6.725515  6.898283 
dram[1]:  8.500000  8.820770  6.810345  7.189075  7.341142  7.628615  8.245469  8.706087  7.155367  7.398540  6.688243  7.050139  8.239670  8.481293  6.501244  6.832680 
dram[2]:  8.392344  8.755000  6.692307  7.316690  7.400295  7.614916  8.690972  8.437711  7.150917  7.429619  6.673254  6.895238  8.173771  8.383193  6.703085  6.778210 
dram[3]:  8.275157  8.565146  6.792829  6.979536  7.234104  7.474627  8.534924  8.595198  6.957417  7.287770  7.006925  7.287770  8.001602  8.275290  6.700899  6.709885 
dram[4]:  8.375796  9.056896  6.751651  6.855422  7.327486  7.501497  8.208197  8.735191  7.023546  7.473451  6.799731  7.006916  7.805947  8.285714  6.615676  6.784695 
dram[5]:  8.423077  8.781302  6.609819  7.062155  7.174785  7.669219  8.157981  8.656304  7.100982  7.275466  6.684697  7.050069  7.933228  8.398990  6.461729  6.723650 
dram[6]:  8.496764  8.723051  6.623545  6.867114  7.327965  7.442793  8.371860  8.745201  7.110799  7.220798  6.677207  7.085315  8.081038  8.297837  6.528678  6.668790 
dram[7]:  8.444623  8.812395  6.774835  6.705497  7.379056  7.677914  8.169658  8.488135  6.932969  7.162429  6.865672  6.915300  8.110569  8.313334  6.519303  6.721080 
dram[8]:  7.823180  8.627869  6.702490  7.145251  7.512012  7.749614  8.163132  8.706087  6.669737  7.247143  6.755674  7.074126  8.004800  8.148209  6.519950  6.672194 
dram[9]:  8.329114  8.942177  6.636835  6.970027  7.577912  7.566465  8.409396  8.665511  6.791444  7.122020  6.865672  6.943836  8.051530  7.894488  6.670063  6.793507 
dram[10]:  8.331221  8.932088  6.838235  7.041322  7.310949  7.442793  7.985646  8.616179  6.817204  7.139241  6.976584  7.019391  7.942857  8.074194  6.466007  6.845550 
average row locality = 896558/120142 = 7.462486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2885      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2898      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2109      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381903
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        932       948       638       648      1154      1165      1010      1029       677       690       937       940       912       884       676       690
dram[1]:        947       967       642       652      1156      1155      1017      1058       689       679       956       955       868       878       681       694
dram[2]:        945      1004       638       679      1128      1138      1064      1071       673       680       946       949       941       951       682       686
dram[3]:        945       957       638       656      1125      1129      1064      1116       680       687       942       949       936       945       682       723
dram[4]:        951       959       646       671      1191      1195      1041      1047       682       679       945       975       915       848       698       698
dram[5]:        945       949       639       647      1188      1194      1079      1048       679       689       899       899       838       843       697       699
dram[6]:        951       952       668       649      1207      1203      1041      1048       677       682       899       898       837       845       693       701
dram[7]:        961       963       641       652      1195      1200      1105      1109       681       679       896       889       836       849       694       689
dram[8]:        952       910       655       700      1190      1236      1083      1092       709       677       878       880       862       867       669       675
dram[9]:        904       912       659       667      1243      1202      1043      1002       689       692       881       882       865       867       685       712
dram[10]:        922       926       657       638      1158      1165       993       998       685       690       938       944       864       870       681       688
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834432 n_act=10803 n_pre=10787 n_req=81533 n_rd=187136 n_write=97633 bw_util=0.06996
n_activity=711587 dram_eff=0.8004
bk0: 12080a 7978329i bk1: 12084a 7973956i bk2: 11808a 7980132i bk3: 11808a 7972741i bk4: 11588a 7979888i bk5: 11596a 7974767i bk6: 11588a 7988683i bk7: 11592a 7982868i bk8: 11592a 7987392i bk9: 11588a 7982688i bk10: 11540a 7975642i bk11: 11536a 7972374i bk12: 11416a 7979795i bk13: 11404a 7976103i bk14: 11956a 7977763i bk15: 11960a 7972523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834482 n_act=10835 n_pre=10819 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.06993
n_activity=711892 dram_eff=0.7997
bk0: 12080a 7978223i bk1: 12100a 7971763i bk2: 11824a 7978145i bk3: 11816a 7973738i bk4: 11596a 7983303i bk5: 11592a 7976231i bk6: 11592a 7986165i bk7: 11588a 7982423i bk8: 11588a 7989021i bk9: 11588a 7983241i bk10: 11516a 7974494i bk11: 11516a 7972485i bk12: 11396a 7982410i bk13: 11400a 7975294i bk14: 11964a 7974028i bk15: 11964a 7969390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834436 n_act=10838 n_pre=10822 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.06994
n_activity=712365 dram_eff=0.7993
bk0: 12092a 7977520i bk1: 12084a 7973207i bk2: 11816a 7976993i bk3: 11812a 7973360i bk4: 11592a 7983956i bk5: 11588a 7976917i bk6: 11584a 7992258i bk7: 11596a 7982454i bk8: 11588a 7985794i bk9: 11588a 7983541i bk10: 11528a 7975475i bk11: 11528a 7973072i bk12: 11400a 7982198i bk13: 11404a 7975968i bk14: 11960a 7978884i bk15: 11968a 7972856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834429 n_act=10893 n_pre=10877 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.06992
n_activity=712558 dram_eff=0.7988
bk0: 12084a 7978083i bk1: 12092a 7974522i bk2: 11784a 7980028i bk3: 11792a 7972875i bk4: 11588a 7982641i bk5: 11596a 7975414i bk6: 11592a 7988860i bk7: 11604a 7981190i bk8: 11584a 7989305i bk9: 11584a 7984514i bk10: 11516a 7977922i bk11: 11520a 7972742i bk12: 11412a 7982333i bk13: 11404a 7975848i bk14: 11956a 7975548i bk15: 11972a 7968082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834313 n_act=10918 n_pre=10902 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.06993
n_activity=711700 dram_eff=0.7999
bk0: 12088a 7978872i bk1: 12088a 7976233i bk2: 11784a 7978912i bk3: 11800a 7971418i bk4: 11596a 7982772i bk5: 11588a 7975059i bk6: 11588a 7988590i bk7: 11596a 7983035i bk8: 11584a 7986708i bk9: 11584a 7983563i bk10: 11516a 7975927i bk11: 11524a 7973284i bk12: 11400a 7981443i bk13: 11408a 7976678i bk14: 11992a 7976879i bk15: 11996a 7970564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834205 n_act=10963 n_pre=10947 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.06994
n_activity=712797 dram_eff=0.7988
bk0: 12084a 7978894i bk1: 12088a 7973504i bk2: 11792a 7978665i bk3: 11780a 7974982i bk4: 11588a 7982521i bk5: 11596a 7977735i bk6: 11596a 7987704i bk7: 11600a 7984308i bk8: 11584a 7987779i bk9: 11592a 7982331i bk10: 11528a 7976106i bk11: 11528a 7972238i bk12: 11400a 7979948i bk13: 11404a 7974932i bk14: 12004a 7975342i bk15: 11996a 7972056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51741
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834192 n_act=10959 n_pre=10943 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.06994
n_activity=712114 dram_eff=0.7996
bk0: 12088a 7978234i bk1: 12084a 7971928i bk2: 11792a 7976562i bk3: 11792a 7972207i bk4: 11596a 7984129i bk5: 11592a 7976190i bk6: 11584a 7986897i bk7: 11592a 7982800i bk8: 11588a 7986794i bk9: 11592a 7981206i bk10: 11528a 7974232i bk11: 11520a 7970172i bk12: 11400a 7982586i bk13: 11400a 7975548i bk14: 12012a 7975137i bk15: 12000a 7967938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.526
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834185 n_act=10976 n_pre=10960 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.06994
n_activity=713174 dram_eff=0.7983
bk0: 12084a 7977690i bk1: 12088a 7974547i bk2: 11788a 7979059i bk3: 11800a 7968917i bk4: 11592a 7984629i bk5: 11584a 7978088i bk6: 11592a 7985769i bk7: 11600a 7981303i bk8: 11588a 7987673i bk9: 11596a 7983477i bk10: 11516a 7975255i bk11: 11512a 7971694i bk12: 11404a 7980918i bk13: 11404a 7975572i bk14: 12000a 7973982i bk15: 11992a 7968704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7833984 n_act=11012 n_pre=10996 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.06997
n_activity=712526 dram_eff=0.7994
bk0: 12092a 7973965i bk1: 12088a 7973568i bk2: 11780a 7981290i bk3: 11792a 7975399i bk4: 11592a 7984800i bk5: 11604a 7977220i bk6: 11588a 7988267i bk7: 11592a 7982767i bk8: 11608a 7984513i bk9: 11596a 7983250i bk10: 11520a 7974370i bk11: 11516a 7972903i bk12: 11424a 7981478i bk13: 11432a 7976462i bk14: 11984a 7976373i bk15: 11992a 7970693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51675
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834072 n_act=10960 n_pre=10944 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.06997
n_activity=712767 dram_eff=0.7992
bk0: 12080a 7975645i bk1: 12080a 7973576i bk2: 11788a 7976025i bk3: 11780a 7973805i bk4: 11592a 7984369i bk5: 11592a 7977075i bk6: 11596a 7988522i bk7: 11588a 7983716i bk8: 11592a 7986339i bk9: 11588a 7982265i bk10: 11512a 7975859i bk11: 11528a 7971252i bk12: 11424a 7981767i bk13: 11448a 7974395i bk14: 12000a 7975454i bk15: 12000a 7971441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8140791 n_nop=7834115 n_act=10986 n_pre=10970 n_req=81527 n_rd=187176 n_write=97544 bw_util=0.06995
n_activity=712241 dram_eff=0.7995
bk0: 12092a 7977771i bk1: 12084a 7974315i bk2: 11784a 7980194i bk3: 11780a 7975656i bk4: 11592a 7984564i bk5: 11592a 7976972i bk6: 11592a 7985082i bk7: 11588a 7981856i bk8: 11588a 7985253i bk9: 11592a 7982100i bk10: 11524a 7976409i bk11: 11520a 7970601i bk12: 11432a 7981154i bk13: 11432a 7975196i bk14: 11996a 7977826i bk15: 11988a 7972625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38413, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38375, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38359, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38369, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38354, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38377, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38353, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38367, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38384, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38406, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 173
L2_cache_bank[12]: Access = 80467, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38335, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38406, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38392, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38379, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38405, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38380, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38396, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23400, Miss_rate = 0.291, Pending_hits = 38390, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38401, Reservation_fails = 137
L2_total_cache_accesses = 1770793
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 844399
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 723087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=3738561
icnt_total_pkts_simt_to_mem=2885349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7225
	minimum = 6
	maximum = 74
Network latency average = 9.94469
	minimum = 6
	maximum = 69
Slowest packet = 3151791
Flit latency average = 9.07406
	minimum = 6
	maximum = 67
Slowest flit = 5843985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936994
	minimum = 0.0833115 (at node 13)
	maximum = 0.106518 (at node 33)
Accepted packet rate average = 0.0936994
	minimum = 0.0833115 (at node 13)
	maximum = 0.106518 (at node 33)
Injected flit rate average = 0.187368
	minimum = 0.138868 (at node 13)
	maximum = 0.248399 (at node 33)
Accepted flit rate average= 0.187368
	minimum = 0.177387 (at node 42)
	maximum = 0.196235 (at node 27)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2008 (13 samples)
	minimum = 6 (13 samples)
	maximum = 116.692 (13 samples)
Network latency average = 10.1914 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.077 (13 samples)
Flit latency average = 10.1072 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.462 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0478521 (13 samples)
	minimum = 0.0425399 (13 samples)
	maximum = 0.0544379 (13 samples)
Accepted packet rate average = 0.0478521 (13 samples)
	minimum = 0.0425399 (13 samples)
	maximum = 0.0544379 (13 samples)
Injected flit rate average = 0.0935658 (13 samples)
	minimum = 0.0683222 (13 samples)
	maximum = 0.125455 (13 samples)
Accepted flit rate average = 0.0935658 (13 samples)
	minimum = 0.0871371 (13 samples)
	maximum = 0.0991008 (13 samples)
Injected packet size average = 1.95531 (13 samples)
Accepted packet size average = 1.95531 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 9 sec (4809 sec)
gpgpu_simulation_rate = 60617 (inst/sec)
gpgpu_simulation_rate = 1562 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 2068683
gpu_sim_insn = 20974784
gpu_ipc =      10.1392
gpu_tot_sim_cycle = 9806101
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      31.8662
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343678
gpu_stall_icnt2sh    = 85701
partiton_reqs_in_parallel = 45511026
partiton_reqs_in_parallel_total    = 96108634
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.4420
partiton_reqs_in_parallel_util = 45511026
partiton_reqs_in_parallel_util_total    = 96108634
gpu_sim_cycle_parition_util = 2068683
gpu_tot_sim_cycle_parition_util    = 4383477
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9492
partiton_replys_in_parallel = 66372
partiton_replys_in_parallel_total    = 1770793
L2_BW  =       3.0411 GB/Sec
L2_BW_total  =      17.7577 GB/Sec
gpu_total_sim_rate=48734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27093, 26365, 26731, 26536, 26850, 26466, 26773, 26124, 26556, 26149, 26436, 25861, 26449, 25761, 26317, 25519, 26292, 25598, 25996, 25267, 26075, 25446, 25839, 25319, 25685, 25297, 25800, 25177, 25706, 25155, 25579, 25052, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 434194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1544105	W0_Idle:323850582	W0_Scoreboard:17742235	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 437 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 9320579 
mrq_lat_table:263209 	14404 	22055 	41914 	83566 	120627 	174363 	109128 	72133 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1066547 	618171 	133935 	11479 	783 	40 	1823 	1837 	926 	1129 	271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1508757 	156026 	13840 	4927 	87923 	42250 	16109 	489 	0 	787 	36 	1824 	1836 	926 	1129 	271 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	856647 	370399 	19644 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	34 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1092 	113 	139 	3 	37 	46 	61 	38 	23 	18 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    700570   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1156339   1271359   1083729 
dram[2]:    665982    635330    629891    876018    720466   1083182   1083641   1083668    845286    782057    697694    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    701350    845299    845289   1118990    697717   1291599    845664   1083744   1157584 
dram[4]:    846941    633345    629971    601694   1113953   1114097   1041833   1111271    633020    633005   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    698909    698426    629879    876155   1114133    690240    701360   1083652    845271    845278   1118994   1118727    587738   1291582   1037876   1271369 
dram[6]:    698354    642227    695507    876056   1083063   1083065   1083659    701349    845274    805469    875595    875614   1291589   1291576   1083949   1083815 
dram[7]:    698196    698727    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1115162   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    608143    845278   1118996    875593   1114737   1114893   1084053    841894 
dram[9]:    614952    698208    610119    637160    700762    700753   1083666   1083655    845328    698179   1043529   1118997   1291563    759475   1271362   1084720 
dram[10]:    698981    607158    876089    629955   1083091   1113971   1083662   1083655    609186    721490    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  8.374214  8.526400  6.853755  7.035135  6.950819  7.218440  8.730703  8.609797  6.885027  6.916779  6.414695  6.729765  7.849379  8.294408  6.542079  6.709759 
dram[1]:  8.414557  8.669919  6.602028  6.934754  7.075000  7.341498  8.204839  8.695726  6.844415  7.093664  6.506971  6.774406  8.106110  8.328382  6.336124  6.644918 
dram[2]:  8.286159  8.582258  6.514393  7.056988  7.118881  7.304598  8.738832  8.366174  6.840638  7.102069  6.438597  6.690104  8.065600  8.226753  6.500615  6.581367 
dram[3]:  8.184332  8.400631  6.568355  6.680824  6.952186  7.170423  8.525963  8.599662  6.690507  7.010899  6.794702  7.074380  7.847826  8.034976  6.503075  6.545117 
dram[4]:  8.154434  8.800000  6.506901  6.560606  7.015152  7.183357  8.132587  8.750859  6.825166  7.202797  6.599742  6.794973  7.681887  8.175040  6.426667  6.570013 
dram[5]:  8.338558  8.633712  6.437965  6.819974  6.909091  7.316092  8.106688  8.591906  6.802910  6.943396  6.428750  6.830013  7.767692  8.219870  6.281657  6.550062 
dram[6]:  8.327073  8.552167  6.421508  6.651282  7.042936  7.141655  8.195161  8.745705  6.825166  6.904826  6.487374  6.857143  7.977848  8.051037  6.336114  6.484107 
dram[7]:  8.236476  8.690049  6.558786  6.463930  7.120448  7.331412  8.194847  8.494157  6.688312  6.828912  6.652400  6.733596  7.910658  8.228385  6.339307  6.555693 
dram[8]:  7.674820  8.532800  6.501253  6.883289  7.230441  7.447369  8.110048  8.651361  6.456141  6.919463  6.511421  6.873995  7.861801  8.033334  6.344910  6.488372 
dram[9]:  8.238022  8.798347  6.434944  6.742857  7.375362  7.293696  8.419835  8.728522  6.515152  6.781866  6.623226  6.735256  7.901563  7.780675  6.489596  6.588308 
dram[10]:  8.230293  8.853821  6.634271  6.805774  7.066667  7.167605  7.951562  8.580101  6.492444  6.807388  6.747700  6.782322  7.777266  7.937304  6.313468  6.644110 
average row locality = 909447/125303 = 7.257983
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2932      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2948      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2141      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386292
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        945       953       647       657      1153      1165      1011      1068       690       701       941       944       922       889       685       698
dram[1]:        952       972       651       670      1156      1161      1018      1059       696       686       966       958       873       891       689       702
dram[2]:        950      1008       647       687      1128      1138      1073      1111       681       701       989       953       946       956       690       695
dram[3]:        952       968       646       664      1163      1164      1067      1116       687       702       960       953       940       954       690       732
dram[4]:        995       969       668       679      1190      1198      1059      1057       695       694       948       978       919       853       706       720
dram[5]:        951       954       648       657      1193      1199      1092      1049       687       696       903       911       880       848       719       707
dram[6]:        955       957       700       658      1206      1210      1042      1049       686       689       906       902       843       856       700       709
dram[7]:        966       968       650       660      1193      1211      1105      1112       688       686       900       894       874       854       717       698
dram[8]:        956       915       664       732      1189      1234      1083      1092       749       685       882       884       866       872       677       694
dram[9]:        910       918       667       698      1241      1203      1044      1003       696       699       885       886       870       887       694       721
dram[10]:        933       931       666       647      1158      1165       994      1000       692       703       942       982       869       881       689       720
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     31519     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     72532    164726    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     41696    123984    124021    127175    127163     36925    173374
dram[4]:     164725    127173     72533    127253    247683    247711    247602    247612     32354     32353    123999    126754    127151    127166     36924     72532
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     47963     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    164726    127158     62520     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     62450
dram[9]:     127192    127179     63738    123389    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     32760    124004    168525    127133    127116     36926    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669986 n_act=11284 n_pre=11268 n_req=82714 n_rd=190256 n_write=99237 bw_util=0.04832
n_activity=735970 dram_eff=0.7867
bk0: 12284a 11818235i bk1: 12280a 11813940i bk2: 12008a 11819682i bk3: 12008a 11812344i bk4: 11784a 11819204i bk5: 11788a 11814009i bk6: 11784a 11828544i bk7: 11808a 11822414i bk8: 11792a 11826693i bk9: 11788a 11821796i bk10: 11728a 11815037i bk11: 11740a 11811762i bk12: 11592a 11819768i bk13: 11564a 11816333i bk14: 12152a 11817476i bk15: 12156a 11812053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11670132 n_act=11292 n_pre=11276 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.04829
n_activity=735314 dram_eff=0.787
bk0: 12272a 11818359i bk1: 12296a 11811717i bk2: 12024a 11817648i bk3: 12016a 11813178i bk4: 11792a 11822663i bk5: 11796a 11815480i bk6: 11792a 11825836i bk7: 11784a 11822165i bk8: 11784a 11828211i bk9: 11788a 11822456i bk10: 11704a 11814046i bk11: 11704a 11811869i bk12: 11560a 11822549i bk13: 11568a 11815284i bk14: 12164a 11813794i bk15: 12164a 11808986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11670110 n_act=11301 n_pre=11285 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.04829
n_activity=735419 dram_eff=0.7869
bk0: 12288a 11817590i bk1: 12284a 11813094i bk2: 12008a 11816605i bk3: 12004a 11812851i bk4: 11788a 11823288i bk5: 11784a 11816120i bk6: 11780a 11832076i bk7: 11804a 11821979i bk8: 11784a 11824975i bk9: 11788a 11822690i bk10: 11720a 11814860i bk11: 11712a 11812656i bk12: 11556a 11822418i bk13: 11560a 11816096i bk14: 12160a 11818581i bk15: 12168a 11812407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11670051 n_act=11362 n_pre=11346 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.04828
n_activity=736136 dram_eff=0.7859
bk0: 12280a 11818224i bk1: 12292a 11814457i bk2: 11980a 11819515i bk3: 11988a 11812219i bk4: 11792a 11821908i bk5: 11804a 11814640i bk6: 11788a 11828496i bk7: 11796a 11820820i bk8: 11776a 11828614i bk9: 11780a 11823720i bk10: 11704a 11817551i bk11: 11712a 11812329i bk12: 11580a 11822359i bk13: 11580a 11815579i bk14: 12152a 11815366i bk15: 12172a 11807784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669869 n_act=11400 n_pre=11384 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.0483
n_activity=735988 dram_eff=0.7864
bk0: 12304a 11818645i bk1: 12296a 11815926i bk2: 11984a 11818355i bk3: 11996a 11810753i bk4: 11792a 11821881i bk5: 11792a 11814291i bk6: 11796a 11828187i bk7: 11788a 11822825i bk8: 11784a 11826131i bk9: 11788a 11822861i bk10: 11696a 11815604i bk11: 11712a 11812876i bk12: 11564a 11821514i bk13: 11564a 11816795i bk14: 12188a 11816599i bk15: 12200a 11810088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669745 n_act=11445 n_pre=11429 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.04831
n_activity=736947 dram_eff=0.7854
bk0: 12276a 11819061i bk1: 12284a 11813438i bk2: 11988a 11818276i bk3: 11984a 11814400i bk4: 11792a 11821731i bk5: 11804a 11816784i bk6: 11796a 11827417i bk7: 11804a 11823877i bk8: 11776a 11826960i bk9: 11788a 11821429i bk10: 11724a 11815419i bk11: 11720a 11811743i bk12: 11568a 11819996i bk13: 11564a 11814813i bk14: 12212a 11814978i bk15: 12192a 11811714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669734 n_act=11446 n_pre=11430 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.04831
n_activity=736652 dram_eff=0.7858
bk0: 12292a 11818094i bk1: 12284a 11811834i bk2: 11996a 11816041i bk3: 11980a 11811792i bk4: 11788a 11823447i bk5: 11796a 11815391i bk6: 11788a 11826429i bk7: 11784a 11822618i bk8: 11792a 11826101i bk9: 11792a 11820380i bk10: 11712a 11813879i bk11: 11708a 11809794i bk12: 11560a 11822739i bk13: 11572a 11815386i bk14: 12228a 11814506i bk15: 12200a 11807564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669877 n_act=11436 n_pre=11420 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.04829
n_activity=736663 dram_eff=0.7854
bk0: 12284a 11817653i bk1: 12284a 11814605i bk2: 11980a 11818611i bk3: 11996a 11808302i bk4: 11788a 11823994i bk5: 11788a 11817261i bk6: 11788a 11825617i bk7: 11796a 11821060i bk8: 11792a 11826965i bk9: 11784a 11822686i bk10: 11700a 11814840i bk11: 11692a 11811373i bk12: 11572a 11820914i bk13: 11560a 11815808i bk14: 12204a 11813610i bk15: 12188a 11808423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03515
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669606 n_act=11477 n_pre=11461 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.04832
n_activity=735850 dram_eff=0.7868
bk0: 12296a 11813898i bk1: 12288a 11813567i bk2: 11976a 11820815i bk3: 11988a 11814858i bk4: 11784a 11824045i bk5: 11796a 11816399i bk6: 11788a 11827912i bk7: 11792a 11822404i bk8: 11812a 11823758i bk9: 11796a 11822320i bk10: 11704a 11813825i bk11: 11700a 11812548i bk12: 11592a 11821486i bk13: 11596a 11816611i bk14: 12180a 11816120i bk15: 12192a 11810431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03099
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669768 n_act=11408 n_pre=11392 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.04832
n_activity=735812 dram_eff=0.7868
bk0: 12280a 11815793i bk1: 12272a 11813559i bk2: 11992a 11815534i bk3: 11988a 11813248i bk4: 11784a 11823797i bk5: 11792a 11816284i bk6: 11796a 11828305i bk7: 11780a 11823442i bk8: 11784a 11825596i bk9: 11792a 11821367i bk10: 11700a 11815359i bk11: 11708a 11810903i bk12: 11592a 11821920i bk13: 11616a 11814440i bk14: 12192a 11815232i bk15: 12196a 11811102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11982031 n_nop=11669729 n_act=11453 n_pre=11437 n_req=82700 n_rd=190264 n_write=99148 bw_util=0.04831
n_activity=735674 dram_eff=0.7868
bk0: 12292a 11817830i bk1: 12284a 11814257i bk2: 11976a 11819844i bk3: 11976a 11815086i bk4: 11784a 11823869i bk5: 11784a 11816238i bk6: 11792a 11824714i bk7: 11788a 11821525i bk8: 11792a 11824342i bk9: 11800a 11821204i bk10: 11708a 11815889i bk11: 11712a 11810156i bk12: 11600a 11821175i bk13: 11596a 11815321i bk14: 12188a 11817683i bk15: 12192a 11812212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23781, Miss_rate = 0.285, Pending_hits = 41022, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40981, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40955, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40976, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40948, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40980, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40940, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40973, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40985, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40995, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40983, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40984, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40919, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40993, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40993, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40961, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40976, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 41010, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40989, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 41007, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40990, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 41007, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 901567
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 780255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.07056
	minimum = 6
	maximum = 34
Network latency average = 8.95475
	minimum = 6
	maximum = 32
Slowest packet = 3601495
Flit latency average = 8.9784
	minimum = 6
	maximum = 32
Slowest flit = 6713497
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000641684
	minimum = 0.000566061 (at node 4)
	maximum = 0.00073235 (at node 29)
Accepted packet rate average = 0.000641684
	minimum = 0.000566061 (at node 4)
	maximum = 0.00073235 (at node 29)
Injected flit rate average = 0.000963203
	minimum = 0.000566061 (at node 4)
	maximum = 0.00146591 (at node 40)
Accepted flit rate average= 0.000963203
	minimum = 0.000727516 (at node 32)
	maximum = 0.00116282 (at node 9)
Injected packet length average = 1.50105
Accepted packet length average = 1.50105
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0486 (14 samples)
	minimum = 6 (14 samples)
	maximum = 110.786 (14 samples)
Network latency average = 10.1031 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.5 (14 samples)
Flit latency average = 10.0266 (14 samples)
	minimum = 6 (14 samples)
	maximum = 103.929 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0444799 (14 samples)
	minimum = 0.0395417 (14 samples)
	maximum = 0.0506017 (14 samples)
Accepted packet rate average = 0.0444799 (14 samples)
	minimum = 0.0395417 (14 samples)
	maximum = 0.0506017 (14 samples)
Injected flit rate average = 0.0869513 (14 samples)
	minimum = 0.0634825 (14 samples)
	maximum = 0.116598 (14 samples)
Accepted flit rate average = 0.0869513 (14 samples)
	minimum = 0.0809649 (14 samples)
	maximum = 0.0921053 (14 samples)
Injected packet size average = 1.95485 (14 samples)
Accepted packet size average = 1.95485 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 52 sec (6412 sec)
gpgpu_simulation_rate = 48734 (inst/sec)
gpgpu_simulation_rate = 1529 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41904
gpu_sim_insn = 23069312
gpu_ipc =     550.5277
gpu_tot_sim_cycle = 10070155
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      33.3214
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343719
gpu_stall_icnt2sh    = 100957
partiton_reqs_in_parallel = 921847
partiton_reqs_in_parallel_total    = 141619660
partiton_level_parallism =      21.9990
partiton_level_parallism_total  =      14.1548
partiton_reqs_in_parallel_util = 921847
partiton_reqs_in_parallel_util_total    = 141619660
gpu_sim_cycle_parition_util = 41904
gpu_tot_sim_cycle_parition_util    = 6452160
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      21.9495
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     445.2930 GB/Sec
L2_BW_total  =      19.1450 GB/Sec
gpu_total_sim_rate=50748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
29064, 28336, 28735, 28486, 28848, 28464, 28771, 28095, 28527, 28093, 28461, 27838, 28447, 27705, 28294, 27517, 28263, 27569, 27967, 27238, 28073, 27417, 27783, 27290, 27683, 27268, 27771, 27148, 27677, 27153, 27523, 27050, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 434214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197236
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1594760	W0_Idle:323859461	W0_Scoreboard:18779575	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 418 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 10070154 
mrq_lat_table:289539 	16180 	25178 	47557 	93883 	138109 	198260 	114370 	72640 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1170003 	711134 	134380 	11479 	783 	40 	1823 	1837 	926 	1129 	271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1682316 	178487 	14673 	4937 	87923 	42250 	16109 	489 	0 	787 	36 	1824 	1836 	926 	1129 	271 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	938561 	416277 	22924 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	65826 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1168 	121 	139 	3 	37 	46 	61 	38 	23 	18 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    700570   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1156339   1271359   1083729 
dram[2]:    665982    635330    629891    876018    720466   1083182   1083641   1083668    845286    782057    697694    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    701350    845299    845289   1118990    697717   1291599    845664   1083744   1157584 
dram[4]:    846941    633345    629971    601694   1113953   1114097   1041833   1111271    633020    633005   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    698909    698426    629879    876155   1114133    690240    701360   1083652    845271    845278   1118994   1118727    587738   1291582   1037876   1271369 
dram[6]:    698354    642227    695507    876056   1083063   1083065   1083659    701349    845274    805469    875595    875614   1291589   1291576   1083949   1083815 
dram[7]:    698196    698727    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1115162   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    608143    845278   1118996    875593   1114737   1114893   1084053    841894 
dram[9]:    614952    698208    610119    637160    700762    700753   1083666   1083655    845328    698179   1043529   1118997   1291563    759475   1271362   1084720 
dram[10]:    698981    607158    876089    629955   1083091   1113971   1083662   1083655    609186    721490    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  8.082417  8.133978  6.652375  6.894358  6.711377  7.110406  8.325409  8.188321  6.787081  6.779236  6.267916  6.528670  7.424403  7.971469  6.404605  6.517280 
dram[1]:  8.020464  8.345609  6.459550  6.832343  6.871481  7.138677  7.899859  8.256259  6.698937  7.048447  6.465222  6.677268  7.761111  7.974322  6.202545  6.464088 
dram[2]:  7.753947  8.270042  6.393096  6.873054  7.059194  7.236434  8.212610  7.961702  6.621937  6.995068  6.325530  6.593496  7.736842  7.948791  6.270677  6.447629 
dram[3]:  8.032743  8.266854  6.447072  6.578161  6.606596  7.025063  7.961648  7.972973  6.668235  7.040994  6.617990  6.896719  7.264591  7.646175  6.303128  6.341279 
dram[4]:  8.005435  8.563319  6.397092  6.447694  6.696898  7.087231  7.719008  8.191241  6.780167  7.174463  6.475429  6.650645  7.127388  7.794979  6.249733  6.381264 
dram[5]:  8.045144  8.303244  6.297029  6.702576  6.849633  7.114213  7.676713  8.095238  6.736029  6.827918  6.268212  6.677647  7.489960  7.849719  6.068323  6.381680 
dram[6]:  7.979647  8.236363  6.175457  6.449324  6.936803  6.916153  7.804742  8.350224  6.658851  6.825721  6.271823  6.651817  7.668038  7.630287  6.176842  6.383442 
dram[7]:  7.856000  8.399429  6.370411  6.344027  6.997500  7.283485  7.764543  8.142442  6.530495  6.784689  6.461802  6.613769  7.584803  7.972896  6.251868  6.485588 
dram[8]:  7.456962  8.272472  6.367074  6.710434  6.981297  7.206675  7.620408  8.129172  6.374860  6.905109  6.370787  6.699764  7.524832  7.731034  6.167545  6.342362 
dram[9]:  8.047814  8.479827  6.280702  6.607843  7.245796  7.209781  8.032951  8.144105  6.510882  6.727811  6.417421  6.526437  7.543742  7.557200  6.328294  6.373232 
dram[10]:  7.944669  8.520984  6.426487  6.699063  6.951613  7.119441  7.653006  8.178102  6.468109  6.739336  6.534562  6.654162  7.474667  7.765928  6.211253  6.576405 
average row locality = 1003764/142331 = 7.052322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3299      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3313      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3294      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3315      3314      3316      3320      3295      3295      3266      3267      3427      3428 
total reads: 588739
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2287      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415025
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        903       911       633       642      1093      1104       964      1017       673       682       899       902       880       851       666       679
dram[1]:        908       927       636       655      1095      1101       971      1008       678       669       922       916       836       854       672       684
dram[2]:        906       959       632       670      1070      1080      1020      1055       664       683       942       910       901       911       672       677
dram[3]:        909       924       632       650      1103      1104      1016      1061       670       684       917       910       896       910       671       710
dram[4]:        948       925       652       662      1127      1135      1008      1006       677       677       906       934       877       818       686       700
dram[5]:        906       911       635       643      1129      1136      1038       999       669       678       865       873       842       814       699       689
dram[6]:        911       914       680       643      1141      1146       992       999       668       671       868       865       807       822       681       690
dram[7]:        921       923       636       645      1130      1147      1049      1056       670       669       861       856       836       819       697       680
dram[8]:        913       876       648       711      1126      1167      1030      1038       726       668       845       848       830       835       660       677
dram[9]:        871       879       652       682      1173      1140       994       958       677       681       848       851       833       849       674       701
dram[10]:        891       890       650       634      1098      1105       949       955       674       684       899       936       832       843       671       700
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     31519     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     72532    164726    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     41696    123984    124021    127175    127163     36925    173374
dram[4]:     164725    127173     72533    127253    247683    247711    247602    247612     32354     32353    123999    126754    127151    127166     36924     72532
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     47963     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    164726    127158     62520     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     62450
dram[9]:     127192    127179     63738    123389    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     32760    124004    168525    127133    127116     36926    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710420 n_act=12847 n_pre=12831 n_req=91282 n_rd=214096 n_write=109645 bw_util=0.05369
n_activity=812202 dram_eff=0.7972
bk0: 13816a 11878070i bk1: 13816a 11871969i bk2: 13516a 11879703i bk3: 13512a 11871465i bk4: 13260a 11879301i bk5: 13264a 11873823i bk6: 13256a 11890780i bk7: 13276a 11882934i bk8: 13264a 11888304i bk9: 13264a 11881554i bk10: 13196a 11874989i bk11: 13216a 11870178i bk12: 13060a 11878525i bk13: 13036a 11874672i bk14: 13668a 11877878i bk15: 13676a 11870965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710596 n_act=12808 n_pre=12792 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.05367
n_activity=811451 dram_eff=0.7977
bk0: 13812a 11877646i bk1: 13832a 11870201i bk2: 13528a 11876061i bk3: 13524a 11872513i bk4: 13268a 11882280i bk5: 13268a 11875120i bk6: 13264a 11887154i bk7: 13264a 11881241i bk8: 13256a 11889763i bk9: 13260a 11883566i bk10: 13176a 11873072i bk11: 13172a 11870895i bk12: 13032a 11881599i bk13: 13040a 11873530i bk14: 13680a 11873783i bk15: 13680a 11866662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710538 n_act=12848 n_pre=12832 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.05367
n_activity=811567 dram_eff=0.7975
bk0: 13832a 11876731i bk1: 13820a 11872784i bk2: 13512a 11876203i bk3: 13512a 11871384i bk4: 13260a 11884215i bk5: 13260a 11875422i bk6: 13256a 11893255i bk7: 13280a 11882253i bk8: 13260a 11886017i bk9: 13260a 11883620i bk10: 13192a 11873750i bk11: 13188a 11871584i bk12: 13028a 11883180i bk13: 13032a 11875313i bk14: 13676a 11877452i bk15: 13680a 11871595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710421 n_act=12944 n_pre=12928 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.05366
n_activity=812265 dram_eff=0.7967
bk0: 13816a 11878626i bk1: 13828a 11873776i bk2: 13484a 11878578i bk3: 13484a 11871337i bk4: 13264a 11879949i bk5: 13276a 11873968i bk6: 13260a 11887569i bk7: 13268a 11880180i bk8: 13248a 11889716i bk9: 13252a 11884834i bk10: 13172a 11876954i bk11: 13188a 11871002i bk12: 13060a 11878447i bk13: 13056a 11873840i bk14: 13672a 11873890i bk15: 13696a 11865680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710296 n_act=12959 n_pre=12943 n_req=91246 n_rd=214096 n_write=109545 bw_util=0.05367
n_activity=812263 dram_eff=0.7969
bk0: 13836a 11877583i bk1: 13832a 11874822i bk2: 13484a 11878943i bk3: 13496a 11869251i bk4: 13268a 11881306i bk5: 13260a 11874205i bk6: 13268a 11888924i bk7: 13264a 11881960i bk8: 13252a 11886228i bk9: 13264a 11882570i bk10: 13172a 11874807i bk11: 13180a 11871681i bk12: 13048a 11879601i bk13: 13040a 11875199i bk14: 13708a 11875288i bk15: 13724a 11868565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710250 n_act=13002 n_pre=12986 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.05367
n_activity=813089 dram_eff=0.796
bk0: 13812a 11880359i bk1: 13824a 11873727i bk2: 13484a 11877403i bk3: 13484a 11873171i bk4: 13260a 11883482i bk5: 13276a 11876020i bk6: 13264a 11888065i bk7: 13276a 11883531i bk8: 13248a 11889661i bk9: 13256a 11883254i bk10: 13200a 11874532i bk11: 13188a 11870636i bk12: 13040a 11879099i bk13: 13032a 11873284i bk14: 13736a 11873164i bk15: 13712a 11869739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08365
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710012 n_act=13048 n_pre=13032 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.05369
n_activity=812851 dram_eff=0.7966
bk0: 13832a 11877534i bk1: 13820a 11870016i bk2: 13500a 11873880i bk3: 13484a 11869402i bk4: 13260a 11884327i bk5: 13272a 11873623i bk6: 13260a 11887765i bk7: 13256a 11883444i bk8: 13268a 11887231i bk9: 13268a 11880778i bk10: 13188a 11871821i bk11: 13180a 11868033i bk12: 13036a 11881589i bk13: 13044a 11872998i bk14: 13752a 11872807i bk15: 13720a 11866155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710380 n_act=12949 n_pre=12933 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.05366
n_activity=812732 dram_eff=0.7963
bk0: 13828a 11876173i bk1: 13820a 11874257i bk2: 13488a 11877342i bk3: 13496a 11867158i bk4: 13260a 11884194i bk5: 13260a 11877707i bk6: 13264a 11886922i bk7: 13268a 11882292i bk8: 13268a 11887460i bk9: 13256a 11884390i bk10: 13172a 11874620i bk11: 13164a 11871547i bk12: 13044a 11880533i bk13: 13032a 11874516i bk14: 13724a 11872533i bk15: 13708a 11867127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0862
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710012 n_act=13050 n_pre=13034 n_req=91256 n_rd=214132 n_write=109611 bw_util=0.05369
n_activity=811882 dram_eff=0.7975
bk0: 13824a 11872584i bk1: 13824a 11872714i bk2: 13476a 11881855i bk3: 13488a 11874415i bk4: 13260a 11884216i bk5: 13280a 11874922i bk6: 13260a 11888005i bk7: 13260a 11882052i bk8: 13292a 11883923i bk9: 13264a 11883985i bk10: 13180a 11874532i bk11: 13176a 11872519i bk12: 13064a 11880731i bk13: 13068a 11875232i bk14: 13704a 11874877i bk15: 13712a 11869228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f1e3243aa60 :  mf: uid=20283804, sid24:w31, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (10070154), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710211 n_act=12943 n_pre=12927 n_req=91295 n_rd=214122 n_write=109636 bw_util=0.05369
n_activity=812020 dram_eff=0.7974
bk0: 13816a 11876051i bk1: 13812a 11872039i bk2: 13492a 11875368i bk3: 13488a 11871849i bk4: 13256a 11884499i bk5: 13260a 11875843i bk6: 13268a 11889622i bk7: 13252a 11883396i bk8: 13256a 11887520i bk9: 13264a 11881852i bk10: 13180a 11874822i bk11: 13182a 11868411i bk12: 13068a 11881059i bk13: 13088a 11873127i bk14: 13716a 11874870i bk15: 13724a 11869361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09044
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12059839 n_nop=11710334 n_act=12934 n_pre=12918 n_req=91264 n_rd=214096 n_write=109557 bw_util=0.05367
n_activity=811790 dram_eff=0.7974
bk0: 13832a 11877122i bk1: 13820a 11873062i bk2: 13484a 11879153i bk3: 13476a 11874030i bk4: 13256a 11884190i bk5: 13256a 11875648i bk6: 13260a 11886708i bk7: 13256a 11881464i bk8: 13264a 11886432i bk9: 13280a 11881940i bk10: 13180a 11876183i bk11: 13180a 11869711i bk12: 13064a 11880230i bk13: 13068a 11874570i bk14: 13708a 11877973i bk15: 13712a 11871550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43997, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43958, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43932, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43953, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43926, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43957, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43915, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43950, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43961, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43971, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43959, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43958, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43897, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43968, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43972, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43939, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43951, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43986, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43968, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43984, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43966, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43984, Reservation_fails = 137
L2_total_cache_accesses = 2034029

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
L2_total_cache_misses = 588739
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 967052
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 845740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7399
	minimum = 6
	maximum = 77
Network latency average = 9.95725
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
	minimum = 6
	maximum = 64
Slowest packet = 3678261
Flit latency average = 9.09446
	minimum = 6
	maximum = 62
Slowest flit = 7113563
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0939618
	minimum = 0.0836575 (at node 7)
	maximum = 0.10683 (at node 29)
Accepted packet rate average = 0.0939618
	minimum = 0.0836575 (at node 7)
	maximum = 0.10683 (at node 29)
Injected flit rate average = 0.187862
	minimum = 0.139453 (at node 7)
	maximum = 0.249016 (at node 29)
Accepted flit rate average= 0.187862
	minimum = 0.177863 (at node 35)
	maximum = 0.195976 (at node 17)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.028 (15 samples)
	minimum = 6 (15 samples)
	maximum = 108.533 (15 samples)
Network latency average = 10.0933 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.8 (15 samples)
Flit latency average = 9.96442 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.133 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0477787 (15 samples)
	minimum = 0.0424828 (15 samples)
	maximum = 0.0543503 (15 samples)
Accepted packet rate average = 0.0477787 (15 samples)
	minimum = 0.0424828 (15 samples)
	maximum = 0.0543503 (15 samples)
Injected flit rate average = 0.0936787 (15 samples)
	minimum = 0.0685472 (15 samples)
	maximum = 0.125426 (15 samples)
Accepted flit rate average = 0.0936787 (15 samples)
	minimum = 0.0874248 (15 samples)
	maximum = 0.09903 (15 samples)
Injected packet size average = 1.96068 (15 samples)
Accepted packet size average = 1.96068 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 12 sec (6612 sec)
gpgpu_simulation_rate = 50748 (inst/sec)
gpgpu_simulation_rate = 1523 (cycle/sec)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 2023566
gpu_sim_insn = 20978048
gpu_ipc =      10.3669
gpu_tot_sim_cycle = 12315871
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      28.9488
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343719
gpu_stall_icnt2sh    = 101112
partiton_reqs_in_parallel = 44518452
partiton_reqs_in_parallel_total    = 142541507
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.1885
partiton_reqs_in_parallel_util = 44518452
partiton_reqs_in_parallel_util_total    = 142541507
gpu_sim_cycle_parition_util = 2023566
gpu_tot_sim_cycle_parition_util    = 6494064
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9615
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =       3.1477 GB/Sec
L2_BW_total  =      16.1712 GB/Sec
gpu_total_sim_rate=43729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30950, 30126, 30618, 30303, 30711, 30258, 30634, 29843, 30321, 29838, 30229, 29517, 30195, 29288, 30019, 29173, 30011, 29202, 29692, 28776, 29729, 29073, 29416, 28900, 29316, 28804, 29381, 28712, 29215, 28717, 29156, 28568, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 434214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197236
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1747206	W0_Idle:429378230	W0_Scoreboard:25077100	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 415 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 12313565 
mrq_lat_table:300434 	16709 	25374 	47723 	95431 	138122 	198260 	114370 	72640 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1227981 	720240 	134380 	11479 	791 	44 	1842 	1862 	942 	1166 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1746692 	180793 	14680 	4937 	88318 	42250 	16109 	489 	0 	795 	40 	1843 	1867 	936 	1166 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	989824 	432048 	22962 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	65954 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1356 	139 	139 	8 	42 	54 	80 	52 	42 	35 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    635330    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    871810   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    695507    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    886735   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    614952    698208    610119    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    630110    876089    629955   1083091   1113971   1083662   1083655    609186    886727    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  7.951936  7.978581  6.497207  6.672019  6.522936  6.860073  8.348018  8.209235  6.522084  6.568337  6.069547  6.339561  7.232440  7.836339  6.209033  6.339764 
dram[1]:  7.924101  8.192307  6.288337  6.672019  6.669789  6.876812  7.852210  8.204906  6.409344  6.792208  6.320485  6.488136  7.615903  7.880056  6.008113  6.274074 
dram[2]:  7.624041  8.114597  6.261571  6.645714  6.867150  6.901579  8.179856  7.832187  6.412027  6.778563  6.135539  6.385128  7.538051  7.853964  6.086509  6.300000 
dram[3]:  7.930759  8.124147  6.245425  6.417036  6.384529  6.756532  7.920613  7.953846  6.416295  6.789846  6.468997  6.659722  7.096491  7.506631  6.155047  6.150415 
dram[4]:  7.843421  8.441134  6.213291  6.261853  6.470455  6.920925  7.617135  8.098151  6.623705  6.929001  6.342541  6.514739  7.026087  7.617250  6.097636  6.237645 
dram[5]:  7.926764  8.189821  6.126716  6.487696  6.621653  6.853012  7.673414  8.083807  6.488713  6.603211  6.136606  6.492099  7.308785  7.721312  5.909362  6.209644 
dram[6]:  7.879470  7.978581  6.003096  6.256465  6.704841  6.732544  7.807428  8.360294  6.413793  6.673233  6.049422  6.487585  7.525965  7.434954  6.016194  6.220357 
dram[7]:  7.734111  8.190934  6.165781  6.192964  6.732544  6.948718  7.757163  8.043847  6.292896  6.600917  6.285558  6.453933  7.412844  7.777166  6.082051  6.271670 
dram[8]:  7.319018  8.164384  6.163656  6.534386  6.764286  6.947561  7.568575  8.042433  6.182404  6.626007  6.241304  6.494344  7.329457  7.577540  6.030550  6.151452 
dram[9]:  7.946667  8.306834  6.072100  6.464365  7.042131  6.925700  7.987360  8.098431  6.279956  6.501691  6.279781  6.332233  7.380208  7.440367  6.181250  6.233438 
dram[10]:  7.861477  8.370787  6.178914  6.484340  6.706368  6.926919  7.584000  8.115549  6.187768  6.482022  6.379578  6.504525  7.351491  7.578877  6.036660  6.389428 
average row locality = 1017111/147887 = 6.877623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3349      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3364      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3363      3366      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3342      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3369      3368      3372      3370      3345      3344      3310      3310      3480      3477 
total reads: 597547
bank skew: 3511/3298 = 1.06
chip skew: 54334/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2387      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2392      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2319      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419564
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        907       917       646       649      1095      1108       966      1024       684       688       924       905       925       855       690       692
dram[1]:        913       943       669       686      1096      1107      1015      1010       713       680       926       919       840       864       681       705
dram[2]:        910       965       661       677      1074      1081      1033      1059       670       695       945       917       905       921       685       684
dram[3]:        914       929       641       660      1106      1107      1017      1061       676       690       933       913       900       914       679       729
dram[4]:        953       930       659       690      1127      1135      1017      1007       684       685       909       943       880       823       692       712
dram[5]:        911       916       645       651      1129      1137      1039      1000       675       699       869       882       846       819       706       701
dram[6]:        916       918       687       655      1168      1161       993      1000       686       677       884       874       812       826       688       697
dram[7]:        948       932       643       653      1181      1149      1050      1056       676       676       889       860       861       823       704       701
dram[8]:        951       880       676       717      1126      1166      1058      1039       758       674       849       858       839       840       667       683
dram[9]:        891       884       672       701      1175      1165       996       963       689       700       852       854       838       854       682       722
dram[10]:        907       919       682       641      1098      1112       950       957       692       696       903       940       840       860       702       707
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     34021     22050    124032    124017    173607    127111     95315     36930
dram[1]:     127158    127202     87413    123664    247658    247650    247618    247591    123666     24990    124031    123994    127103    127120     36915     87414
dram[2]:     127171    255431    123582     83357    247672    247652    247626    247677     22004     72532    164726    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     41696    123984    124021    127175    127163     36925    173374
dram[4]:     164725    127173     72533    127253    247683    247711    247602    247612     32354     32353    123999    126754    127151    127166     36924     72532
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     87414    123996    123955    127140    127157     47963     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     71470     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    142115    123968    164726    127158     62520     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     62450
dram[9]:     127192    127179     72108    123389    262484    247689    247650    247656     31113     72108    124002    124003    127123    127149     36925     96317
dram[10]:     127188    142402    142116     63736    247676    247632    247636    247628     72108     32843    124004    168525    127133    127116     72108    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15462042 n_act=13348 n_pre=13332 n_req=92492 n_rd=217296 n_write=111285 bw_util=0.04155
n_activity=837300 dram_eff=0.7849
bk0: 14020a 15634116i bk1: 14024a 15627922i bk2: 13712a 15635578i bk3: 13712a 15627203i bk4: 13468a 15634871i bk5: 13472a 15629163i bk6: 13456a 15646894i bk7: 13472a 15638919i bk8: 13476a 15643649i bk9: 13480a 15637082i bk10: 13396a 15630567i bk11: 13416a 15625823i bk12: 13240a 15634473i bk13: 13204a 15630841i bk14: 13872a 15633554i bk15: 13876a 15626722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834986
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15462246 n_act=13305 n_pre=13289 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.04153
n_activity=836143 dram_eff=0.7857
bk0: 14012a 15633773i bk1: 14044a 15626144i bk2: 13732a 15631799i bk3: 13720a 15628282i bk4: 13472a 15637734i bk5: 13472a 15630446i bk6: 13468a 15643060i bk7: 13468a 15637120i bk8: 13484a 15645052i bk9: 13452a 15639087i bk10: 13356a 15628975i bk11: 13364a 15626592i bk12: 13200a 15637781i bk13: 13204a 15629771i bk14: 13896a 15629463i bk15: 13892a 15622261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15462206 n_act=13356 n_pre=13340 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.04152
n_activity=837202 dram_eff=0.7845
bk0: 14032a 15632926i bk1: 14024a 15628883i bk2: 13716a 15632097i bk3: 13712a 15627082i bk4: 13460a 15639806i bk5: 13456a 15630694i bk6: 13464a 15649118i bk7: 13480a 15638084i bk8: 13464a 15641494i bk9: 13460a 15639099i bk10: 13388a 15629379i bk11: 13392a 15627185i bk12: 13200a 15639292i bk13: 13192a 15631607i bk14: 13880a 15633251i bk15: 13888a 15627319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.828058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15462011 n_act=13455 n_pre=13439 n_req=92431 n_rd=217216 n_write=111182 bw_util=0.04152
n_activity=837840 dram_eff=0.7839
bk0: 14016a 15634843i bk1: 14028a 15629961i bk2: 13692a 15634214i bk3: 13696a 15627054i bk4: 13484a 15635318i bk5: 13484a 15629217i bk6: 13460a 15643513i bk7: 13472a 15636085i bk8: 13444a 15645107i bk9: 13456a 15640174i bk10: 13364a 15632839i bk11: 13388a 15626538i bk12: 13224a 15634468i bk13: 13224a 15629964i bk14: 13876a 15629773i bk15: 13908a 15621290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461954 n_act=13436 n_pre=13420 n_req=92459 n_rd=217296 n_write=111197 bw_util=0.04154
n_activity=837169 dram_eff=0.7848
bk0: 14044a 15633703i bk1: 14032a 15630898i bk2: 13688a 15634647i bk3: 13704a 15624807i bk4: 13476a 15636776i bk5: 13468a 15629754i bk6: 13484a 15644632i bk7: 13468a 15637893i bk8: 13452a 15641912i bk9: 13464a 15637990i bk10: 13368a 15630714i bk11: 13372a 15627600i bk12: 13212a 15635788i bk13: 13216a 15631287i bk14: 13916a 15630922i bk15: 13932a 15624236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461898 n_act=13498 n_pre=13482 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.04153
n_activity=838097 dram_eff=0.7837
bk0: 14020a 15636473i bk1: 14020a 15630022i bk2: 13696a 15633129i bk3: 13688a 15628779i bk4: 13472a 15638898i bk5: 13476a 15631353i bk6: 13464a 15644083i bk7: 13472a 15639476i bk8: 13456a 15645060i bk9: 13464a 15638564i bk10: 13384a 15630414i bk11: 13388a 15626267i bk12: 13212a 15635135i bk13: 13204a 15629361i bk14: 13940a 15628877i bk15: 13920a 15625486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826562
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461636 n_act=13550 n_pre=13534 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.04155
n_activity=838502 dram_eff=0.7837
bk0: 14024a 15633683i bk1: 14028a 15625880i bk2: 13720a 15629460i bk3: 13696a 15625011i bk4: 13460a 15639810i bk5: 13468a 15629141i bk6: 13456a 15643850i bk7: 13456a 15639416i bk8: 13488a 15642709i bk9: 13460a 15636413i bk10: 13388a 15627343i bk11: 13376a 15623814i bk12: 13208a 15637750i bk13: 13224a 15628970i bk14: 13968a 15628510i bk15: 13916a 15621966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461782 n_act=13484 n_pre=13468 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.04155
n_activity=839686 dram_eff=0.7826
bk0: 14028a 15632293i bk1: 14040a 15630189i bk2: 13696a 15633044i bk3: 13692a 15622986i bk4: 13496a 15639489i bk5: 13488a 15632763i bk6: 13460a 15642893i bk7: 13472a 15638121i bk8: 13472a 15642845i bk9: 13464a 15639879i bk10: 13372a 15630251i bk11: 13368a 15627259i bk12: 13216a 15636597i bk13: 13208a 15630628i bk14: 13932a 15628366i bk15: 13932a 15622495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.828501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461608 n_act=13564 n_pre=13548 n_req=92466 n_rd=217328 n_write=111255 bw_util=0.04155
n_activity=837889 dram_eff=0.7843
bk0: 14040a 15628504i bk1: 14028a 15628833i bk2: 13680a 15637479i bk3: 13684a 15630210i bk4: 13464a 15639715i bk5: 13488a 15630359i bk6: 13472a 15643819i bk7: 13472a 15637896i bk8: 13492a 15639518i bk9: 13464a 15639292i bk10: 13368a 15630434i bk11: 13368a 15628196i bk12: 13244a 15636665i bk13: 13240a 15631244i bk14: 13900a 15630829i bk15: 13924a 15624763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.825433
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461847 n_act=13434 n_pre=13418 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.04155
n_activity=837356 dram_eff=0.7849
bk0: 14020a 15632230i bk1: 14020a 15628106i bk2: 13720a 15630814i bk3: 13696a 15627667i bk4: 13456a 15639986i bk5: 13464a 15631205i bk6: 13468a 15645616i bk7: 13456a 15639319i bk8: 13456a 15642968i bk9: 13464a 15637290i bk10: 13372a 15630730i bk11: 13380a 15623967i bk12: 13244a 15637257i bk13: 13260a 15629335i bk14: 13928a 15630745i bk15: 13924a 15625132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831711
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15817303 n_nop=15461842 n_act=13458 n_pre=13442 n_req=92491 n_rd=217332 n_write=111229 bw_util=0.04154
n_activity=837954 dram_eff=0.7842
bk0: 14032a 15633342i bk1: 14028a 15629173i bk2: 13688a 15634695i bk3: 13676a 15629622i bk4: 13464a 15639611i bk5: 13464a 15631086i bk6: 13476a 15642509i bk7: 13472a 15637154i bk8: 13488a 15641610i bk9: 13480a 15637266i bk10: 13380a 15631844i bk11: 13376a 15625608i bk12: 13240a 15636384i bk13: 13240a 15630574i bk14: 13920a 15633593i bk15: 13908a 15627218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.827606

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46599, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46562, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46522, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46539, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46517, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46537, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46519, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27164, Miss_rate = 0.285, Pending_hits = 46554, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46555, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46565, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46568, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46546, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46488, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46538, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46545, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46539, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46532, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27167, Miss_rate = 0.284, Pending_hits = 46577, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46577, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46582, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27172, Miss_rate = 0.284, Pending_hits = 46571, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46585, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597547
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1024117
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 902805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02038
	minimum = 6
	maximum = 35
Network latency average = 8.9006
	minimum = 6
	maximum = 34
Slowest packet = 4111048
Flit latency average = 8.93297
	minimum = 6
	maximum = 34
Slowest flit = 7674853
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000664184
	minimum = 0.000584612 (at node 26)
	maximum = 0.000760292 (at node 43)
Accepted packet rate average = 0.000664184
	minimum = 0.000584612 (at node 26)
	maximum = 0.000760292 (at node 43)
Injected flit rate average = 0.000997556
	minimum = 0.000586094 (at node 26)
	maximum = 0.00152034 (at node 43)
Accepted flit rate average= 0.000997556
	minimum = 0.000753373 (at node 34)
	maximum = 0.00121889 (at node 13)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9026 (16 samples)
	minimum = 6 (16 samples)
	maximum = 103.938 (16 samples)
Network latency average = 10.0188 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.5625 (16 samples)
Flit latency average = 9.89995 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.9375 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.044834 (16 samples)
	minimum = 0.0398641 (16 samples)
	maximum = 0.0510009 (16 samples)
Accepted packet rate average = 0.044834 (16 samples)
	minimum = 0.0398641 (16 samples)
	maximum = 0.0510009 (16 samples)
Injected flit rate average = 0.0878862 (16 samples)
	minimum = 0.0642996 (16 samples)
	maximum = 0.117682 (16 samples)
Accepted flit rate average = 0.0878862 (16 samples)
	minimum = 0.0820079 (16 samples)
	maximum = 0.0929168 (16 samples)
Injected packet size average = 1.96026 (16 samples)
Accepted packet size average = 1.96026 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 53 sec (8153 sec)
gpgpu_simulation_rate = 43729 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41963
gpu_sim_insn = 23069952
gpu_ipc =     549.7689
gpu_tot_sim_cycle = 12579984
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      30.1749
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343755
gpu_stall_icnt2sh    = 117406
partiton_reqs_in_parallel = 923150
partiton_reqs_in_parallel_total    = 187059959
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      14.9430
partiton_reqs_in_parallel_util = 923150
partiton_reqs_in_parallel_util_total    = 187059959
gpu_sim_cycle_parition_util = 41963
gpu_tot_sim_cycle_parition_util    = 8517630
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.9617
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     445.2451 GB/Sec
L2_BW_total  =      17.3169 GB/Sec
gpu_total_sim_rate=45652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32948, 32097, 32616, 32274, 32709, 32241, 32605, 31814, 32319, 31815, 32233, 31468, 32193, 31232, 31996, 31129, 31982, 31200, 31669, 30747, 31700, 31044, 31393, 30871, 31293, 30754, 31352, 30689, 31186, 30715, 31127, 30545, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 434308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1798229	W0_Idle:429386850	W0_Scoreboard:26115175	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 400 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 12579983 
mrq_lat_table:325736 	18632 	28574 	53505 	106273 	156643 	221939 	119205 	73132 	7964 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1328851 	816034 	134836 	11479 	791 	44 	1842 	1862 	942 	1166 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1921323 	202394 	15555 	4950 	88318 	42250 	16109 	489 	0 	795 	40 	1843 	1867 	936 	1166 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1071256 	478411 	26238 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	132002 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1434 	145 	139 	8 	42 	54 	80 	52 	42 	35 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    635330    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    871810   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    695507    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    886735   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    614952    698208    610119    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    630110    876089    629955   1083091   1113971   1083662   1083655    609186    886727    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  7.645540  7.727488  6.377510  6.522051  6.450104  6.764449  7.875635  7.814861  6.381726  6.471193  5.951796  6.119302  7.051136  7.577724  6.078008  6.210173 
dram[1]:  7.573256  7.916262  6.191634  6.580145  6.443984  6.647059  7.405018  7.658446  6.338710  6.672688  6.237575  6.369168  7.259086  7.393795  5.839640  6.154943 
dram[2]:  7.281250  7.790670  6.025592  6.505630  6.704865  6.694385  7.618405  7.515115  6.266201  6.677660  5.849442  6.241071  7.238596  7.461446  5.894257  6.247104 
dram[3]:  7.766388  7.818727  6.106936  6.294935  6.189243  6.545838  7.565854  7.696030  6.420676  6.622363  6.278000  6.463515  6.759259  7.127439  6.007435  6.023234 
dram[4]:  7.432802  8.048207  6.085577  6.010407  6.229459  6.751904  7.423445  7.554070  6.453799  6.824104  6.140900  6.201183  6.663802  7.158199  6.022284  6.020408 
dram[5]:  7.616374  7.703310  5.952113  6.347347  6.468196  6.814286  7.375743  7.810063  6.386572  6.449231  5.895970  6.333333  7.006780  7.498789  5.781835  6.198086 
dram[6]:  7.510957  7.616103  5.892393  6.056352  6.598509  6.506289  7.505455  8.032383  6.238850  6.540062  5.887745  6.219584  7.305425  7.029479  5.895644  6.120869 
dram[7]:  7.420933  7.848375  5.988668  6.010417  6.554382  6.733189  7.464500  7.835651  6.195266  6.517635  6.117819  6.242545  7.059226  7.400239  5.976037  6.170314 
dram[8]:  7.005365  7.810779  5.983962  6.498973  6.572640  6.866298  7.264637  7.713930  6.022009  6.491735  6.039423  6.394094  6.976431  7.357820  5.908759  6.107446 
dram[9]:  7.647128  7.963370  6.040952  6.294643  6.750816  6.814286  7.733167  7.738750  6.222552  6.425510  6.180924  6.162426  7.076310  7.209733  6.123702  6.071161 
dram[10]:  7.535260  8.009828  6.071839  6.374246  6.481211  6.776201  7.319575  7.822194  6.102713  6.419980  6.161606  6.331319  7.048753  7.367734  5.910584  6.186246 
average row locality = 1111688/166506 = 6.676564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3716      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3733      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3733      3735      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3709      3710      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3739      3736      3741      3739      3715      3711      3679      3678      3860      3858 
total reads: 663168
bank skew: 3897/3666 = 1.06
chip skew: 60302/60264 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2545      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2468      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448520
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        872       881       633       637      1046      1058       926       980       668       673       887       871       887       824       673       676
dram[1]:        877       906       654       671      1047      1057       973       968       695       665       889       883       810       832       664       689
dram[2]:        875       924       648       663      1027      1033       989      1014       655       679       906       881       868       884       670       670
dram[3]:        878       893       629       647      1056      1056       974      1015       662       675       896       879       865       877       663       710
dram[4]:        914       894       645       674      1074      1083       974       966       668       670       874       905       846       794       675       694
dram[5]:        876       880       632       639      1078      1086       994       959       659       683       838       850       815       791       688       685
dram[6]:        880       882       671       642      1112      1106       951       959       670       663       851       842       783       798       672       681
dram[7]:        908       896       631       640      1124      1096      1004      1011       661       661       856       830       830       795       687       683
dram[8]:        912       848       661       700      1074      1112      1010       994       736       660       819       828       809       810       652       668
dram[9]:        857       851       657       684      1119      1110       955       925       673       683       821       824       808       823       667       703
dram[10]:        873       883       666       630      1048      1061       913       920       675       679       867       903       809       829       684       690
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     34021     22050    124032    124017    173607    127111     95315     36930
dram[1]:     127158    127202     87413    123664    247658    247650    247618    247591    123666     24990    124031    123994    127103    127120     36915     87414
dram[2]:     127171    255431    123582     83357    247672    247652    247626    247677     22004     72532    164726    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     41696    123984    124021    127175    127163     36925    173374
dram[4]:     164725    127173     72533    127253    247683    247711    247602    247612     32354     32353    123999    126754    127151    127166     36924     72532
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     87414    123996    123955    127140    127157     47963     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     71470     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    142115    123968    164726    127158     62520     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     62450
dram[9]:     127192    127179     72108    123389    262484    247689    247650    247656     31113     72108    124002    124003    127123    127149     36925     96317
dram[10]:     127188    142402    142116     63736    247676    247632    247636    247628     72108     32843    124004    168525    127133    127116     72108    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502379 n_act=14978 n_pre=14962 n_req=101082 n_rd=241132 n_write=121770 bw_util=0.04566
n_activity=913571 dram_eff=0.7945
bk0: 15560a 15693112i bk1: 15560a 15686096i bk2: 15216a 15694813i bk3: 15220a 15685020i bk4: 14940a 15695393i bk5: 14944a 15689240i bk6: 14936a 15707007i bk7: 14948a 15699414i bk8: 14948a 15703431i bk9: 14940a 15696567i bk10: 14864a 15689541i bk11: 14888a 15682971i bk12: 14712a 15694529i bk13: 14672a 15689189i bk14: 15392a 15692347i bk15: 15392a 15685223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.874936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f1e2d235f70 :  mf: uid=22945267, sid19:w03, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12579983), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502425 n_act=15004 n_pre=14988 n_req=101067 n_rd=241102 n_write=121702 bw_util=0.04565
n_activity=912446 dram_eff=0.7952
bk0: 15552a 15691402i bk1: 15576a 15684146i bk2: 15236a 15690788i bk3: 15232a 15685658i bk4: 14944a 15697968i bk5: 14952a 15688716i bk6: 14940a 15702482i bk7: 14940a 15694526i bk8: 14956a 15704136i bk9: 14928a 15698220i bk10: 14828a 15688716i bk11: 14838a 15685377i bk12: 14672a 15697006i bk13: 14684a 15687569i bk14: 15420a 15687678i bk15: 15404a 15680071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502229 n_act=15102 n_pre=15086 n_req=101042 n_rd=241076 n_write=121728 bw_util=0.04565
n_activity=913517 dram_eff=0.7943
bk0: 15568a 15690338i bk1: 15564a 15687106i bk2: 15224a 15689801i bk3: 15224a 15683452i bk4: 14928a 15699069i bk5: 14928a 15689011i bk6: 14944a 15707216i bk7: 14956a 15696733i bk8: 14936a 15701300i bk9: 14928a 15699196i bk10: 14876a 15686669i bk11: 14864a 15685739i bk12: 14664a 15698604i bk13: 14672a 15689550i bk14: 15400a 15690004i bk15: 15400a 15685051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502274 n_act=15135 n_pre=15119 n_req=101016 n_rd=241056 n_write=121637 bw_util=0.04564
n_activity=914116 dram_eff=0.7935
bk0: 15552a 15694952i bk1: 15564a 15687791i bk2: 15188a 15693005i bk3: 15196a 15684427i bk4: 14956a 15694819i bk5: 14960a 15687229i bk6: 14932a 15704065i bk7: 14944a 15696576i bk8: 14916a 15707130i bk9: 14932a 15699870i bk10: 14844a 15691557i bk11: 14860a 15684110i bk12: 14696a 15692974i bk13: 14708a 15687331i bk14: 15384a 15689175i bk15: 15424a 15679452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15501863 n_act=15243 n_pre=15227 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.04566
n_activity=913537 dram_eff=0.7945
bk0: 15588a 15691232i bk1: 15568a 15688775i bk2: 15184a 15694250i bk3: 15220a 15680702i bk4: 14952a 15694488i bk5: 14940a 15689747i bk6: 14956a 15704490i bk7: 14948a 15695605i bk8: 14932a 15701282i bk9: 14940a 15697856i bk10: 14836a 15689946i bk11: 14852a 15684697i bk12: 14692a 15693391i bk13: 14688a 15687866i bk14: 15436a 15689410i bk15: 15464a 15681023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.874802
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502136 n_act=15167 n_pre=15151 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.04564
n_activity=914437 dram_eff=0.7934
bk0: 15556a 15694795i bk1: 15556a 15687657i bk2: 15196a 15690883i bk3: 15196a 15685276i bk4: 14940a 15698655i bk5: 14944a 15690755i bk6: 14940a 15704081i bk7: 14944a 15699106i bk8: 14932a 15705414i bk9: 14948a 15697679i bk10: 14864a 15687654i bk11: 14860a 15683530i bk12: 14684a 15694858i bk13: 14672a 15688830i bk14: 15464a 15686288i bk15: 15440a 15684312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868677
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15501765 n_act=15280 n_pre=15264 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.04566
n_activity=914969 dram_eff=0.7933
bk0: 15568a 15690885i bk1: 15568a 15683418i bk2: 15216a 15688717i bk3: 15196a 15681850i bk4: 14936a 15699514i bk5: 14944a 15687702i bk6: 14928a 15705112i bk7: 14928a 15700238i bk8: 14964a 15702629i bk9: 14936a 15696118i bk10: 14868a 15685905i bk11: 14852a 15680455i bk12: 14680a 15697453i bk13: 14692a 15686630i bk14: 15488a 15686849i bk15: 15432a 15679956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.869915
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502071 n_act=15178 n_pre=15162 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.04565
n_activity=916057 dram_eff=0.7921
bk0: 15568a 15691130i bk1: 15572a 15687671i bk2: 15192a 15690949i bk3: 15200a 15679497i bk4: 14972a 15699399i bk5: 14964a 15691728i bk6: 14932a 15703407i bk7: 14940a 15698035i bk8: 14940a 15703547i bk9: 14944a 15699564i bk10: 14852a 15688866i bk11: 14836a 15684935i bk12: 14692a 15695421i bk13: 14676a 15688622i bk14: 15448a 15687421i bk15: 15456a 15679864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868096
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15501854 n_act=15234 n_pre=15218 n_req=101061 n_rd=241188 n_write=121727 bw_util=0.04566
n_activity=914224 dram_eff=0.7939
bk0: 15588a 15685701i bk1: 15564a 15687382i bk2: 15188a 15694673i bk3: 15184a 15688009i bk4: 14936a 15698877i bk5: 14956a 15689832i bk6: 14956a 15704287i bk7: 14944a 15697597i bk8: 14972a 15699205i bk9: 14940a 15699415i bk10: 14836a 15687941i bk11: 14840a 15686664i bk12: 14716a 15694835i bk13: 14708a 15689930i bk14: 15420a 15689597i bk15: 15440a 15682970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502165 n_act=15059 n_pre=15043 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.04567
n_activity=913664 dram_eff=0.7945
bk0: 15560a 15689680i bk1: 15560a 15685180i bk2: 15216a 15689681i bk3: 15204a 15684106i bk4: 14936a 15698944i bk5: 14940a 15690186i bk6: 14940a 15705942i bk7: 14920a 15698720i bk8: 14928a 15702748i bk9: 14944a 15696938i bk10: 14844a 15689273i bk11: 14860a 15680722i bk12: 14716a 15696141i bk13: 14736a 15686968i bk14: 15444a 15690132i bk15: 15448a 15682390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.873979
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15895221 n_nop=15502059 n_act=15127 n_pre=15111 n_req=101096 n_rd=241208 n_write=121716 bw_util=0.04566
n_activity=914204 dram_eff=0.794
bk0: 15572a 15691877i bk1: 15564a 15686367i bk2: 15184a 15692551i bk3: 15180a 15687363i bk4: 14940a 15697920i bk5: 14944a 15690224i bk6: 14956a 15701745i bk7: 14944a 15696526i bk8: 14964a 15701132i bk9: 14956a 15697068i bk10: 14860a 15687486i bk11: 14844a 15683356i bk12: 14716a 15693636i bk13: 14712a 15688709i bk14: 15440a 15692941i bk15: 15432a 15685077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30142, Miss_rate = 0.288, Pending_hits = 49573, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49534, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49496, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49515, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49489, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49513, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49490, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49528, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49528, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30155, Miss_rate = 0.289, Pending_hits = 49540, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49542, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49519, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49463, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49511, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49518, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49511, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30153, Miss_rate = 0.289, Pending_hits = 49507, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49551, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49553, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49559, Reservation_fails = 151
L2_cache_bank[20]: Access = 104534, Miss = 30158, Miss_rate = 0.288, Pending_hits = 49546, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49560, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663168
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1089546
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7486
	minimum = 6
	maximum = 86
Network latency average = 9.94644
	minimum = 6
	maximum = 61
Slowest packet = 4207910
Flit latency average = 9.08651
	minimum = 6
	maximum = 61
Slowest flit = 8246422
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0939517
	minimum = 0.0835041 (at node 23)
	maximum = 0.106942 (at node 48)
Accepted packet rate average = 0.0939517
	minimum = 0.0835041 (at node 23)
	maximum = 0.106942 (at node 48)
Injected flit rate average = 0.187781
	minimum = 0.139221 (at node 23)
	maximum = 0.248928 (at node 48)
Accepted flit rate average= 0.187781
	minimum = 0.17778 (at node 43)
	maximum = 0.196046 (at node 12)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8935 (17 samples)
	minimum = 6 (17 samples)
	maximum = 102.882 (17 samples)
Network latency average = 10.0145 (17 samples)
	minimum = 6 (17 samples)
	maximum = 95.4118 (17 samples)
Flit latency average = 9.8521 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.8235 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0477233 (17 samples)
	minimum = 0.0424312 (17 samples)
	maximum = 0.0542916 (17 samples)
Accepted packet rate average = 0.0477233 (17 samples)
	minimum = 0.0424312 (17 samples)
	maximum = 0.0542916 (17 samples)
Injected flit rate average = 0.0937623 (17 samples)
	minimum = 0.0687068 (17 samples)
	maximum = 0.125402 (17 samples)
Accepted flit rate average = 0.0937623 (17 samples)
	minimum = 0.0876415 (17 samples)
	maximum = 0.0989833 (17 samples)
Injected packet size average = 1.96471 (17 samples)
Accepted packet size average = 1.96471 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 35 sec (8315 sec)
gpgpu_simulation_rate = 45652 (inst/sec)
gpgpu_simulation_rate = 1512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 1934511
gpu_sim_insn = 20984576
gpu_ipc =      10.8475
gpu_tot_sim_cycle = 14736645
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      27.1829
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343755
gpu_stall_icnt2sh    = 117535
partiton_reqs_in_parallel = 42559242
partiton_reqs_in_parallel_total    = 187983109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.6442
partiton_reqs_in_parallel_util = 42559242
partiton_reqs_in_parallel_util_total    = 187983109
gpu_sim_cycle_parition_util = 1934511
gpu_tot_sim_cycle_parition_util    = 8559593
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9688
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =       3.3741 GB/Sec
L2_BW_total  =      15.2256 GB/Sec
gpu_total_sim_rate=41068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34785, 33822, 34433, 33973, 34526, 33966, 34422, 33489, 34067, 33517, 33929, 33124, 33984, 32934, 33787, 32781, 33684, 32902, 33417, 32449, 33402, 32696, 33072, 32547, 32972, 32387, 33031, 32299, 32865, 32302, 32803, 32132, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 434308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1947459	W0_Idle:522859465	W0_Scoreboard:39486908	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 401 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 14734340 
mrq_lat_table:337479 	19371 	28792 	53672 	107732 	156653 	221939 	119205 	73132 	7964 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1388656 	824915 	134836 	11479 	794 	47 	1850 	1872 	991 	1271 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	1987288 	204274 	15562 	4950 	89150 	42250 	16109 	489 	0 	798 	43 	1851 	1878 	984 	1271 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1123699 	494542 	26272 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	132258 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1609 	160 	139 	8 	45 	58 	88 	66 	60 	53 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    630110    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  7.552752  7.533105  6.211594  6.324828  6.169608  6.522821  7.667479  7.654501  6.200584  6.301086  5.841430  5.941450  6.933702  7.456496  5.908927  6.041513 
dram[1]:  7.413948  7.769412  6.060207  6.413930  6.264677  6.435138  7.324009  7.525687  6.167311  6.411883  6.077512  6.149903  7.128702  7.254925  5.695312  5.979034 
dram[2]:  7.087983  7.605536  5.857143  6.292278  6.460986  6.504653  7.426887  7.334884  6.034059  6.467480  5.695264  6.063749  7.015677  7.246528  5.707317  6.057249 
dram[3]:  7.552119  7.679487  5.924354  6.128817  6.081160  6.343404  7.419811  7.617434  6.207805  6.382146  6.106628  6.249264  6.601053  6.951273  5.851653  5.859821 
dram[4]:  7.199564  7.906363  5.888991  5.846364  6.035475  6.526971  7.292005  7.426887  6.336318  6.634375  5.975541  6.070611  6.603794  6.992188  5.850534  5.900270 
dram[5]:  7.459796  7.528539  5.746870  6.115238  6.301603  6.547347  7.265896  7.710784  6.197663  6.236791  5.774252  6.194552  6.877193  7.337236  5.640103  6.051708 
dram[6]:  7.420518  7.425843  5.741071  5.899816  6.391658  6.278165  7.365024  7.822360  6.063688  6.347610  5.755194  6.076336  7.127418  6.892189  5.766871  5.987226 
dram[7]:  7.164859  7.562428  5.830462  5.841818  6.349142  6.523316  7.331002  7.737685  5.966324  6.373374  5.907236  6.072588  6.910695  7.208285  5.835701  6.019266 
dram[8]:  6.817526  7.582089  5.795311  6.331028  6.339718  6.606918  7.187428  7.587455  5.871087  6.271654  5.890741  6.224290  6.783172  7.199313  5.788682  5.979034 
dram[9]:  7.440315  7.754406  5.890009  6.131805  6.558916  6.563674  7.602177  7.592503  6.085878  6.241683  5.986842  5.962617  6.863537  7.084459  5.934959  5.925993 
dram[10]:  7.335556  7.770318  5.913364  6.142584  6.227273  6.531672  7.192000  7.714110  5.893911  6.259804  6.000942  6.148649  6.776103  7.200688  5.745184  6.062905 
average row locality = 1126024/173199 = 6.501331
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3766      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3788      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3794      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3786      3762      3764      3721      3724      3903      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3785      3788      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3760      3760      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3793      3789      3799      3793      3769      3765      3729      3724      3916      3911 
total reads: 672642
bank skew: 3955/3713 = 1.07
chip skew: 61174/61124 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2496      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2584      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2577      2595      2604      2550      2553      2645      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2597      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2500      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453382
bank skew: 2659/2491 = 1.07
chip skew: 41252/41186 = 1.00
average mf latency per bank:
dram[0]:        895       904       640       662      1069      1059       944      1001       676       708       900       896       895       827       678       701
dram[1]:        881       909       660       709      1071      1089       974      1028       700       671       902       886       844       835       670       713
dram[2]:        912       931       673       707      1040      1033       999      1063       708       704       928       903       882       886       675       715
dram[3]:        904       897       658       721      1076      1086      1004      1035       680       703       917       901       885       879       706       716
dram[4]:        917       907       682       692      1075      1094       995       968       673       694       902       908       849       797       688       700
dram[5]:        879       884       649       645      1078      1116       996       961       665       699       841       864       829       794       723       691
dram[6]:        884       888       686       649      1111      1153       973       976       682       668       857       876       786       801       700       698
dram[7]:        923       940       637       646      1123      1102      1005      1031       678       667       873       837       833       820       702       689
dram[8]:        924       870       677       705      1080      1131      1011       995       740       698       822       843       818       813       659       695
dram[9]:        889       883       663       690      1128      1123       956       953       678       689       825       859       813       845       695       709
dram[10]:        897       906       672       636      1047      1102       915       928       711       684       911       905       824       842       700       707
maximum mf latency per bank:
dram[0]:     127177    127184     63711    125340    247678    247651    247680    247633     34021    123389    124032    124017    173607    127111     95315    123236
dram[1]:     127158    127202     87413    123664    247658    247650    247618    247591    123666     24990    124031    123994    127103    127120     36915    123267
dram[2]:     127171    255431    123582    123524    247672    247652    247626    247677    122809    125339    164726    124023    127174    127187     36911    122809
dram[3]:     127194    127167     75785    123566    247681    247680    247587    247607     71164     75785    123984    124021    127175    127163    122809    173374
dram[4]:     164725    127173    122808    127253    247683    247711    247602    247612     32354    122808    123999    126754    127151    127166     43071     72532
dram[5]:     127192    127188     66035     63689    247698    247671    247600    247592     22081     87414    123996    123955    127140    127157    122384     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     71470     22049    124005    123948    127155    127132     71164     73839
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     71051     22059    142115    123968    164726    127158     62520     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     71164    123990    123952    127144    127151     36894     71053
dram[9]:     127192    127179     72108    123389    262484    247689    247650    247656     31113     72108    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116     63736    247676    247632    247636    247628    125339     32843    124004    168525    127133    127116     72108    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19088109 n_act=15574 n_pre=15558 n_req=102377 n_rd=244556 n_write=123526 bw_util=0.03778
n_activity=941984 dram_eff=0.7815
bk0: 15764a 19283855i bk1: 15780a 19276574i bk2: 15424a 19285099i bk3: 15460a 19275132i bk4: 15164a 19285090i bk5: 15152a 19279100i bk6: 15164a 19297232i bk7: 15164a 19289660i bk8: 15152a 19293541i bk9: 15180a 19286507i bk10: 15064a 19279977i bk11: 15104a 19273035i bk12: 14900a 19285170i bk13: 14852a 19279969i bk14: 15624a 19282370i bk15: 15608a 19275400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713932
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19088213 n_act=15582 n_pre=15566 n_req=102356 n_rd=244504 n_write=123458 bw_util=0.03776
n_activity=940118 dram_eff=0.7828
bk0: 15772a 19281941i bk1: 15796a 19274434i bk2: 15448a 19281203i bk3: 15468a 19275914i bk4: 15152a 19287956i bk5: 15168a 19278547i bk6: 15152a 19292898i bk7: 15164a 19284744i bk8: 15184a 19294166i bk9: 15156a 19288024i bk10: 15024a 19278946i bk11: 15036a 19275499i bk12: 14856a 19287709i bk13: 14856a 19278195i bk14: 15644a 19277905i bk15: 15628a 19270057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.718008
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087609 n_act=15769 n_pre=15753 n_req=102389 n_rd=244628 n_write=123564 bw_util=0.03779
n_activity=942986 dram_eff=0.7809
bk0: 15796a 19280690i bk1: 15792a 19277360i bk2: 15440a 19280020i bk3: 15440a 19273554i bk4: 15164a 19288957i bk5: 15164a 19278866i bk6: 15172a 19297489i bk7: 15192a 19286850i bk8: 15176a 19291076i bk9: 15148a 19289262i bk10: 15080a 19276875i bk11: 15080a 19275780i bk12: 14860a 19288812i bk13: 14852a 19279939i bk14: 15632a 19279910i bk15: 15640a 19274895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087976 n_act=15739 n_pre=15723 n_req=102314 n_rd=244496 n_write=123389 bw_util=0.03776
n_activity=942424 dram_eff=0.7807
bk0: 15772a 19285418i bk1: 15788a 19278455i bk2: 15416a 19283108i bk3: 15428a 19274555i bk4: 15152a 19285260i bk5: 15188a 19277125i bk6: 15152a 19294207i bk7: 15160a 19286897i bk8: 15148a 19296992i bk9: 15144a 19289780i bk10: 15048a 19281727i bk11: 15056a 19274243i bk12: 14884a 19283440i bk13: 14896a 19277811i bk14: 15612a 19279256i bk15: 15652a 19269444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.714907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087763 n_act=15816 n_pre=15800 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.03776
n_activity=941949 dram_eff=0.7812
bk0: 15808a 19281649i bk1: 15788a 19279442i bk2: 15436a 19284173i bk3: 15432a 19270887i bk4: 15148a 19284569i bk5: 15160a 19279668i bk6: 15176a 19294793i bk7: 15156a 19286040i bk8: 15140a 19291617i bk9: 15152a 19288031i bk10: 15032a 19280208i bk11: 15044a 19275074i bk12: 14860a 19284224i bk13: 14868a 19278522i bk14: 15668a 19279347i bk15: 15676a 19271359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087846 n_act=15763 n_pre=15747 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.03776
n_activity=942395 dram_eff=0.7809
bk0: 15768a 19285383i bk1: 15780a 19278066i bk2: 15420a 19280725i bk3: 15404a 19275223i bk4: 15156a 19288768i bk5: 15172a 19280390i bk6: 15144a 19294592i bk7: 15152a 19289422i bk8: 15156a 19295427i bk9: 15164a 19287699i bk10: 15076a 19277955i bk11: 15072a 19273883i bk12: 14876a 19285445i bk13: 14864a 19279367i bk14: 15704a 19276315i bk15: 15652a 19274666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708832
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087535 n_act=15864 n_pre=15848 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.03778
n_activity=942701 dram_eff=0.7809
bk0: 15768a 19281657i bk1: 15800a 19273763i bk2: 15428a 19278917i bk3: 15404a 19272131i bk4: 15156a 19289486i bk5: 15176a 19277435i bk6: 15136a 19295400i bk7: 15164a 19290136i bk8: 15176a 19292609i bk9: 15160a 19285978i bk10: 15068a 19276297i bk11: 15060a 19270672i bk12: 14868a 19287864i bk13: 14864a 19277236i bk14: 15720a 19277002i bk15: 15652a 19270201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.709817
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087627 n_act=15809 n_pre=15793 n_req=102360 n_rd=244696 n_write=123398 bw_util=0.03778
n_activity=944896 dram_eff=0.7791
bk0: 15800a 19281268i bk1: 15808a 19277819i bk2: 15428a 19280965i bk3: 15412a 19269645i bk4: 15188a 19289415i bk5: 15176a 19281649i bk6: 15152a 19293790i bk7: 15152a 19288402i bk8: 15188a 19293300i bk9: 15152a 19289787i bk10: 15080a 19278793i bk11: 15044a 19275004i bk12: 14888a 19285999i bk13: 14876a 19279084i bk14: 15684a 19277435i bk15: 15668a 19270017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708341
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087518 n_act=15843 n_pre=15827 n_req=102366 n_rd=244628 n_write=123507 bw_util=0.03778
n_activity=943233 dram_eff=0.7806
bk0: 15820a 19275877i bk1: 15796a 19277590i bk2: 15416a 19284606i bk3: 15392a 19278219i bk4: 15168a 19288616i bk5: 15184a 19279592i bk6: 15164a 19294589i bk7: 15172a 19287786i bk8: 15184a 19289378i bk9: 15160a 19289311i bk10: 15040a 19278087i bk11: 15040a 19276910i bk12: 14912a 19285353i bk13: 14904a 19280314i bk14: 15624a 19280086i bk15: 15652a 19273120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.706608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087803 n_act=15671 n_pre=15655 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.03779
n_activity=942680 dram_eff=0.7812
bk0: 15800a 19279905i bk1: 15780a 19275594i bk2: 15436a 19279874i bk3: 15404a 19274361i bk4: 15156a 19288950i bk5: 15164a 19280042i bk6: 15152a 19296338i bk7: 15140a 19288958i bk8: 15144a 19292905i bk9: 15152a 19286941i bk10: 15072a 19279357i bk11: 15076a 19270697i bk12: 14916a 19286482i bk13: 14920a 19277551i bk14: 15680a 19280098i bk15: 15668a 19272528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19487323 n_nop=19087611 n_act=15770 n_pre=15754 n_req=102412 n_rd=244696 n_write=123492 bw_util=0.03779
n_activity=943805 dram_eff=0.7802
bk0: 15816a 19282172i bk1: 15792a 19276755i bk2: 15392a 19282876i bk3: 15408a 19277330i bk4: 15180a 19287569i bk5: 15156a 19280149i bk6: 15172a 19291946i bk7: 15156a 19286944i bk8: 15196a 19290979i bk9: 15172a 19287051i bk10: 15076a 19277634i bk11: 15060a 19273386i bk12: 14916a 19283719i bk13: 14896a 19279254i bk14: 15664a 19283000i bk15: 15644a 19275401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30564, Miss_rate = 0.284, Pending_hits = 52157, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52133, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30558, Miss_rate = 0.284, Pending_hits = 52072, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 52098, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30580, Miss_rate = 0.284, Pending_hits = 52089, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52103, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30546, Miss_rate = 0.284, Pending_hits = 52088, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30578, Miss_rate = 0.284, Pending_hits = 52128, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30567, Miss_rate = 0.284, Pending_hits = 52107, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30569, Miss_rate = 0.284, Pending_hits = 52115, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52131, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 52094, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 52039, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 52113, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 52109, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52105, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30582, Miss_rate = 0.284, Pending_hits = 52088, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52158, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52145, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52133, Reservation_fails = 151
L2_cache_bank[20]: Access = 107700, Miss = 30603, Miss_rate = 0.284, Pending_hits = 52138, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30571, Miss_rate = 0.284, Pending_hits = 52150, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672642
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1146493
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1025178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9092
	minimum = 6
	maximum = 40
Network latency average = 8.793
	minimum = 6
	maximum = 38
Slowest packet = 4637680
Flit latency average = 8.83498
	minimum = 6
	maximum = 38
Slowest flit = 8661735
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000711953
	minimum = 0.000620312 (at node 2)
	maximum = 0.000822172 (at node 42)
Accepted packet rate average = 0.000711953
	minimum = 0.000620312 (at node 2)
	maximum = 0.000822172 (at node 42)
Injected flit rate average = 0.00107058
	minimum = 0.000623414 (at node 2)
	maximum = 0.00164202 (at node 42)
Accepted flit rate average= 0.00107058
	minimum = 0.000806923 (at node 40)
	maximum = 0.00129697 (at node 6)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7833 (18 samples)
	minimum = 6 (18 samples)
	maximum = 99.3889 (18 samples)
Network latency average = 9.94667 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92.2222 (18 samples)
Flit latency average = 9.79559 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.6667 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0451116 (18 samples)
	minimum = 0.0401084 (18 samples)
	maximum = 0.0513211 (18 samples)
Accepted packet rate average = 0.0451116 (18 samples)
	minimum = 0.0401084 (18 samples)
	maximum = 0.0513211 (18 samples)
Injected flit rate average = 0.0886128 (18 samples)
	minimum = 0.0649244 (18 samples)
	maximum = 0.118527 (18 samples)
Accepted flit rate average = 0.0886128 (18 samples)
	minimum = 0.0828174 (18 samples)
	maximum = 0.0935562 (18 samples)
Injected packet size average = 1.9643 (18 samples)
Accepted packet size average = 1.9643 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 42 min, 34 sec (9754 sec)
gpgpu_simulation_rate = 41068 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42151
gpu_sim_insn = 23071232
gpu_ipc =     547.3472
gpu_tot_sim_cycle = 15000946
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      28.2419
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343830
gpu_stall_icnt2sh    = 132869
partiton_reqs_in_parallel = 927247
partiton_reqs_in_parallel_total    = 230542351
partiton_level_parallism =      21.9982
partiton_level_parallism_total  =      15.4303
partiton_reqs_in_parallel_util = 927247
partiton_reqs_in_parallel_util_total    = 230542351
gpu_sim_cycle_parition_util = 42151
gpu_tot_sim_cycle_parition_util    = 10494104
partiton_level_parallism_util =      21.9982
partiton_level_parallism_util_total  =      21.9689
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.4106 GB/Sec
L2_BW_total  =      16.2061 GB/Sec
gpu_total_sim_rate=42715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36795, 35805, 36410, 35944, 36524, 35935, 36399, 35460, 36044, 35515, 35954, 35086, 35967, 34905, 35737, 34752, 35634, 34873, 35361, 34399, 35373, 34640, 35016, 34491, 34916, 34385, 35002, 34249, 34836, 34252, 34801, 34103, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 434308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1998203	W0_Idle:522868514	W0_Scoreboard:40533361	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 388 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 15000945 
mrq_lat_table:361220 	21395 	32261 	59710 	119245 	176385 	245027 	124235 	73640 	7968 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1487159 	923336 	135544 	11479 	794 	47 	1850 	1872 	991 	1271 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	2163501 	225195 	16060 	4950 	89150 	42250 	16109 	489 	0 	798 	43 	1851 	1878 	984 	1271 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1206117 	540262 	29206 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	198818 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1689 	164 	139 	8 	45 	58 	88 	66 	60 	53 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    630110    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  7.365979  7.215508  6.032872  6.122592  6.016785  6.263787  7.239107  7.239107  6.136121  6.118584  5.699918  5.778149  6.608527  7.004115  5.765612  5.852675 
dram[1]:  6.961090  7.388029  5.860017  6.232828  6.088472  6.263545  6.941896  7.211417  5.998262  6.202157  5.878090  6.013937  6.750000  6.968270  5.485758  5.830467 
dram[2]:  6.669767  7.162000  5.691932  6.131694  6.232175  6.214221  6.990788  7.071429  5.797150  6.282589  5.510350  5.895993  6.755710  6.817635  5.505035  5.918401 
dram[3]:  7.144855  7.354939  5.737016  5.987103  6.011474  6.124775  7.040289  7.322581  6.019197  6.157143  5.878194  6.061458  6.390815  6.555235  5.698235  5.721865 
dram[4]:  6.832381  7.721081  5.726749  5.701224  5.849914  6.305555  6.936928  7.022634  6.120567  6.567619  5.773222  5.922813  6.302218  6.667319  5.681275  5.708333 
dram[5]:  7.219192  7.099108  5.631068  6.008636  6.085791  6.356343  7.114017  7.315790  6.135352  6.057895  5.594660  6.061403  6.515296  7.015464  5.564743  5.894693 
dram[6]:  7.045365  7.111001  5.588141  5.771974  6.190173  6.126685  7.023760  7.340517  5.888416  6.210432  5.574537  5.965428  6.777114  6.700788  5.589342  5.819445 
dram[7]:  6.857416  7.315628  5.705160  5.617244  6.085638  6.347623  7.060166  7.373102  5.809924  6.188341  5.740033  5.815501  6.467742  6.813000  5.683959  5.819445 
dram[8]:  6.567766  7.191767  5.655565  6.139576  6.141697  6.415413  6.827655  7.344121  5.740033  6.124224  5.702725  6.067782  6.466414  6.955148  5.612954  5.915142 
dram[9]:  7.046169  7.428423  5.827471  6.002586  6.376052  6.425873  7.137173  7.142707  5.933906  6.098853  5.870968  5.816807  6.618217  6.833000  5.714515  5.736715 
dram[10]:  6.868648  7.365879  5.771144  5.898391  6.057778  6.356343  6.783300  7.417212  5.676495  6.060473  5.860051  5.887564  6.413308  6.879032  5.540856  5.930776 
average row locality = 1221171/194510 = 6.278192
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4332      4233      4243      4158      4159      4157      4159      4157      4163      4136      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4160      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4166      4169      4164      4156      4142      4140      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4155      4131      4133      4090      4092      4284      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4155      4156      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4330      4231      4225      4159      4163      4153      4154      4155      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4335      4336      4232      4232      4167      4162      4155      4156      4167      4158      4140      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4225      4224      4160      4165      4162      4161      4166      4160      4132      4128      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4164      4159      4171      4162      4136      4135      4102      4095      4300      4292 
total reads: 738391
bank skew: 4338/4080 = 1.06
chip skew: 67166/67096 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2650      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2657      2653      2664      2662      2752      2736      2779      2776      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2741      2770      2771      2729      2732      2816      2825 
dram[4]:      2838      2815      2726      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2735      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2826      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2737      2726      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2660      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482780
bank skew: 2838/2642 = 1.07
chip skew: 43930/43846 = 1.00
average mf latency per bank:
dram[0]:        864       875       629       651      1025      1016       910       964       662       693       868       867       863       801       664       685
dram[1]:        851       878       648       694      1028      1045       938       988       684       658       870       856       816       808       656       696
dram[2]:        880       897       660       691       999       993       962      1020       692       689       894       872       851       856       662       699
dram[3]:        873       865       645       704      1032      1042       965       995       665       687       884       870       852       849       690       699
dram[4]:        884       876       668       676      1031      1050       957       932       659       680       869       876       821       773       674       685
dram[5]:        850       855       637       633      1033      1070       957       927       651       684       813       835       802       770       705       675
dram[6]:        854       858       672       638      1065      1104       936       941       668       655       829       847       763       777       685       684
dram[7]:        890       906       626       634      1075      1058       966       993       664       654       843       810       806       795       685       675
dram[8]:        891       842       663       689      1037      1084       971       957       722       683       796       816       792       789       646       679
dram[9]:        859       854       650       676      1080      1077       920       918       664       674       798       831       787       817       680       692
dram[10]:        866       874       658       626      1007      1057       883       895       695       671       879       874       797       815       685       691
maximum mf latency per bank:
dram[0]:     127177    127184     63711    125340    247678    247651    247680    247633     34021    123389    124032    124017    173607    127111     95315    123236
dram[1]:     127158    127202     87413    123664    247658    247650    247618    247591    123666     24990    124031    123994    127103    127120     36915    123267
dram[2]:     127171    255431    123582    123524    247672    247652    247626    247677    122809    125339    164726    124023    127174    127187     36911    122809
dram[3]:     127194    127167     75785    123566    247681    247680    247587    247607     71164     75785    123984    124021    127175    127163    122809    173374
dram[4]:     164725    127173    122808    127253    247683    247711    247602    247612     32354    122808    123999    126754    127151    127166     43071     72532
dram[5]:     127192    127188     66035     63689    247698    247671    247600    247592     22081     87414    123996    123955    127140    127157    122384     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     71470     22049    124005    123948    127155    127132     71164     73839
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     71051     22059    142115    123968    164726    127158     62520     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     71164    123990    123952    127144    127151     36894     71053
dram[9]:     127192    127179     72108    123389    262484    247689    247650    247656     31113     72108    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116     63736    247676    247632    247636    247628    125339     32843    124004    168525    127133    127116     72108    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19128071 n_act=17482 n_pre=17466 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.04115
n_activity=1018702 dram_eff=0.7904
bk0: 17300a 19342299i bk1: 17328a 19331308i bk2: 16932a 19342862i bk3: 16972a 19330340i bk4: 16632a 19344594i bk5: 16636a 19335380i bk6: 16628a 19355412i bk7: 16636a 19346799i bk8: 16628a 19353295i bk9: 16652a 19343387i bk10: 16544a 19337550i bk11: 16572a 19330298i bk12: 16376a 19343707i bk13: 16336a 19334605i bk14: 17144a 19338104i bk15: 17140a 19330147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.750672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f1e18b1f890 :  mf: uid=25614021, sid24:w07, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (15000944), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19128028 n_act=17536 n_pre=17520 n_req=111022 n_rd=268436 n_write=134070 bw_util=0.04114
n_activity=1017015 dram_eff=0.7915
bk0: 17312a 19338059i bk1: 17332a 19330116i bk2: 16956a 19336984i bk3: 16968a 19332963i bk4: 16624a 19347402i bk5: 16640a 19336748i bk6: 16640a 19350382i bk7: 16640a 19342130i bk8: 16656a 19352471i bk9: 16632a 19344252i bk10: 16508a 19335370i bk11: 16524a 19332155i bk12: 16332a 19345600i bk13: 16336a 19335848i bk14: 17172a 19333361i bk15: 17164a 19325305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.752473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127289 n_act=17791 n_pre=17775 n_req=111063 n_rd=268584 n_write=134151 bw_util=0.04117
n_activity=1019792 dram_eff=0.7898
bk0: 17344a 19335592i bk1: 17336a 19331917i bk2: 16956a 19336171i bk3: 16952a 19330092i bk4: 16644a 19346778i bk5: 16656a 19335553i bk6: 16664a 19353463i bk7: 16676a 19343624i bk8: 16656a 19347190i bk9: 16624a 19346402i bk10: 16568a 19332593i bk11: 16560a 19331768i bk12: 16328a 19347212i bk13: 16320a 19335630i bk14: 17152a 19334261i bk15: 17148a 19330936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127966 n_act=17671 n_pre=17655 n_req=110942 n_rd=268384 n_write=133914 bw_util=0.04112
n_activity=1019240 dram_eff=0.7894
bk0: 17308a 19342324i bk1: 17324a 19336699i bk2: 16916a 19339965i bk3: 16932a 19331159i bk4: 16624a 19345313i bk5: 16672a 19334315i bk6: 16632a 19351972i bk7: 16632a 19346139i bk8: 16632a 19354630i bk9: 16620a 19348032i bk10: 16524a 19338885i bk11: 16532a 19332021i bk12: 16360a 19342147i bk13: 16368a 19334494i bk14: 17136a 19336521i bk15: 17172a 19326847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127513 n_act=17762 n_pre=17746 n_req=111026 n_rd=268456 n_write=134113 bw_util=0.04115
n_activity=1018750 dram_eff=0.7903
bk0: 17344a 19336702i bk1: 17308a 19337577i bk2: 16928a 19341587i bk3: 16948a 19327383i bk4: 16624a 19343312i bk5: 16628a 19337394i bk6: 16652a 19351385i bk7: 16640a 19342959i bk8: 16620a 19349876i bk9: 16624a 19347260i bk10: 16528a 19337750i bk11: 16524a 19333574i bk12: 16344a 19341236i bk13: 16344a 19336269i bk14: 17196a 19335733i bk15: 17204a 19327273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.748599
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19128032 n_act=17614 n_pre=17598 n_req=110948 n_rd=268396 n_write=133950 bw_util=0.04113
n_activity=1019129 dram_eff=0.7896
bk0: 17308a 19343781i bk1: 17320a 19333514i bk2: 16924a 19339945i bk3: 16900a 19333305i bk4: 16636a 19348795i bk5: 16652a 19338541i bk6: 16612a 19354611i bk7: 16616a 19347388i bk8: 16620a 19355511i bk9: 16644a 19345727i bk10: 16548a 19336537i bk11: 16548a 19332493i bk12: 16344a 19343923i bk13: 16328a 19337220i bk14: 17220a 19334327i bk15: 17176a 19332124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127478 n_act=17790 n_pre=17774 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.04115
n_activity=1019435 dram_eff=0.7897
bk0: 17304a 19338745i bk1: 17348a 19329129i bk2: 16936a 19335614i bk3: 16904a 19329831i bk4: 16624a 19348636i bk5: 16656a 19335944i bk6: 16620a 19353888i bk7: 16632a 19349206i bk8: 16660a 19351476i bk9: 16640a 19344994i bk10: 16552a 19333163i bk11: 16532a 19329340i bk12: 16344a 19345335i bk13: 16336a 19334814i bk14: 17236a 19334075i bk15: 17184a 19326485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.743712
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127483 n_act=17792 n_pre=17776 n_req=110999 n_rd=268604 n_write=133935 bw_util=0.04115
n_activity=1021684 dram_eff=0.788
bk0: 17340a 19338160i bk1: 17344a 19335648i bk2: 16928a 19340074i bk3: 16928a 19325014i bk4: 16668a 19346552i bk5: 16648a 19340484i bk6: 16620a 19352788i bk7: 16624a 19346546i bk8: 16668a 19351205i bk9: 16632a 19347581i bk10: 16560a 19337583i bk11: 16524a 19331552i bk12: 16368a 19342627i bk13: 16348a 19336968i bk14: 17200a 19334652i bk15: 17204a 19325973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.742015
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127608 n_act=17732 n_pre=17716 n_req=110986 n_rd=268500 n_write=134034 bw_util=0.04115
n_activity=1020177 dram_eff=0.7891
bk0: 17352a 19332790i bk1: 17328a 19334897i bk2: 16900a 19342895i bk3: 16896a 19336522i bk4: 16640a 19347077i bk5: 16660a 19338795i bk6: 16648a 19354281i bk7: 16644a 19347365i bk8: 16664a 19347952i bk9: 16640a 19347730i bk10: 16528a 19336213i bk11: 16512a 19335393i bk12: 16388a 19342616i bk13: 16380a 19339266i bk14: 17144a 19337465i bk15: 17176a 19331491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.739358
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127774 n_act=17559 n_pre=17543 n_req=111074 n_rd=268576 n_write=134138 bw_util=0.04117
n_activity=1019526 dram_eff=0.79
bk0: 17340a 19335213i bk1: 17320a 19331247i bk2: 16928a 19338136i bk3: 16916a 19331027i bk4: 16636a 19348790i bk5: 16632a 19339462i bk6: 16636a 19354528i bk7: 16624a 19346119i bk8: 16628a 19350331i bk9: 16624a 19344579i bk10: 16552a 19337173i bk11: 16548a 19326727i bk12: 16392a 19344955i bk13: 16392a 19335805i bk14: 17208a 19336181i bk15: 17200a 19328495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.747014
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f1e189ff170 :  mf: uid=25614023, sid01:w16, part=10, addr=0x800ffe80, load , size=32, unknown  status = IN_PARTITION_DRAM (15000945), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19565590 n_nop=19127324 n_act=17782 n_pre=17766 n_req=111084 n_rd=268662 n_write=134056 bw_util=0.04117
n_activity=1020594 dram_eff=0.7892
bk0: 17352a 19337087i bk1: 17348a 19331946i bk2: 16904a 19339540i bk3: 16920a 19332082i bk4: 16636a 19345628i bk5: 16640a 19338417i bk6: 16656a 19348702i bk7: 16636a 19345625i bk8: 16684a 19346403i bk9: 16648a 19343901i bk10: 16544a 19334815i bk11: 16538a 19329177i bk12: 16408a 19339161i bk13: 16380a 19336771i bk14: 17200a 19338109i bk15: 17168a 19332505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33546, Miss_rate = 0.288, Pending_hits = 55126, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55104, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33550, Miss_rate = 0.288, Pending_hits = 55048, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55071, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33578, Miss_rate = 0.288, Pending_hits = 55060, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55072, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33533, Miss_rate = 0.288, Pending_hits = 55059, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55100, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55078, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33555, Miss_rate = 0.288, Pending_hits = 55085, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33553, Miss_rate = 0.288, Pending_hits = 55102, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33546, Miss_rate = 0.288, Pending_hits = 55059, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 55011, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 55086, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33588, Miss_rate = 0.288, Pending_hits = 55077, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55077, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33566, Miss_rate = 0.288, Pending_hits = 55057, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55130, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55116, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 55105, Reservation_fails = 151
L2_cache_bank[20]: Access = 116696, Miss = 33596, Miss_rate = 0.288, Pending_hits = 55105, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33570, Miss_rate = 0.288, Pending_hits = 55125, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738391
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1211853
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1090528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5877
	minimum = 6
	maximum = 60
Network latency average = 9.83535
	minimum = 6
	maximum = 55
Slowest packet = 4734854
Flit latency average = 8.9867
	minimum = 6
	maximum = 55
Slowest flit = 8839882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937756
	minimum = 0.083452 (at node 0)
	maximum = 0.106797 (at node 32)
Accepted packet rate average = 0.0937756
	minimum = 0.083452 (at node 0)
	maximum = 0.106797 (at node 32)
Injected flit rate average = 0.187308
	minimum = 0.139217 (at node 26)
	maximum = 0.248149 (at node 32)
Accepted flit rate average= 0.187308
	minimum = 0.177367 (at node 38)
	maximum = 0.195243 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.773 (19 samples)
	minimum = 6 (19 samples)
	maximum = 97.3158 (19 samples)
Network latency average = 9.94081 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.2632 (19 samples)
Flit latency average = 9.75302 (19 samples)
	minimum = 6 (19 samples)
	maximum = 89.7368 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0476728 (19 samples)
	minimum = 0.0423896 (19 samples)
	maximum = 0.0542408 (19 samples)
Accepted packet rate average = 0.0476728 (19 samples)
	minimum = 0.0423896 (19 samples)
	maximum = 0.0542408 (19 samples)
Injected flit rate average = 0.0938073 (19 samples)
	minimum = 0.0688345 (19 samples)
	maximum = 0.125349 (19 samples)
Accepted flit rate average = 0.0938073 (19 samples)
	minimum = 0.0877936 (19 samples)
	maximum = 0.0989082 (19 samples)
Injected packet size average = 1.96773 (19 samples)
Accepted packet size average = 1.96773 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 45 min, 18 sec (9918 sec)
gpgpu_simulation_rate = 42715 (inst/sec)
gpgpu_simulation_rate = 1512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 1873122
gpu_sim_insn = 20997632
gpu_ipc =      11.2100
gpu_tot_sim_cycle = 17096218
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      26.0089
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343830
gpu_stall_icnt2sh    = 133028
partiton_reqs_in_parallel = 41208684
partiton_reqs_in_parallel_total    = 231469598
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.9496
partiton_reqs_in_parallel_util = 41208684
partiton_reqs_in_parallel_util_total    = 231469598
gpu_sim_cycle_parition_util = 1873122
gpu_tot_sim_cycle_parition_util    = 10536255
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9736
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =       3.6531 GB/Sec
L2_BW_total  =      14.6201 GB/Sec
gpu_total_sim_rate=39266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
38586, 37596, 38227, 37689, 38341, 37771, 38121, 37231, 37884, 37164, 37771, 36776, 37761, 36630, 37531, 36477, 37405, 36568, 37129, 36078, 37095, 36196, 36718, 36170, 36618, 36018, 36747, 35859, 36420, 35862, 36431, 35690, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 434308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2149661	W0_Idle:604473265	W0_Scoreboard:62323298	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 393 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 17093912 
mrq_lat_table:374429 	22286 	32541 	59977 	120911 	176418 	245027 	124235 	73640 	7968 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1548765 	933594 	135544 	11479 	801 	50 	1857 	1892 	1116 	1437 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	2232424 	226430 	16063 	4950 	90850 	42250 	16109 	489 	0 	805 	46 	1859 	1903 	1103 	1437 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1260989 	557021 	29255 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:70 	0 	0 	0 	0 	0 	0 	1866 	179 	139 	12 	50 	62 	95 	76 	85 	68 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  7.124138  6.994220  5.829349  5.924686  5.848433  6.009557  6.994939  7.060327  5.899578  5.964255  5.511006  5.624199  6.396664  6.810089  5.605754  5.725537 
dram[1]:  6.707024  7.201789  5.652313  6.093103  5.814442  6.106007  6.752688  6.974798  5.759244  5.982906  5.729508  5.824313  6.543210  6.758587  5.303965  5.681890 
dram[2]:  6.397537  6.919847  5.469907  5.895920  6.073814  6.039336  6.811209  6.934870  5.592829  6.075652  5.332827  5.687500  6.476504  6.601151  5.365399  5.766026 
dram[3]:  6.986486  7.142152  5.564771  5.780328  5.820556  5.968049  6.860973  7.086066  5.814630  5.973504  5.723178  5.860971  6.242534  6.286624  5.508799  5.562837 
dram[4]:  6.584615  7.394683  5.576284  5.555031  5.689712  6.012174  6.791749  6.836957  5.877619  6.370100  5.567675  5.749384  6.148841  6.430569  5.539524  5.568340 
dram[5]:  7.038910  6.760000  5.452086  5.819158  5.857506  6.082747  6.843254  7.157676  5.918644  5.918005  5.404469  5.840701  6.264973  6.751961  5.436842  5.733280 
dram[6]:  6.882857  6.934097  5.455247  5.609873  5.986123  5.947505  6.791133  7.052041  5.691308  6.076455  5.363428  5.829167  6.548908  6.468105  5.466717  5.587326 
dram[7]:  6.616226  7.054475  5.509758  5.459815  5.810562  6.168901  6.845391  7.175858  5.652946  5.947324  5.565183  5.642742  6.319890  6.635838  5.539524  5.674803 
dram[8]:  6.429584  6.892789  5.463264  5.972858  5.963730  6.176628  6.696411  7.078974  5.516916  5.895623  5.528436  5.936224  6.232223  6.713035  5.440000  5.770216 
dram[9]:  6.803371  7.198610  5.687399  5.800165  6.153161  6.167857  7.002028  6.908909  5.789256  5.904722  5.701140  5.676923  6.428837  6.676641  5.580495  5.591789 
dram[10]:  6.600546  7.225324  5.553895  5.698951  5.850127  6.175157  6.597143  7.125644  5.509006  5.866109  5.719542  5.718954  6.224820  6.621285  5.348630  5.748207 
average row locality = 1237517/203403 = 6.084064
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4397      4297      4303      4223      4228      4221      4220      4216      4224      4200      4201      4146      4134      4353      4342 
dram[1]:      4401      4393      4305      4296      4228      4219      4224      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4306      4303      4219      4226      4227      4226      4228      4217      4207      4199      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4221      4215      4188      4196      4141      4151      4351      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4224      4213      4193      4193      4139      4142      4358      4359 
dram[5]:      4387      4403      4294      4284      4220      4226      4212      4210      4218      4220      4202      4200      4146      4135      4373      4357 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4195      4141      4141      4373      4367 
dram[7]:      4401      4399      4293      4295      4241      4221      4220      4219      4227      4221      4198      4192      4140      4136      4365      4357 
dram[8]:      4398      4403      4294      4287      4223      4228      4219      4220      4233      4224      4193      4185      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4227      4227      4239      4223      4190      4193      4155      4150      4373      4361 
total reads: 749200
bank skew: 4409/4132 = 1.07
chip skew: 68160/68066 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2775      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2856      2852      2783      2772      2697      2693      2684      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2783      2778      2693      2683      2700      2695      2791      2770      2811      2808      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2774      2774      2800      2802      2757      2758      2849      2857 
dram[4]:      2869      2839      2758      2775      2696      2690      2689      2698      2788      2775      2800      2804      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2858      2844 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2800      2755      2754      2854      2863 
dram[7]:      2857      2853      2765      2770      2691      2682      2687      2677      2777      2779      2803      2805      2755      2752      2853      2850 
dram[8]:      2861      2862      2770      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2764      2850      2857 
dram[10]:      2854      2852      2765      2768      2691      2688      2700      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488317
bank skew: 2869/2677 = 1.07
chip skew: 44434/44341 = 1.00
average mf latency per bank:
dram[0]:        876       886       643       657      1035      1025       963       976       702       703       875       868       915       833       702       690
dram[1]:        897       900       690       698      1075      1047       970       988       725       683       935       876       850       810       730       709
dram[2]:        903       908       672       729      1008       994       985      1038       740       703       956       880       890       872       702       725
dram[3]:        884       885       659       722      1077      1042       984       997       670       734       903       905       863       860       730       739
dram[4]:        919       887       682       707      1049      1064       957       957       704       684       876       906       823       825       687       708
dram[5]:        874       891       650       674      1057      1083       958       946       685       728       858       873       859       782       711       723
dram[6]:        864       861       704       661      1081      1103       970       964       713       660       881       936       796       826       699       710
dram[7]:        910       917       656       657      1073      1057      1004      1059       703       702       851       840       819       797       708       689
dram[8]:        909       849       679       728      1043      1128       977       962       726       698       825       837       834       809       673       701
dram[9]:        861       898       669       695      1097      1092       950       937       704       714       818       845       815       825       685       696
dram[10]:        869       887       673       648      1017      1102       883       901       708       676       909       876       800       823       707       699
maximum mf latency per bank:
dram[0]:     127177    127184     63711    125340    247678    247651    247680    247633    123068    123389    124032    124017    173607    127111    123068    123236
dram[1]:     127158    127202    124007    123664    247658    247650    247618    247591    123666    123567    124031    123994    127103    127120    123664    123267
dram[2]:     127171    255431    123582    123524    247672    247652    247626    247677    123448    125339    164726    124023    127174    127187    123077    122809
dram[3]:     127194    127167     75785    123566    247681    247680    247587    247607     71164    123667    123984    124021    127175    127163    123658    173374
dram[4]:     164725    127173    122808    127253    247683    247711    247602    247612    123408    122808    123999    126754    127151    127166     62564     96189
dram[5]:     127192    127188     66035    123918    247698    247671    247600    247592    122839    123659    123996    123955    127140    127157    122384    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123513     22049    124005    123948    127155    127132     73880    123073
dram[7]:     127188    127197     96190    122847    247652    247702    247625    247587     96189    122836    142115    123968    164726    127158     62831     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     73879    123990    123952    127144    127151    123664    122999
dram[9]:     127192    127179     96183    123389    262484    247689    247650    247656    123545    123077    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116    122837    247676    247632    247636    247628    125339     32843    124004    168525    127133    127116     96189    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598697 n_act=18273 n_pre=18257 n_req=112503 n_rd=272360 n_write=136115 bw_util=0.03545
n_activity=1053142 dram_eff=0.7757
bk0: 17540a 22818303i bk1: 17588a 22807331i bk2: 17188a 22818461i bk3: 17212a 22806262i bk4: 16892a 22820449i bk5: 16912a 22810840i bk6: 16884a 22831075i bk7: 16880a 22822596i bk8: 16864a 22828821i bk9: 16896a 22819186i bk10: 16800a 22813176i bk11: 16804a 22806135i bk12: 16584a 22819692i bk13: 16536a 22810844i bk14: 17412a 22813728i bk15: 17368a 22806218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.637616
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598464 n_act=18352 n_pre=18336 n_req=112533 n_rd=272444 n_write=136106 bw_util=0.03546
n_activity=1051175 dram_eff=0.7773
bk0: 17604a 22813706i bk1: 17572a 22806399i bk2: 17220a 22812587i bk3: 17184a 22809120i bk4: 16912a 22822385i bk5: 16876a 22812558i bk6: 16896a 22826206i bk7: 16888a 22817791i bk8: 16912a 22827547i bk9: 16884a 22819717i bk10: 16756a 22811122i bk11: 16764a 22807853i bk12: 16556a 22821603i bk13: 16544a 22811893i bk14: 17444a 22808902i bk15: 17432a 22800899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639177
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22597727 n_act=18628 n_pre=18612 n_req=112563 n_rd=272544 n_write=136191 bw_util=0.03547
n_activity=1053853 dram_eff=0.7757
bk0: 17636a 22811059i bk1: 17588a 22807736i bk2: 17224a 22811376i bk3: 17212a 22805628i bk4: 16876a 22822565i bk5: 16904a 22811155i bk6: 16908a 22829228i bk7: 16904a 22819588i bk8: 16912a 22822714i bk9: 16868a 22822095i bk10: 16828a 22808220i bk11: 16796a 22807339i bk12: 16572a 22822855i bk13: 16528a 22811702i bk14: 17396a 22810085i bk15: 17392a 22806990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598642 n_act=18459 n_pre=18443 n_req=112407 n_rd=272264 n_write=135894 bw_util=0.03542
n_activity=1052635 dram_eff=0.7755
bk0: 17548a 22818609i bk1: 17568a 22812695i bk2: 17148a 22815834i bk3: 17164a 22806797i bk4: 16884a 22820995i bk5: 16892a 22810196i bk6: 16872a 22828050i bk7: 16904a 22821752i bk8: 16884a 22830247i bk9: 16860a 22823734i bk10: 16752a 22814907i bk11: 16784a 22807761i bk12: 16564a 22818454i bk13: 16604a 22810266i bk14: 17404a 22811910i bk15: 17432a 22802378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598087 n_act=18571 n_pre=18555 n_req=112506 n_rd=272380 n_write=136109 bw_util=0.03545
n_activity=1052883 dram_eff=0.7759
bk0: 17628a 22812289i bk1: 17572a 22813354i bk2: 17184a 22817506i bk3: 17164a 22803411i bk4: 16868a 22819080i bk5: 16896a 22812449i bk6: 16900a 22827469i bk7: 16884a 22818807i bk8: 16896a 22825257i bk9: 16852a 22823088i bk10: 16772a 22813332i bk11: 16772a 22809428i bk12: 16556a 22817394i bk13: 16568a 22812208i bk14: 17432a 22811632i bk15: 17436a 22803254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.63588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598458 n_act=18463 n_pre=18447 n_req=112445 n_rd=272348 n_write=135986 bw_util=0.03544
n_activity=1053506 dram_eff=0.7752
bk0: 17548a 22819865i bk1: 17612a 22808912i bk2: 17176a 22815686i bk3: 17136a 22809078i bk4: 16880a 22824235i bk5: 16904a 22813954i bk6: 16848a 22830174i bk7: 16840a 22823435i bk8: 16872a 22831152i bk9: 16880a 22821431i bk10: 16808a 22812092i bk11: 16800a 22808016i bk12: 16584a 22819518i bk13: 16540a 22813128i bk14: 17492a 22810090i bk15: 17428a 22807840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.628804
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598112 n_act=18583 n_pre=18567 n_req=112473 n_rd=272428 n_write=136012 bw_util=0.03545
n_activity=1052875 dram_eff=0.7759
bk0: 17532a 22814939i bk1: 17592a 22805300i bk2: 17200a 22811491i bk3: 17140a 22805754i bk4: 16888a 22824235i bk5: 16892a 22811677i bk6: 16864a 22829830i bk7: 16896a 22824931i bk8: 16912a 22827181i bk9: 16856a 22821000i bk10: 16788a 22808602i bk11: 16780a 22805218i bk12: 16564a 22821126i bk13: 16564a 22810565i bk14: 17492a 22810022i bk15: 17468a 22801616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.631739
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598055 n_act=18598 n_pre=18582 n_req=112481 n_rd=272500 n_write=135967 bw_util=0.03545
n_activity=1055283 dram_eff=0.7741
bk0: 17604a 22814038i bk1: 17596a 22811590i bk2: 17172a 22815749i bk3: 17180a 22800738i bk4: 16964a 22821476i bk5: 16884a 22816170i bk6: 16880a 22828472i bk7: 16876a 22822322i bk8: 16908a 22826949i bk9: 16884a 22822993i bk10: 16792a 22813256i bk11: 16768a 22807227i bk12: 16560a 22818904i bk13: 16544a 22813299i bk14: 17460a 22810516i bk15: 17428a 22801983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.63028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598012 n_act=18554 n_pre=18538 n_req=112502 n_rd=272508 n_write=136090 bw_util=0.03546
n_activity=1054371 dram_eff=0.7751
bk0: 17592a 22808867i bk1: 17612a 22810486i bk2: 17176a 22818251i bk3: 17148a 22812269i bk4: 16892a 22822780i bk5: 16912a 22814381i bk6: 16876a 22830456i bk7: 16880a 22822914i bk8: 16932a 22823370i bk9: 16896a 22823113i bk10: 16772a 22812013i bk11: 16740a 22811330i bk12: 16632a 22818304i bk13: 16588a 22815261i bk14: 17420a 22813024i bk15: 17440a 22807257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.628058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22598640 n_act=18310 n_pre=18294 n_req=112510 n_rd=272384 n_write=136074 bw_util=0.03545
n_activity=1053004 dram_eff=0.7758
bk0: 17600a 22811101i bk1: 17564a 22807170i bk2: 17152a 22814297i bk3: 17160a 22806823i bk4: 16876a 22824364i bk5: 16900a 22814725i bk6: 16868a 22830695i bk7: 16872a 22821844i bk8: 16864a 22826247i bk9: 16868a 22820287i bk10: 16768a 22813043i bk11: 16780a 22802607i bk12: 16612a 22821141i bk13: 16612a 22812051i bk14: 17440a 22812256i bk15: 17448a 22804235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634504
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23043702 n_nop=22597732 n_act=18613 n_pre=18597 n_req=112594 n_rd=272640 n_write=136120 bw_util=0.03548
n_activity=1055367 dram_eff=0.7746
bk0: 17600a 22812856i bk1: 17580a 22808377i bk2: 17176a 22814996i bk3: 17172a 22807604i bk4: 16872a 22821375i bk5: 16888a 22814259i bk6: 16908a 22824327i bk7: 16908a 22821014i bk8: 16956a 22822106i bk9: 16892a 22819581i bk10: 16760a 22810862i bk11: 16772a 22805020i bk12: 16620a 22815306i bk13: 16600a 22812676i bk14: 17492a 22813412i bk15: 17444a 22808064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.633188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34041, Miss_rate = 0.284, Pending_hits = 57735, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57713, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57667, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57657, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34088, Miss_rate = 0.284, Pending_hits = 57632, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34048, Miss_rate = 0.284, Pending_hits = 57645, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34014, Miss_rate = 0.284, Pending_hits = 57645, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57685, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57675, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57662, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57698, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57644, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57578, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34047, Miss_rate = 0.284, Pending_hits = 57672, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57657, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57684, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34073, Miss_rate = 0.284, Pending_hits = 57675, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34054, Miss_rate = 0.284, Pending_hits = 57737, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34045, Miss_rate = 0.284, Pending_hits = 57664, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57692, Reservation_fails = 151
L2_cache_bank[20]: Access = 120000, Miss = 34096, Miss_rate = 0.284, Pending_hits = 57708, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34064, Miss_rate = 0.284, Pending_hits = 57731, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749200
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1268856
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1147531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79487
	minimum = 6
	maximum = 38
Network latency average = 8.67203
	minimum = 6
	maximum = 34
Slowest packet = 5129846
Flit latency average = 8.70784
	minimum = 6
	maximum = 34
Slowest flit = 9596958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00077082
	minimum = 0.000659861 (at node 7)
	maximum = 0.000894496 (at node 30)
Accepted packet rate average = 0.00077082
	minimum = 0.000659861 (at node 7)
	maximum = 0.000894496 (at node 30)
Injected flit rate average = 0.0011617
	minimum = 0.000666268 (at node 7)
	maximum = 0.00178179 (at node 30)
Accepted flit rate average= 0.0011617
	minimum = 0.000880082 (at node 37)
	maximum = 0.00139767 (at node 25)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6741 (20 samples)
	minimum = 6 (20 samples)
	maximum = 94.35 (20 samples)
Network latency average = 9.87737 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.45 (20 samples)
Flit latency average = 9.70076 (20 samples)
	minimum = 6 (20 samples)
	maximum = 86.95 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0453277 (20 samples)
	minimum = 0.0403031 (20 samples)
	maximum = 0.0515735 (20 samples)
Accepted packet rate average = 0.0453277 (20 samples)
	minimum = 0.0403031 (20 samples)
	maximum = 0.0515735 (20 samples)
Injected flit rate average = 0.089175 (20 samples)
	minimum = 0.0654261 (20 samples)
	maximum = 0.119171 (20 samples)
Accepted flit rate average = 0.089175 (20 samples)
	minimum = 0.083448 (20 samples)
	maximum = 0.0940327 (20 samples)
Injected packet size average = 1.96734 (20 samples)
Accepted packet size average = 1.96734 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 8 min, 44 sec (11324 sec)
gpgpu_simulation_rate = 39266 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42383
gpu_sim_insn = 23073772
gpu_ipc =     544.4110
gpu_tot_sim_cycle = 17360751
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      26.9417
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343913
gpu_stall_icnt2sh    = 149850
partiton_reqs_in_parallel = 932343
partiton_reqs_in_parallel_total    = 272678282
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =      15.7603
partiton_reqs_in_parallel_util = 932343
partiton_reqs_in_parallel_util_total    = 272678282
gpu_sim_cycle_parition_util = 42383
gpu_tot_sim_cycle_parition_util    = 12409377
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.9736
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     444.2322 GB/Sec
L2_BW_total  =      15.4819 GB/Sec
gpu_total_sim_rate=40686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40596, 39552, 40204, 39672, 40318, 39742, 40131, 39235, 39861, 39114, 39769, 38774, 39738, 38628, 39529, 38454, 39403, 38545, 39118, 38061, 39099, 38170, 38653, 38174, 38622, 37989, 38730, 37830, 38424, 37824, 38402, 37667, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 434325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197347
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2199656	W0_Idle:604482468	W0_Scoreboard:63381092	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 383 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 17360750 
mrq_lat_table:396525 	24381 	36150 	66389 	133131 	196485 	268055 	130148 	74276 	7973 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1644312 	1035817 	136414 	11479 	801 	50 	1857 	1892 	1116 	1437 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	2410581 	246329 	16645 	4950 	90850 	42250 	16109 	489 	0 	805 	46 	1859 	1903 	1103 	1437 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1342468 	603548 	32319 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:67638 	0 	0 	0 	0 	0 	0 	1942 	188 	139 	12 	50 	62 	95 	76 	85 	68 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  6.694421  6.576342  5.643704  5.719101  5.690895  5.807333  6.662780  6.706041  5.679487  5.747336  5.341343  5.501818  6.187864  6.444541  5.390430  5.506383 
dram[1]:  6.354996  6.939556  5.427150  5.915373  5.575168  5.840785  6.487783  6.587611  5.569004  5.857032  5.488711  5.676958  6.142975  6.282939  5.210456  5.503541 
dram[2]:  6.026114  6.572269  5.292244  5.699029  5.881423  5.802026  6.381523  6.631111  5.372424  5.833462  5.148400  5.528938  6.166667  6.257576  5.150731  5.561290 
dram[3]:  6.614928  6.771899  5.403559  5.574468  5.603617  5.830204  6.528070  6.680431  5.616990  5.860701  5.547128  5.675696  5.944888  6.104918  5.326699  5.394865 
dram[4]:  6.249601  7.088182  5.371469  5.459440  5.525260  5.823299  6.460070  6.493032  5.643498  6.211221  5.357447  5.615786  5.845247  6.182573  5.340425  5.439468 
dram[5]:  6.671514  6.388255  5.325386  5.661699  5.613293  5.886957  6.587034  6.791591  5.693646  5.755149  5.283217  5.675188  5.933068  6.435875  5.302041  5.491166 
dram[6]:  6.501667  6.597643  5.236426  5.436246  5.755814  5.796570  6.500875  6.733696  5.488727  5.879687  5.140041  5.609212  6.184539  6.194005  5.331507  5.431660 
dram[7]:  6.300564  6.692637  5.310537  5.327961  5.561430  5.903968  6.548416  6.788848  5.497085  5.794004  5.342756  5.520146  5.937002  6.261564  5.373877  5.485169 
dram[8]:  6.140502  6.575630  5.292275  5.863215  5.745174  6.033225  6.304826  6.753636  5.373665  5.770115  5.347025  5.721125  5.928571  6.439446  5.269518  5.570301 
dram[9]:  6.520000  6.807659  5.538686  5.678865  5.959904  5.886867  6.770492  6.591312  5.671934  5.725133  5.471739  5.508018  6.160198  6.331919  5.424983  5.393898 
dram[10]:  6.310734  6.755402  5.375972  5.508315  5.700153  5.925159  6.229933  6.736890  5.357850  5.671418  5.547059  5.519357  6.003215  6.307952  5.135884  5.543571 
average row locality = 1333598/227821 = 5.853710
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4786      4676      4684      4594      4595      4590      4590      4588      4597      4570      4572      4516      4505      4735      4726 
dram[1]:      4785      4779      4683      4674      4599      4592      4594      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4689      4682      4587      4597      4598      4599      4603      4588      4575      4569      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4590      4590      4556      4566      4510      4518      4732      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4598      4586      4569      4562      4505      4513      4741      4742 
dram[5]:      4774      4787      4669      4662      4588      4598      4580      4582      4590      4594      4571      4569      4515      4501      4755      4742 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4571      4512      4511      4755      4747 
dram[7]:      4786      4784      4673      4667      4611      4592      4592      4592      4599      4591      4573      4562      4512      4507      4744      4739 
dram[8]:      4782      4788      4667      4664      4595      4595      4591      4594      4603      4590      4565      4555      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4562      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4596      4601      4608      4600      4566      4564      4523      4519      4753      4740 
total reads: 815140
bank skew: 4796/4501 = 1.07
chip skew: 74156/74056 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2943      2951      2844      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3038      3028      2953      2945      2855      2855      2841      2855      2947      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2847      2862      2861      2956      2943      2988      2978      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2948      2941      2977      2977      2933      2930      3029      3034 
dram[4]:      3045      3018      2929      2941      2851      2851      2848      2861      2953      2942      2985      2980      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3039      3028 
dram[6]:      3029      3051      2941      2930      2838      2845      2838      2840      2948      2944      2989      2979      2928      2928      3029      3042 
dram[7]:      3033      3033      2937      2936      2858      2847      2847      2835      2943      2947      2987      2973      2933      2938      3032      3028 
dram[8]:      3041      3037      2938      2923      2845      2850      2855      2835      2947      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3042      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2855      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518458
bank skew: 3053/2835 = 1.08
chip skew: 47188/47083 = 1.00
average mf latency per bank:
dram[0]:        849       858       633       647       997       989       931       942       687       688       848       843       885       809       687       676
dram[1]:        868       872       676       684      1035      1008       936       954       708       670       903       848       824       787       714       694
dram[2]:        874       880       660       713       972       959       950      1000       724       688       923       853       861       845       687       710
dram[3]:        856       857       648       707      1037      1003       949       963       657       717       874       877       836       834       713       722
dram[4]:        890       860       669       693      1012      1025       925       925       689       671       848       878       799       802       673       693
dram[5]:        849       863       639       662      1018      1041       926       915       671       711       832       846       832       762       695       708
dram[6]:        837       835       689       649      1041      1062       937       932       697       648       853       903       775       804       685       696
dram[7]:        882       888       644       646      1031      1017       968      1019       689       688       824       816       795       776       694       676
dram[8]:        880       825       666       713      1004      1084       942       929       709       684       801       812       809       787       661       687
dram[9]:        835       870       656       681      1055      1050       918       907       688       699       794       820       791       802       670       682
dram[10]:        842       860       660       638       980      1059       857       873       692       663       879       849       778       800       692       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711    125340    247678    247651    247680    247633    123068    123389    124032    124017    173607    127111    123068    123236
dram[1]:     127158    127202    124007    123664    247658    247650    247618    247591    123666    123567    124031    123994    127103    127120    123664    123267
dram[2]:     127171    255431    123582    123524    247672    247652    247626    247677    123448    125339    164726    124023    127174    127187    123077    122809
dram[3]:     127194    127167     75785    123566    247681    247680    247587    247607     71164    123667    123984    124021    127175    127163    123658    173374
dram[4]:     164725    127173    122808    127253    247683    247711    247602    247612    123408    122808    123999    126754    127151    127166     62564     96189
dram[5]:     127192    127188     66035    123918    247698    247671    247600    247592    122839    123659    123996    123955    127140    127157    122384    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123513     22049    124005    123948    127155    127132     73880    123073
dram[7]:     127188    127197     96190    122847    247652    247702    247625    247587     96189    122836    142115    123968    164726    127158     62831     84329
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     73879    123990    123952    127144    127151    123664    122999
dram[9]:     127192    127179     96183    123389    262484    247689    247650    247656    123545    123077    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116    122837    247676    247632    247636    247628    125339     32843    124004    168525    127133    127116     96189    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22638152 n_act=20495 n_pre=20479 n_req=121265 n_rd=296384 n_write=146890 bw_util=0.03834
n_activity=1130472 dram_eff=0.7842
bk0: 19088a 22872175i bk1: 19144a 22860074i bk2: 18704a 22873601i bk3: 18736a 22860088i bk4: 18376a 22876431i bk5: 18380a 22867274i bk6: 18360a 22888321i bk7: 18360a 22878090i bk8: 18352a 22885077i bk9: 18388a 22874673i bk10: 18280a 22870262i bk11: 18288a 22861626i bk12: 18064a 22877261i bk13: 18020a 22867120i bk14: 18940a 22867380i bk15: 18904a 22861437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.670886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22638072 n_act=20580 n_pre=20564 n_req=121241 n_rd=296372 n_write=146812 bw_util=0.03833
n_activity=1128573 dram_eff=0.7854
bk0: 19140a 22869311i bk1: 19116a 22862512i bk2: 18732a 22869281i bk3: 18696a 22865748i bk4: 18396a 22878260i bk5: 18368a 22868951i bk6: 18376a 22884469i bk7: 18356a 22874735i bk8: 18396a 22884523i bk9: 18368a 22876990i bk10: 18240a 22867071i bk11: 18236a 22866040i bk12: 18032a 22878233i bk13: 18024a 22867225i bk14: 18956a 22865357i bk15: 18940a 22856706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22636980 n_act=20944 n_pre=20928 n_req=121330 n_rd=296572 n_write=146976 bw_util=0.03837
n_activity=1131194 dram_eff=0.7842
bk0: 19184a 22863799i bk1: 19136a 22860735i bk2: 18756a 22865743i bk3: 18728a 22859854i bk4: 18348a 22879456i bk5: 18388a 22866468i bk6: 18392a 22884368i bk7: 18396a 22874877i bk8: 18412a 22877814i bk9: 18352a 22877077i bk10: 18300a 22862223i bk11: 18276a 22863594i bk12: 18040a 22878707i bk13: 18016a 22867341i bk14: 18924a 22864781i bk15: 18924a 22860882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22638254 n_act=20643 n_pre=20627 n_req=121139 n_rd=296224 n_write=146652 bw_util=0.03831
n_activity=1129940 dram_eff=0.7839
bk0: 19088a 22874115i bk1: 19116a 22866796i bk2: 18664a 22871936i bk3: 18672a 22862704i bk4: 18360a 22877938i bk5: 18380a 22866576i bk6: 18356a 22883428i bk7: 18380a 22877696i bk8: 18360a 22886605i bk9: 18360a 22880438i bk10: 18224a 22870918i bk11: 18264a 22864694i bk12: 18040a 22874154i bk13: 18072a 22867486i bk14: 18928a 22866652i bk15: 18960a 22858336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.665289
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22637691 n_act=20755 n_pre=20739 n_req=121246 n_rd=296392 n_write=146823 bw_util=0.03834
n_activity=1130227 dram_eff=0.7843
bk0: 19168a 22867855i bk1: 19116a 22868821i bk2: 18708a 22872421i bk3: 18656a 22859227i bk4: 18344a 22876244i bk5: 18388a 22866708i bk6: 18376a 22884318i bk7: 18372a 22873911i bk8: 18392a 22882237i bk9: 18344a 22880662i bk10: 18276a 22866711i bk11: 18248a 22865005i bk12: 18020a 22874445i bk13: 18052a 22867444i bk14: 18964a 22867562i bk15: 18968a 22858461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x800ff980, atomic=0 1 entries : 0x7f1e13c1afd0 :  mf: uid=28297213, sid06:w22, part=5, addr=0x800ff980, load , size=32, unknown  status = IN_PARTITION_DRAM (17360750), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22638122 n_act=20658 n_pre=20643 n_req=121161 n_rd=296307 n_write=146670 bw_util=0.03832
n_activity=1130750 dram_eff=0.7835
bk0: 19096a 22874459i bk1: 19148a 22863544i bk2: 18676a 22872829i bk3: 18648a 22865261i bk4: 18352a 22881254i bk5: 18392a 22869921i bk6: 18320a 22887498i bk7: 18328a 22879567i bk8: 18360a 22887126i bk9: 18376a 22877755i bk10: 18284a 22868275i bk11: 18275a 22865281i bk12: 18060a 22876192i bk13: 18004a 22869599i bk14: 19020a 22866041i bk15: 18968a 22861046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.659419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22637612 n_act=20828 n_pre=20812 n_req=121204 n_rd=296420 n_write=146728 bw_util=0.03833
n_activity=1130116 dram_eff=0.7843
bk0: 19092a 22869188i bk1: 19148a 22858825i bk2: 18712a 22865718i bk3: 18636a 22861062i bk4: 18348a 22879790i bk5: 18368a 22867419i bk6: 18344a 22887092i bk7: 18376a 22882066i bk8: 18396a 22884056i bk9: 18328a 22878447i bk10: 18288a 22863103i bk11: 18284a 22860137i bk12: 18048a 22875926i bk13: 18044a 22866597i bk14: 19020a 22865717i bk15: 18988a 22856822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663132
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22637449 n_act=20861 n_pre=20845 n_req=121231 n_rd=296496 n_write=146749 bw_util=0.03834
n_activity=1132734 dram_eff=0.7826
bk0: 19144a 22869595i bk1: 19136a 22866978i bk2: 18692a 22869397i bk3: 18668a 22856772i bk4: 18444a 22876597i bk5: 18368a 22872623i bk6: 18368a 22885562i bk7: 18368a 22878551i bk8: 18396a 22884417i bk9: 18364a 22879687i bk10: 18292a 22867079i bk11: 18248a 22865891i bk12: 18048a 22874034i bk13: 18028a 22867961i bk14: 18976a 22865357i bk15: 18956a 22857721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661657
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22637772 n_act=20726 n_pre=20710 n_req=121200 n_rd=296440 n_write=146752 bw_util=0.03833
n_activity=1131825 dram_eff=0.7831
bk0: 19128a 22864927i bk1: 19152a 22865146i bk2: 18668a 22873822i bk3: 18656a 22869201i bk4: 18380a 22878819i bk5: 18380a 22872212i bk6: 18364a 22885713i bk7: 18376a 22879054i bk8: 18412a 22879764i bk9: 18360a 22880734i bk10: 18260a 22868741i bk11: 18220a 22867544i bk12: 18108a 22875213i bk13: 18052a 22872652i bk14: 18956a 22868674i bk15: 18968a 22863410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22638316 n_act=20457 n_pre=20441 n_req=121237 n_rd=296328 n_write=146858 bw_util=0.03833
n_activity=1130323 dram_eff=0.7842
bk0: 19128a 22867613i bk1: 19120a 22859883i bk2: 18660a 22871682i bk3: 18672a 22861903i bk4: 18340a 22882958i bk5: 18392a 22870593i bk6: 18344a 22888461i bk7: 18356a 22877627i bk8: 18344a 22883634i bk9: 18344a 22875449i bk10: 18248a 22869623i bk11: 18272a 22857929i bk12: 18088a 22878215i bk13: 18088a 22868284i bk14: 18968a 22868736i bk15: 18964a 22859152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66401
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23122400 n_nop=22637148 n_act=20874 n_pre=20858 n_req=121344 n_rd=296624 n_write=146896 bw_util=0.03836
n_activity=1132687 dram_eff=0.7831
bk0: 19136a 22866977i bk1: 19120a 22863375i bk2: 18672a 22870945i bk3: 18700a 22860995i bk4: 18352a 22880660i bk5: 18364a 22869698i bk6: 18384a 22880937i bk7: 18404a 22877728i bk8: 18432a 22878636i bk9: 18400a 22874955i bk10: 18264a 22866803i bk11: 18256a 22859567i bk12: 18092a 22873334i bk13: 18076a 22868476i bk14: 19012a 22868161i bk15: 18960a 22864405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.664303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60708, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37055, Miss_rate = 0.287, Pending_hits = 60679, Reservation_fails = 215
L2_cache_bank[2]: Access = 128896, Miss = 37067, Miss_rate = 0.288, Pending_hits = 60626, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37026, Miss_rate = 0.287, Pending_hits = 60620, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37089, Miss_rate = 0.288, Pending_hits = 60597, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37054, Miss_rate = 0.288, Pending_hits = 60610, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37005, Miss_rate = 0.287, Pending_hits = 60604, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37051, Miss_rate = 0.288, Pending_hits = 60650, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60640, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37036, Miss_rate = 0.287, Pending_hits = 60628, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60653, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37035, Miss_rate = 0.287, Pending_hits = 60607, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60549, Reservation_fails = 190
L2_cache_bank[13]: Access = 128890, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60635, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37090, Miss_rate = 0.288, Pending_hits = 60623, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60649, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37069, Miss_rate = 0.287, Pending_hits = 60640, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60697, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60626, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60660, Reservation_fails = 152
L2_cache_bank[20]: Access = 129024, Miss = 37086, Miss_rate = 0.287, Pending_hits = 60669, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37070, Miss_rate = 0.287, Pending_hits = 60694, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815140
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1334064
L2_total_cache_reservation_fails = 3781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1212702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5945
	minimum = 6
	maximum = 66
Network latency average = 9.81399
	minimum = 6
	maximum = 54
Slowest packet = 5279380
Flit latency average = 8.97841
	minimum = 6
	maximum = 54
Slowest flit = 10409055
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937379
	minimum = 0.0832783 (at node 26)
	maximum = 0.106708 (at node 42)
Accepted packet rate average = 0.0937379
	minimum = 0.0832783 (at node 26)
	maximum = 0.106708 (at node 42)
Injected flit rate average = 0.186997
	minimum = 0.139009 (at node 26)
	maximum = 0.247287 (at node 42)
Accepted flit rate average= 0.186997
	minimum = 0.177516 (at node 46)
	maximum = 0.194705 (at node 10)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6703 (21 samples)
	minimum = 6 (21 samples)
	maximum = 93 (21 samples)
Network latency average = 9.87435 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.8571 (21 samples)
Flit latency average = 9.66636 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.381 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.047633 (21 samples)
	minimum = 0.0423496 (21 samples)
	maximum = 0.054199 (21 samples)
Accepted packet rate average = 0.047633 (21 samples)
	minimum = 0.0423496 (21 samples)
	maximum = 0.054199 (21 samples)
Injected flit rate average = 0.0938332 (21 samples)
	minimum = 0.0689301 (21 samples)
	maximum = 0.125271 (21 samples)
Accepted flit rate average = 0.0938332 (21 samples)
	minimum = 0.0879274 (21 samples)
	maximum = 0.0988266 (21 samples)
Injected packet size average = 1.96992 (21 samples)
Accepted packet size average = 1.96992 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 11 min, 36 sec (11496 sec)
gpgpu_simulation_rate = 40686 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 1868540
gpu_sim_insn = 21023540
gpu_ipc =      11.2513
gpu_tot_sim_cycle = 19573002
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      24.9707
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343913
gpu_stall_icnt2sh    = 150074
partiton_reqs_in_parallel = 41107880
partiton_reqs_in_parallel_total    = 273610625
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.0792
partiton_reqs_in_parallel_util = 41107880
partiton_reqs_in_parallel_util_total    = 273610625
gpu_sim_cycle_parition_util = 1868540
gpu_tot_sim_cycle_parition_util    = 12451760
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9771
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       3.9952 GB/Sec
L2_BW_total  =      14.1134 GB/Sec
gpu_total_sim_rate=37858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42433, 41338, 41992, 41558, 42126, 41567, 42106, 41025, 41675, 40931, 41652, 40565, 41667, 40346, 41343, 40156, 41079, 40241, 40866, 39737, 40772, 39797, 40277, 39780, 40347, 39688, 40403, 39552, 40172, 39546, 40029, 39366, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 434341
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197363
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2353017	W0_Idle:674137818	W0_Scoreboard:96879608	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 394 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 19570705 
mrq_lat_table:412798 	25301 	36533 	66828 	135257 	196604 	268060 	130148 	74276 	7973 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1708859 	1049410 	136414 	11479 	811 	61 	1876 	1959 	1376 	1690 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	2484254 	247425 	16649 	4950 	94217 	42250 	16109 	489 	0 	815 	57 	1878 	1980 	1353 	1690 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1401580 	622120 	32379 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:68654 	0 	0 	0 	0 	0 	0 	2110 	204 	139 	17 	54 	70 	104 	97 	106 	74 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  6.454248  6.278611  5.443350  5.450140  5.457040  5.559148  6.356902  6.467866  5.446263  5.556604  5.177343  5.299517  5.919279  6.133333  5.188568  5.317599 
dram[1]:  6.120277  6.593023  5.246446  5.661290  5.382374  5.633110  6.218570  6.218391  5.365102  5.583697  5.258929  5.467811  5.907524  6.009562  5.065468  5.275033 
dram[2]:  5.828822  6.317675  5.106649  5.445225  5.629657  5.630872  6.139384  6.360201  5.197431  5.583819  4.970207  5.375702  5.907524  6.008765  5.041026  5.399725 
dram[3]:  6.370669  6.441463  5.195286  5.344421  5.441240  5.617844  6.230642  6.409669  5.395349  5.644756  5.310895  5.442075  5.719909  5.889844  5.136157  5.210040 
dram[4]:  6.049505  6.796216  5.144474  5.236450  5.322535  5.605341  6.183007  6.245874  5.433829  5.992145  5.117412  5.360839  5.661908  5.978605  5.145928  5.215466 
dram[5]:  6.395800  6.120277  5.145527  5.437324  5.408017  5.678947  6.318258  6.546401  5.481694  5.558139  5.095681  5.454804  5.705215  6.146003  5.142765  5.312458 
dram[6]:  6.245462  6.383749  5.055592  5.230822  5.556375  5.593032  6.272879  6.403553  5.289655  5.665430  4.974708  5.391977  5.937008  5.947161  5.185040  5.230820 
dram[7]:  5.996223  6.399516  5.103699  5.121935  5.341085  5.671171  6.291424  6.494401  5.267354  5.560958  5.162180  5.320807  5.742574  5.984177  5.157963  5.334011 
dram[8]:  5.866322  6.322452  5.069508  5.594771  5.530747  5.752851  6.046326  6.565331  5.156124  5.503235  5.180406  5.487437  5.708365  6.138211  5.124268  5.388396 
dram[9]:  6.262618  6.501228  5.325952  5.491103  5.630678  5.696536  6.507759  6.332775  5.465050  5.470043  5.253425  5.318087  5.842714  6.090177  5.242525  5.227965 
dram[10]:  6.041857  6.467373  5.194351  5.337716  5.496000  5.674174  5.947451  6.419847  5.149833  5.452415  5.330083  5.325000  5.779985  6.053686  4.994949  5.355102 
average row locality = 1353863/240485 = 5.629719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4841      4868      4751      4772      4672      4675      4668      4662      4667      4664      4652      4643      4588      4578      4818      4808 
dram[1]:      4867      4867      4758      4745      4679      4663      4681      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4767      4766      4662      4667      4674      4675      4686      4675      4648      4640      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4670      4660      4632      4641      4587      4580      4816      4819 
dram[4]:      4864      4854      4761      4745      4668      4668      4676      4668      4680      4651      4643      4645      4566      4576      4820      4822 
dram[5]:      4857      4859      4745      4746      4668      4665      4662      4656      4660      4662      4646      4644      4581      4578      4844      4822 
dram[6]:      4853      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4642      4579      4580      4836      4827 
dram[7]:      4870      4860      4753      4752      4686      4666      4666      4665      4676      4676      4643      4632      4573      4587      4830      4811 
dram[8]:      4867      4868      4751      4745      4671      4673      4673      4662      4673      4673      4643      4629      4596      4585      4815      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4642      4644      4602      4590      4821      4815 
dram[10]:      4866      4859      4750      4737      4669      4667      4681      4678      4688      4675      4637      4640      4587      4586      4837      4813 
total reads: 828589
bank skew: 4879/4566 = 1.07
chip skew: 75370/75263 = 1.00
number of total write accesses:
dram[0]:      3059      3087      2984      2989      2886      2891      2884      2886      2985      2993      3026      3036      2965      2966      3079      3078 
dram[1]:      3071      3071      2991      2977      2894      2891      2887      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2884      2902      2900      3001      2986      3026      3015      2962      2966      3061      3060 
dram[3]:      3062      3062      2965      2968      2886      2893      2897      2889      2986      2983      3021      3016      2969      2959      3068      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3028      3021      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2975      2887      2888      2882      2892      2976      2986      3023      3020      2967      2957      3081      3067 
dram[6]:      3060      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3020      2961      2961      3066      3082 
dram[7]:      3069      3069      2974      2977      2893      2888      2890      2875      2988      2987      3028      3014      2967      2977      3072      3062 
dram[8]:      3076      3073      2980      2959      2884      2892      2897      2875      2989      2982      3024      3015      2979      2965      3061      3064 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2974      2976      2888      2891      2902      2891      3011      3002      3017      3028      2979      2969      3075      3059 
total reads: 525274
bank skew: 3089/2875 = 1.07
chip skew: 47805/47693 = 1.00
average mf latency per bank:
dram[0]:        887       894       652       715      1029      1029       939       988       746       726       922       845       915       855       751       737
dram[1]:        899       933       711       709      1065      1055       994       969       719       695      1005       862       875       843       721       740
dram[2]:        910       938       671       770      1020       963       975      1019       774       721       935       888       886       887       734       722
dram[3]:        886       894       688       727      1076      1037       991       978       693       741       928       947       890       840       768       763
dram[4]:        907       868       726       704      1047      1049       977       929       721       680       882       923       809       821       740       712
dram[5]:        863       887       679       694      1056      1077       943       934       703       715       839       899       865       796       710       726
dram[6]:        885       842       720       668      1091      1089       936       987       706       701       888       911       782       842       708       751
dram[7]:        934       896       648       670      1052      1024       990      1050       720       727       847       847       842       804       701       697
dram[8]:        914       881       687       737      1060      1098       974       956       740       696       858       845       864       797       689       728
dram[9]:        895       904       682       696      1094      1073       943       938       772       718       824       865       821       860       714       716
dram[10]:        873       894       684       681      1011      1086       893       907       712       712       913       899       809       856       741       707
maximum mf latency per bank:
dram[0]:     127177    127184    123353    125340    247678    247651    247680    247633    123679    123389    124032    124017    173607    127111    123668    123236
dram[1]:     127158    127202    124007    123664    247658    247650    247618    247591    123666    123567    124031    123994    127103    127120    123664    123891
dram[2]:     127171    255431    123582    123656    247672    247652    247626    247677    123671    125339    164726    124023    127174    127187    123822    122809
dram[3]:     127194    127167    123680    123566    247681    247680    247587    247607    123657    123667    123984    124021    127175    127163    123665    173374
dram[4]:     164725    127173    123484    127253    247683    247711    247602    247612    123408    122808    123999    126754    127151    127166    123829     96189
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    123661    123659    123996    123955    127140    127157    122384    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123513    123388    124005    123948    127155    127132    123833    123073
dram[7]:     127188    127197     96190    123412    247652    247702    247625    247587    123662    122836    142115    123968    164726    127158     62831    123694
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     73879    123990    123952    127144    127151    123664    122999
dram[9]:     127192    127179    123664    123389    262484    247689    247650    247656    123669    123077    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116    123386    247676    247632    247636    247628    125339    123468    124004    168525    127133    127116    123816    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097994 n_act=21664 n_pre=21648 n_req=123121 n_rd=301308 n_write=149390 bw_util=0.0339
n_activity=1171974 dram_eff=0.7691
bk0: 19364a 26339223i bk1: 19472a 26326416i bk2: 19004a 26340145i bk3: 19088a 26325919i bk4: 18688a 26342612i bk5: 18700a 26333343i bk6: 18672a 26354548i bk7: 18648a 26344755i bk8: 18668a 26351183i bk9: 18656a 26341391i bk10: 18608a 26336819i bk11: 18572a 26328049i bk12: 18352a 26343684i bk13: 18312a 26333576i bk14: 19272a 26333408i bk15: 19232a 26327563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.583706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097790 n_act=21767 n_pre=21751 n_req=123119 n_rd=301356 n_write=149340 bw_util=0.0339
n_activity=1170890 dram_eff=0.7698
bk0: 19468a 26335893i bk1: 19468a 26328393i bk2: 19032a 26335751i bk3: 18980a 26332383i bk4: 18716a 26344681i bk5: 18652a 26335474i bk6: 18724a 26350310i bk7: 18692a 26340459i bk8: 18676a 26350929i bk9: 18716a 26342589i bk10: 18560a 26333032i bk11: 18520a 26332582i bk12: 18304a 26344922i bk13: 18288a 26333663i bk14: 19268a 26331961i bk15: 19292a 26322574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097100 n_act=22040 n_pre=22024 n_req=123153 n_rd=301420 n_write=149420 bw_util=0.03391
n_activity=1171402 dram_eff=0.7697
bk0: 19516a 26330233i bk1: 19440a 26327321i bk2: 19068a 26331936i bk3: 19064a 26325879i bk4: 18648a 26345552i bk5: 18668a 26333207i bk6: 18696a 26350851i bk7: 18700a 26341257i bk8: 18744a 26344010i bk9: 18700a 26343022i bk10: 18592a 26328627i bk11: 18560a 26330413i bk12: 18304a 26345225i bk13: 18300a 26334042i bk14: 19212a 26331616i bk15: 19208a 26327564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26098286 n_act=21795 n_pre=21779 n_req=122956 n_rd=301052 n_write=149092 bw_util=0.03386
n_activity=1170816 dram_eff=0.7689
bk0: 19376a 26340765i bk1: 19444a 26333046i bk2: 19000a 26338133i bk3: 18976a 26328785i bk4: 18644a 26344686i bk5: 18652a 26333154i bk6: 18668a 26349683i bk7: 18672a 26344277i bk8: 18680a 26352944i bk9: 18640a 26347073i bk10: 18528a 26336879i bk11: 18564a 26330999i bk12: 18348a 26340755i bk13: 18320a 26334544i bk14: 19264a 26332836i bk15: 19276a 26324841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097685 n_act=21914 n_pre=21898 n_req=123069 n_rd=301228 n_write=149279 bw_util=0.03388
n_activity=1171743 dram_eff=0.769
bk0: 19456a 26334527i bk1: 19416a 26335579i bk2: 19044a 26338472i bk3: 18980a 26324873i bk4: 18672a 26342737i bk5: 18672a 26332983i bk6: 18704a 26350522i bk7: 18672a 26340422i bk8: 18720a 26348547i bk9: 18604a 26347518i bk10: 18572a 26332565i bk11: 18580a 26331113i bk12: 18264a 26341321i bk13: 18304a 26334469i bk14: 19280a 26333782i bk15: 19288a 26324372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26098124 n_act=21781 n_pre=21765 n_req=122999 n_rd=301180 n_write=149154 bw_util=0.03387
n_activity=1172015 dram_eff=0.7685
bk0: 19428a 26340821i bk1: 19436a 26330033i bk2: 18980a 26339485i bk3: 18984a 26331318i bk4: 18672a 26347485i bk5: 18660a 26336390i bk6: 18648a 26353640i bk7: 18624a 26346123i bk8: 18640a 26353573i bk9: 18648a 26344398i bk10: 18584a 26334614i bk11: 18576a 26331581i bk12: 18324a 26342957i bk13: 18312a 26336201i bk14: 19376a 26332094i bk15: 19288a 26327266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097778 n_act=21937 n_pre=21921 n_req=123009 n_rd=301216 n_write=149152 bw_util=0.03387
n_activity=1169860 dram_eff=0.77
bk0: 19412a 26335683i bk1: 19416a 26325721i bk2: 19000a 26332183i bk3: 18952a 26327323i bk4: 18652a 26346013i bk5: 18648a 26333936i bk6: 18636a 26353669i bk7: 18728a 26347875i bk8: 18712a 26350382i bk9: 18620a 26344927i bk10: 18584a 26329646i bk11: 18568a 26326430i bk12: 18316a 26342624i bk13: 18320a 26333248i bk14: 19344a 26332231i bk15: 19308a 26322861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57691
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097315 n_act=22040 n_pre=22024 n_req=123076 n_rd=301384 n_write=149241 bw_util=0.03389
n_activity=1174135 dram_eff=0.7676
bk0: 19480a 26335740i bk1: 19440a 26333509i bk2: 19012a 26335666i bk3: 19008a 26322854i bk4: 18744a 26342910i bk5: 18664a 26338774i bk6: 18664a 26352118i bk7: 18660a 26344995i bk8: 18704a 26350345i bk9: 18704a 26345855i bk10: 18572a 26333528i bk11: 18528a 26332058i bk12: 18292a 26340889i bk13: 18348a 26334155i bk14: 19320a 26331307i bk15: 19244a 26324293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575653
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097548 n_act=21902 n_pre=21886 n_req=123069 n_rd=301416 n_write=149252 bw_util=0.0339
n_activity=1173506 dram_eff=0.7681
bk0: 19468a 26331145i bk1: 19472a 26331593i bk2: 19004a 26339681i bk3: 18980a 26335237i bk4: 18684a 26345037i bk5: 18692a 26338196i bk6: 18692a 26351998i bk7: 18648a 26345927i bk8: 18692a 26346080i bk9: 18692a 26346685i bk10: 18572a 26335031i bk11: 18516a 26333811i bk12: 18384a 26341652i bk13: 18340a 26339167i bk14: 19260a 26335389i bk15: 19320a 26329540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571838
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26098068 n_act=21623 n_pre=21607 n_req=123117 n_rd=301316 n_write=149390 bw_util=0.0339
n_activity=1170932 dram_eff=0.7698
bk0: 19452a 26334054i bk1: 19436a 26326346i bk2: 18948a 26338064i bk3: 18968a 26328355i bk4: 18680a 26348485i bk5: 18728a 26336871i bk6: 18644a 26354997i bk7: 18668a 26344058i bk8: 18660a 26349977i bk9: 18676a 26341276i bk10: 18568a 26335721i bk11: 18576a 26324265i bk12: 18408a 26344158i bk13: 18360a 26334890i bk14: 19284a 26335220i bk15: 19260a 26325590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.577715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26592004 n_nop=26097130 n_act=22023 n_pre=22007 n_req=123175 n_rd=301480 n_write=149364 bw_util=0.03391
n_activity=1173745 dram_eff=0.7682
bk0: 19464a 26333282i bk1: 19436a 26329782i bk2: 19000a 26337415i bk3: 18948a 26327677i bk4: 18676a 26347064i bk5: 18668a 26336028i bk6: 18724a 26346623i bk7: 18712a 26343829i bk8: 18752a 26344637i bk9: 18700a 26341349i bk10: 18548a 26333230i bk11: 18560a 26325948i bk12: 18348a 26340080i bk13: 18344a 26335215i bk14: 19348a 26334381i bk15: 19252a 26330894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.577968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37657, Miss_rate = 0.284, Pending_hits = 63329, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37670, Miss_rate = 0.284, Pending_hits = 63240, Reservation_fails = 215
L2_cache_bank[2]: Access = 132477, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63244, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37652, Miss_rate = 0.284, Pending_hits = 63195, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37695, Miss_rate = 0.284, Pending_hits = 63189, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63201, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63202, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37636, Miss_rate = 0.284, Pending_hits = 63248, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37678, Miss_rate = 0.284, Pending_hits = 63213, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37629, Miss_rate = 0.284, Pending_hits = 63202, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63252, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37632, Miss_rate = 0.284, Pending_hits = 63146, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37664, Miss_rate = 0.284, Pending_hits = 63158, Reservation_fails = 190
L2_cache_bank[13]: Access = 132429, Miss = 37640, Miss_rate = 0.284, Pending_hits = 63247, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37697, Miss_rate = 0.284, Pending_hits = 63184, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37649, Miss_rate = 0.284, Pending_hits = 63218, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37689, Miss_rate = 0.284, Pending_hits = 63231, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37665, Miss_rate = 0.284, Pending_hits = 63291, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63224, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63274, Reservation_fails = 152
L2_cache_bank[20]: Access = 132659, Miss = 37715, Miss_rate = 0.284, Pending_hits = 63267, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37655, Miss_rate = 0.284, Pending_hits = 63246, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828589
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1391001
L2_total_cache_reservation_fails = 3781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1269639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73118
	minimum = 6
	maximum = 36
Network latency average = 8.57598
	minimum = 6
	maximum = 36
Slowest packet = 5671518
Flit latency average = 8.57284
	minimum = 6
	maximum = 36
Slowest flit = 10807496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000843012
	minimum = 0.000724898 (at node 5)
	maximum = 0.000972685 (at node 48)
Accepted packet rate average = 0.000843012
	minimum = 0.000724898 (at node 5)
	maximum = 0.000972685 (at node 48)
Injected flit rate average = 0.00127572
	minimum = 0.000747375 (at node 5)
	maximum = 0.0019344 (at node 48)
Accepted flit rate average= 0.00127572
	minimum = 0.000976966 (at node 35)
	maximum = 0.00155201 (at node 9)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5821 (22 samples)
	minimum = 6 (22 samples)
	maximum = 90.4091 (22 samples)
Network latency average = 9.81534 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.5909 (22 samples)
Flit latency average = 9.61666 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.1364 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.0455062 (22 samples)
	minimum = 0.0404575 (22 samples)
	maximum = 0.0517796 (22 samples)
Accepted packet rate average = 0.0455062 (22 samples)
	minimum = 0.0404575 (22 samples)
	maximum = 0.0517796 (22 samples)
Injected flit rate average = 0.0896261 (22 samples)
	minimum = 0.0658309 (22 samples)
	maximum = 0.119665 (22 samples)
Accepted flit rate average = 0.0896261 (22 samples)
	minimum = 0.0839751 (22 samples)
	maximum = 0.094405 (22 samples)
Injected packet size average = 1.96954 (22 samples)
Accepted packet size average = 1.96954 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 35 min, 10 sec (12910 sec)
gpgpu_simulation_rate = 37858 (inst/sec)
gpgpu_simulation_rate = 1516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43086
gpu_sim_insn = 23078842
gpu_ipc =     535.6459
gpu_tot_sim_cycle = 19838238
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      25.8002
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343985
gpu_stall_icnt2sh    = 164644
partiton_reqs_in_parallel = 947820
partiton_reqs_in_parallel_total    = 314718505
partiton_level_parallism =      21.9983
partiton_level_parallism_total  =      15.9120
partiton_reqs_in_parallel_util = 947820
partiton_reqs_in_parallel_util_total    = 314718505
gpu_sim_cycle_parition_util = 43086
gpu_tot_sim_cycle_parition_util    = 14320300
partiton_level_parallism_util =      21.9983
partiton_level_parallism_util_total  =      21.9772
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.3266 GB/Sec
L2_BW_total  =      14.8832 GB/Sec
gpu_total_sim_rate=39133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44431, 43306, 43981, 43520, 44115, 43538, 44149, 43002, 43652, 42881, 43650, 42575, 43698, 42329, 43305, 42160, 43062, 42230, 42855, 41747, 42701, 41780, 42275, 41704, 42357, 41725, 42407, 41527, 42134, 41475, 41991, 41328, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 434345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197367
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2402545	W0_Idle:674147357	W0_Scoreboard:97971056	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 384 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 19838237 
mrq_lat_table:434224 	27542 	40011 	73476 	147564 	216633 	290474 	138528 	75465 	8037 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1803681 	1153650 	137948 	11497 	811 	61 	1876 	1959 	1376 	1690 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	2664243 	267595 	17096 	4954 	94217 	42250 	16109 	489 	0 	815 	57 	1878 	1980 	1353 	1690 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1485004 	667120 	35027 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:138196 	0 	0 	0 	0 	0 	0 	2164 	237 	139 	17 	54 	70 	104 	97 	106 	74 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  6.139030  5.976891  5.238306  5.235701  5.260390  5.399067  6.001482  6.141881  5.244246  5.392247  4.963790  5.157895  5.640223  5.832012  4.997050  5.176182 
dram[1]:  5.771003  6.245962  5.041818  5.436352  5.162111  5.431925  5.955180  5.898330  5.167506  5.436135  5.054121  5.231358  5.575361  5.694522  4.947338  5.148418 
dram[2]:  5.565104  6.050534  4.948245  5.197377  5.445638  5.383134  5.827116  6.064275  5.003643  5.405138  4.836567  5.229936  5.665035  5.708039  4.883680  5.245800 
dram[3]:  6.070200  6.095989  4.999396  5.198113  5.211576  5.368874  5.936264  6.126515  5.172653  5.477652  5.103169  5.291425  5.384717  5.558682  4.944997  5.065309 
dram[4]:  5.714573  6.412254  4.913558  5.066136  5.150955  5.443326  5.822812  5.926900  5.218770  5.805811  4.926435  5.163739  5.445491  5.649722  4.958406  5.058014 
dram[5]:  6.007067  5.799047  5.034820  5.259683  5.222580  5.447510  5.964628  6.232129  5.258975  5.333767  4.956600  5.262484  5.435278  5.725601  4.942990  5.127273 
dram[6]:  5.851240  5.929715  4.932062  5.051924  5.360319  5.463250  5.890671  6.133686  5.074691  5.404746  4.833138  5.205193  5.610111  5.667367  4.997050  5.038599 
dram[7]:  5.692976  6.007768  4.932818  4.983153  5.152822  5.443251  5.988183  6.226502  5.099938  5.398950  4.962696  5.180670  5.518064  5.710267  4.994100  5.178922 
dram[8]:  5.619802  5.985222  4.913896  5.349936  5.327189  5.459933  5.781339  6.167683  5.022018  5.303363  4.997570  5.296320  5.488859  5.815054  4.968842  5.159050 
dram[9]:  5.871035  6.171138  5.079433  5.265903  5.390407  5.445265  6.158295  6.118939  5.251596  5.256394  5.003652  5.165829  5.497297  5.821377  5.062799  5.101327 
dram[10]:  5.690254  6.104885  4.998794  5.121755  5.301702  5.534518  5.722849  6.067911  4.984271  5.236825  5.084777  5.118634  5.538881  5.799714  4.866169  5.170239 
average row locality = 1452040/268786 = 5.402216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5228      5253      5128      5149      5045      5051      5044      5038      5041      5037      5021      5017      4959      4945      5204      5179 
dram[1]:      5258      5255      5144      5129      5052      5038      5051      5048      5043      5050      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5149      5147      5040      5041      5049      5045      5061      5044      5019      5014      4950      4944      5188      5185 
dram[3]:      5233      5251      5134      5118      5037      5035      5039      5040      5044      5039      5009      5014      4958      4951      5196      5199 
dram[4]:      5251      5240      5144      5121      5035      5047      5054      5042      5055      5032      5022      5020      4942      4948      5205      5204 
dram[5]:      5245      5244      5119      5128      5038      5037      5038      5037      5044      5034      5016      5017      4950      4948      5225      5208 
dram[6]:      5239      5244      5127      5119      5036      5041      5033      5060      5053      5032      5017      5017      4950      4952      5215      5216 
dram[7]:      5257      5248      5136      5128      5054      5037      5045      5039      5050      5055      5023      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5131      5127      5042      5048      5048      5037      5048      5045      5018      5002      4968      4958      5201      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5036      5032      5045      5043      5013      5018      4972      4962      5208      5200 
dram[10]:      5258      5243      5130      5119      5044      5040      5053      5056      5059      5057      5011      5020      4959      4957      5216      5201 
total reads: 895019
bank skew: 5269/4942 = 1.07
chip skew: 81423/81297 = 1.00
number of total write accesses:
dram[0]:      3250      3282      3159      3181      3056      3053      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3260      3252      3175      3156      3068      3061      3054      3074      3163      3164      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3174      3074      3066      3074      3069      3180      3161      3208      3197      3151      3150      3251      3245 
dram[3]:      3241      3259      3150      3147      3067      3072      3064      3047      3165      3172      3202      3193      3146      3148      3255      3255 
dram[4]:      3258      3237      3155      3152      3052      3069      3063      3066      3175      3160      3215      3211      3150      3165      3259      3253 
dram[5]:      3255      3269      3123      3156      3057      3058      3056      3071      3160      3164      3207      3203      3154      3148      3272      3252 
dram[6]:      3257      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3202      3151      3141      3255      3269 
dram[7]:      3254      3259      3161      3154      3072      3068      3063      3043      3166      3173      3225      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3144      3144      3050      3060      3069      3055      3163      3154      3208      3202      3161      3154      3251      3255 
dram[9]:      3261      3264      3131      3156      3050      3053      3056      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3158      3168      3057      3057      3062      3075      3180      3191      3206      3221      3161      3151      3256      3242 
total reads: 557021
bank skew: 3282/3042 = 1.08
chip skew: 50706/50582 = 1.00
average mf latency per bank:
dram[0]:        861       869       642       700       993       994       909       956       729       712       894       822       886       830       733       722
dram[1]:        872       905       696       696      1027      1018       961       938       704       683       970       838       849       818       707       725
dram[2]:        884       910       660       751       984       932       944       986       756       707       907       862       859       862       718       708
dram[3]:        861       868       674       712      1036      1000       958       948       680       725       898       917       864       817       750       745
dram[4]:        880       844       709       691      1012      1011       945       901       706       668       855       894       789       798       725       698
dram[5]:        838       861       668       681      1019      1039       913       904       689       700       816       873       840       776       696       711
dram[6]:        859       819       705       656      1052      1050       906       955       692       687       862       883       762       819       693       734
dram[7]:        905       870       639       660      1014       989       958      1014       705       713       822       825       818       784       689       684
dram[8]:        887       856       675       720      1023      1058       942       925       724       684       834       822       839       778       676       712
dram[9]:        868       877       670       683      1055      1034       914       911       753       703       801       841       798       836       699       702
dram[10]:        847       868       672       668       977      1047       867       879       699       697       884       871       788       832       726       694
maximum mf latency per bank:
dram[0]:     127177    127184    123353    125340    247678    247651    247680    247633    123679    123389    124032    124017    173607    127111    123668    123236
dram[1]:     127158    127202    124007    123664    247658    247650    247618    247591    123666    123567    124031    123994    127103    127120    123664    123891
dram[2]:     127171    255431    123582    123656    247672    247652    247626    247677    123671    125339    164726    124023    127174    127187    123822    122809
dram[3]:     127194    127167    123680    123566    247681    247680    247587    247607    123657    123667    123984    124021    127175    127163    123665    173374
dram[4]:     164725    127173    123484    127253    247683    247711    247602    247612    123408    122808    123999    126754    127151    127166    123829     96189
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    123661    123659    123996    123955    127140    127157    122384    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123513    123388    124005    123948    127155    127132    123833    123073
dram[7]:     127188    127197     96190    123412    247652    247702    247625    247587    123662    122836    142115    123968    164726    127158     62831    123694
dram[8]:     142358    127203    122710    179951    247671    247695    247610    247660    182772     73879    123990    123952    127144    127151    123664    122999
dram[9]:     127192    127179    123664    123389    262484    247689    247650    247656    123669    123077    124002    124003    127123    127149    123389     96317
dram[10]:     127188    142402    142116    123386    247676    247632    247636    247628    125339    123468    124004    168525    127133    127116    123816    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f1e02930820 :  mf: uid=31008904, sid05:w05, part=0, addr=0x800fffe0, load , size=32, unknown  status = IN_PARTITION_DRAM (19838237), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137909 n_act=24179 n_pre=24163 n_req=131994 n_rd=325354 n_write=160402 bw_util=0.03642
n_activity=1250821 dram_eff=0.7767
bk0: 20912a 26394048i bk1: 21012a 26380461i bk2: 20512a 26396252i bk3: 20596a 26378283i bk4: 20180a 26398823i bk5: 20204a 26390220i bk6: 20176a 26410299i bk7: 20152a 26400973i bk8: 20164a 26407858i bk9: 20148a 26397101i bk10: 20084a 26392790i bk11: 20066a 26383338i bk12: 19836a 26399396i bk13: 19780a 26390980i bk14: 20816a 26387839i bk15: 20716a 26383183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.612881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137407 n_act=24338 n_pre=24322 n_req=132050 n_rd=325544 n_write=160396 bw_util=0.03644
n_activity=1249638 dram_eff=0.7777
bk0: 21032a 26388227i bk1: 21020a 26382609i bk2: 20576a 26389516i bk3: 20516a 26386419i bk4: 20208a 26399615i bk5: 20152a 26389811i bk6: 20204a 26406601i bk7: 20192a 26395484i bk8: 20172a 26406687i bk9: 20200a 26397503i bk10: 20060a 26387590i bk11: 20020a 26385557i bk12: 19800a 26398424i bk13: 19780a 26386359i bk14: 20796a 26387483i bk15: 20816a 26376159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.611683
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26136714 n_act=24570 n_pre=24554 n_req=132094 n_rd=325564 n_write=160605 bw_util=0.03646
n_activity=1250273 dram_eff=0.7777
bk0: 21076a 26383092i bk1: 20984a 26381764i bk2: 20596a 26387316i bk3: 20588a 26378776i bk4: 20160a 26399820i bk5: 20164a 26386127i bk6: 20196a 26405628i bk7: 20180a 26396844i bk8: 20244a 26398146i bk9: 20176a 26398380i bk10: 20076a 26383555i bk11: 20056a 26385963i bk12: 19800a 26400613i bk13: 19776a 26388464i bk14: 20752a 26384290i bk15: 20740a 26382444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.613146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137883 n_act=24375 n_pre=24359 n_req=131880 n_rd=325188 n_write=160202 bw_util=0.0364
n_activity=1249751 dram_eff=0.7768
bk0: 20932a 26395701i bk1: 21004a 26385172i bk2: 20536a 26389984i bk3: 20472a 26384488i bk4: 20148a 26397959i bk5: 20140a 26386771i bk6: 20156a 26406005i bk7: 20160a 26401130i bk8: 20176a 26409083i bk9: 20156a 26399914i bk10: 20036a 26391849i bk11: 20056a 26387366i bk12: 19832a 26395086i bk13: 19804a 26389698i bk14: 20784a 26387002i bk15: 20796a 26380179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137227 n_act=24511 n_pre=24495 n_req=132002 n_rd=325448 n_write=160326 bw_util=0.03643
n_activity=1250522 dram_eff=0.7769
bk0: 21004a 26388587i bk1: 20960a 26389711i bk2: 20576a 26390456i bk3: 20484a 26380720i bk4: 20140a 26400515i bk5: 20188a 26387069i bk6: 20216a 26405100i bk7: 20168a 26395627i bk8: 20220a 26403879i bk9: 20128a 26402115i bk10: 20088a 26384319i bk11: 20080a 26385861i bk12: 19768a 26397455i bk13: 19792a 26389102i bk14: 20820a 26387257i bk15: 20816a 26379892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137668 n_act=24381 n_pre=24365 n_req=131933 n_rd=325312 n_write=160281 bw_util=0.03641
n_activity=1250736 dram_eff=0.7765
bk0: 20980a 26391844i bk1: 20976a 26382477i bk2: 20476a 26396535i bk3: 20512a 26386116i bk4: 20152a 26403911i bk5: 20148a 26391732i bk6: 20152a 26408727i bk7: 20148a 26400465i bk8: 20176a 26406046i bk9: 20136a 26399358i bk10: 20064a 26390070i bk11: 20068a 26386677i bk12: 19800a 26399391i bk13: 19792a 26390251i bk14: 20900a 26385808i bk15: 20832a 26381499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137183 n_act=24559 n_pre=24543 n_req=131960 n_rd=325404 n_write=160318 bw_util=0.03642
n_activity=1248690 dram_eff=0.778
bk0: 20956a 26388115i bk1: 20976a 26378011i bk2: 20508a 26387908i bk3: 20476a 26379482i bk4: 20144a 26402184i bk5: 20164a 26387920i bk6: 20132a 26409353i bk7: 20240a 26402464i bk8: 20212a 26403690i bk9: 20128a 26398842i bk10: 20068a 26384617i bk11: 20068a 26381174i bk12: 19800a 26398445i bk13: 19808a 26388560i bk14: 20860a 26386610i bk15: 20864a 26376205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.608063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26136914 n_act=24569 n_pre=24553 n_req=132043 n_rd=325552 n_write=160419 bw_util=0.03644
n_activity=1252890 dram_eff=0.7758
bk0: 21028a 26388566i bk1: 20992a 26385140i bk2: 20544a 26388602i bk3: 20512a 26377051i bk4: 20216a 26397451i bk5: 20148a 26393595i bk6: 20180a 26405094i bk7: 20156a 26400650i bk8: 20200a 26403727i bk9: 20220a 26398602i bk10: 20092a 26384904i bk11: 20036a 26385194i bk12: 19788a 26397176i bk13: 19828a 26389321i bk14: 20828a 26384034i bk15: 20784a 26377666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137226 n_act=24480 n_pre=24464 n_req=131973 n_rd=325564 n_write=160273 bw_util=0.03643
n_activity=1252311 dram_eff=0.7759
bk0: 21016a 26386784i bk1: 21012a 26387654i bk2: 20524a 26395811i bk3: 20508a 26388458i bk4: 20168a 26401341i bk5: 20192a 26393713i bk6: 20192a 26406577i bk7: 20148a 26400490i bk8: 20192a 26402136i bk9: 20180a 26402019i bk10: 20072a 26389551i bk11: 20008a 26388034i bk12: 19872a 26397658i bk13: 19832a 26394128i bk14: 20804a 26389779i bk15: 20844a 26381536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.601994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26137838 n_act=24218 n_pre=24202 n_req=131982 n_rd=325452 n_write=160297 bw_util=0.03642
n_activity=1249634 dram_eff=0.7774
bk0: 21008a 26388953i bk1: 20984a 26381177i bk2: 20472a 26393054i bk3: 20488a 26382655i bk4: 20164a 26405506i bk5: 20220a 26392137i bk6: 20144a 26410657i bk7: 20128a 26401446i bk8: 20180a 26406387i bk9: 20172a 26397833i bk10: 20052a 26391377i bk11: 20072a 26381359i bk12: 19888a 26398427i bk13: 19848a 26391262i bk14: 20832a 26389326i bk15: 20800a 26380735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.604968
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26672007 n_nop=26136665 n_act=24607 n_pre=24591 n_req=132129 n_rd=325692 n_write=160452 bw_util=0.03645
n_activity=1252499 dram_eff=0.7763
bk0: 21032a 26385958i bk1: 20972a 26384691i bk2: 20520a 26391054i bk3: 20476a 26379466i bk4: 20176a 26401245i bk5: 20160a 26391921i bk6: 20212a 26403378i bk7: 20224a 26398716i bk8: 20236a 26401512i bk9: 20228a 26395476i bk10: 20044a 26385284i bk11: 20080a 26377774i bk12: 19836a 26394938i bk13: 19828a 26389907i bk14: 20864a 26389826i bk15: 20804a 26384796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.609287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40670, Miss_rate = 0.287, Pending_hits = 66277, Reservation_fails = 137
L2_cache_bank[1]: Access = 141704, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66184, Reservation_fails = 215
L2_cache_bank[2]: Access = 141601, Miss = 40712, Miss_rate = 0.288, Pending_hits = 66203, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40674, Miss_rate = 0.287, Pending_hits = 66149, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40725, Miss_rate = 0.287, Pending_hits = 66145, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40666, Miss_rate = 0.287, Pending_hits = 66158, Reservation_fails = 181
L2_cache_bank[6]: Access = 141463, Miss = 40650, Miss_rate = 0.287, Pending_hits = 66167, Reservation_fails = 191
L2_cache_bank[7]: Access = 141469, Miss = 40647, Miss_rate = 0.287, Pending_hits = 66203, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66168, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40654, Miss_rate = 0.287, Pending_hits = 66163, Reservation_fails = 135
L2_cache_bank[10]: Access = 141589, Miss = 40675, Miss_rate = 0.287, Pending_hits = 66203, Reservation_fails = 177
L2_cache_bank[11]: Access = 141548, Miss = 40653, Miss_rate = 0.287, Pending_hits = 66103, Reservation_fails = 174
L2_cache_bank[12]: Access = 141503, Miss = 40670, Miss_rate = 0.287, Pending_hits = 66115, Reservation_fails = 190
L2_cache_bank[13]: Access = 141557, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66215, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40719, Miss_rate = 0.287, Pending_hits = 66135, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66169, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40710, Miss_rate = 0.287, Pending_hits = 66194, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66240, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66182, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66237, Reservation_fails = 152
L2_cache_bank[20]: Access = 141770, Miss = 40730, Miss_rate = 0.287, Pending_hits = 66220, Reservation_fails = 161
L2_cache_bank[21]: Access = 141616, Miss = 40693, Miss_rate = 0.287, Pending_hits = 66212, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895019
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1456042
L2_total_cache_reservation_fails = 3787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1334526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3787
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3941
	minimum = 6
	maximum = 60
Network latency average = 9.69225
	minimum = 6
	maximum = 54
Slowest packet = 5834018
Flit latency average = 8.87352
	minimum = 6
	maximum = 54
Slowest flit = 11294274
Fragmentation average = 8.72322e-05
	minimum = 0
	maximum = 34
Injected packet rate average = 0.0931248
	minimum = 0.082813 (at node 0)
	maximum = 0.106093 (at node 38)
Accepted packet rate average = 0.0931248
	minimum = 0.082813 (at node 0)
	maximum = 0.106093 (at node 38)
Injected flit rate average = 0.185324
	minimum = 0.138528 (at node 0)
	maximum = 0.244377 (at node 38)
Accepted flit rate average= 0.185324
	minimum = 0.176372 (at node 40)
	maximum = 0.192329 (at node 22)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.574 (23 samples)
	minimum = 6 (23 samples)
	maximum = 89.087 (23 samples)
Network latency average = 9.80998 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.3043 (23 samples)
Flit latency average = 9.58435 (23 samples)
	minimum = 6 (23 samples)
	maximum = 81.8696 (23 samples)
Fragmentation average = 0.0228527 (23 samples)
	minimum = 0 (23 samples)
	maximum = 28.0435 (23 samples)
Injected packet rate average = 0.0475765 (23 samples)
	minimum = 0.0422991 (23 samples)
	maximum = 0.054141 (23 samples)
Accepted packet rate average = 0.0475765 (23 samples)
	minimum = 0.0422991 (23 samples)
	maximum = 0.054141 (23 samples)
Injected flit rate average = 0.0937868 (23 samples)
	minimum = 0.0689916 (23 samples)
	maximum = 0.125088 (23 samples)
Accepted flit rate average = 0.0937868 (23 samples)
	minimum = 0.0879924 (23 samples)
	maximum = 0.0986626 (23 samples)
Injected packet size average = 1.97128 (23 samples)
Accepted packet size average = 1.97128 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 37 min, 59 sec (13079 sec)
gpgpu_simulation_rate = 39133 (inst/sec)
gpgpu_simulation_rate = 1516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 1947808
gpu_sim_insn = 21075254
gpu_ipc =      10.8200
gpu_tot_sim_cycle = 22008196
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      24.2139
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343985
gpu_stall_icnt2sh    = 165110
partiton_reqs_in_parallel = 42851776
partiton_reqs_in_parallel_total    = 315666325
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.2902
partiton_reqs_in_parallel_util = 42851776
partiton_reqs_in_parallel_util_total    = 315666325
gpu_sim_cycle_parition_util = 1947808
gpu_tot_sim_cycle_parition_util    = 14363386
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9799
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =       4.4624 GB/Sec
L2_BW_total  =      13.8107 GB/Sec
gpu_total_sim_rate=36676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46377, 45276, 45944, 45507, 46107, 45454, 46242, 44764, 45641, 44644, 45478, 44421, 45627, 44184, 45047, 44077, 44686, 44013, 44781, 43466, 44670, 43380, 43925, 43398, 44125, 43530, 44261, 43105, 43928, 43077, 43710, 42924, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 434473
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2555048	W0_Idle:724909359	W0_Scoreboard:154767422	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 408 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 22005886 
mrq_lat_table:456281 	28556 	40545 	74397 	151042 	217135 	290495 	138528 	75465 	8037 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1873024 	1174546 	137948 	11497 	840 	79 	1934 	2116 	2076 	2192 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	2747470 	268345 	17097 	4954 	100478 	42250 	16109 	489 	0 	844 	75 	1936 	2291 	1915 	2176 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1553868 	687779 	35204 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:140199 	0 	0 	0 	0 	0 	0 	2372 	260 	139 	23 	62 	76 	118 	120 	127 	85 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  5.812248  5.650650  5.012470  4.940290  4.971171  5.156679  5.680412  5.769875  4.994026  5.112264  4.751560  4.934783  5.267642  5.551957  4.816555  4.928940 
dram[1]:  5.409826  5.835911  4.817046  5.184889  4.915677  5.156152  5.547587  5.602703  4.885198  5.165330  4.858305  4.989266  5.313346  5.383463  4.678591  4.904545 
dram[2]:  5.294833  5.713720  4.708264  4.921251  5.136223  5.122057  5.519973  5.801543  4.745906  5.144349  4.608791  4.925513  5.307889  5.384365  4.671917  5.066116 
dram[3]:  5.743351  5.718235  4.800570  4.938525  4.981884  5.063609  5.592968  5.855011  4.942671  5.246550  4.870122  4.986897  5.164263  5.245558  4.755249  4.810826 
dram[4]:  5.448146  6.022300  4.635867  4.861015  4.899644  5.198238  5.498341  5.561156  4.958653  5.493097  4.694242  4.889406  5.176619  5.291374  4.703482  4.775872 
dram[5]:  5.616181  5.486726  4.794419  4.997632  4.918598  5.178795  5.610469  5.850778  4.950946  5.082117  4.721284  4.993441  5.127712  5.387982  4.731947  4.871259 
dram[6]:  5.501904  5.656658  4.727119  4.812108  5.114357  5.214646  5.591033  5.819141  4.849133  5.129607  4.625967  4.965579  5.300578  5.404731  4.784248  4.855937 
dram[7]:  5.356350  5.690742  4.719308  4.743820  4.917556  5.104744  5.646175  5.918103  4.857308  5.122175  4.728346  4.940166  5.277031  5.376623  4.759647  4.942726 
dram[8]:  5.291718  5.681520  4.702899  5.099274  5.076496  5.165522  5.456163  5.831683  4.778917  5.011969  4.763203  5.039156  5.228192  5.469927  4.756906  4.861798 
dram[9]:  5.528026  5.766268  4.799544  5.018430  5.089957  5.139838  5.820621  5.810163  5.014970  4.965109  4.797708  4.891089  5.196115  5.493023  4.829132  4.894826 
dram[10]:  5.397515  5.800402  4.773010  4.864290  5.102041  5.289103  5.425574  5.791899  4.731461  4.988744  4.781197  4.870296  5.262556  5.515030  4.666486  4.958501 
average row locality = 1480567/288597 = 5.130223
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5338      5365      5230      5281      5166      5157      5161      5157      5144      5150      5122      5127      5079      5036      5297      5289 
dram[1]:      5381      5370      5253      5232      5156      5138      5164      5165      5163      5153      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5266      5270      5165      5148      5162      5146      5171      5154      5126      5139      5064      5056      5297      5285 
dram[3]:      5345      5371      5230      5235      5135      5154      5153      5139      5144      5142      5107      5119      5048      5060      5296      5311 
dram[4]:      5355      5354      5265      5225      5147      5144      5168      5153      5167      5140      5125      5133      5039      5063      5324      5319 
dram[5]:      5368      5359      5236      5233      5163      5145      5144      5152      5153      5135      5123      5120      5058      5049      5328      5318 
dram[6]:      5362      5341      5222      5227      5137      5151      5133      5163      5163      5136      5115      5113      5053      5035      5320      5312 
dram[7]:      5377      5352      5241      5238      5168      5162      5152      5138      5153      5162      5126      5098      5049      5062      5322      5320 
dram[8]:      5370      5367      5238      5233      5134      5156      5159      5138      5168      5160      5125      5108      5063      5065      5309      5341 
dram[9]:      5370      5363      5244      5230      5155      5161      5138      5137      5141      5159      5108      5132      5076      5062      5314      5301 
dram[10]:      5365      5349      5241      5236      5142      5145      5158      5167      5185      5174      5128      5130      5064      5057      5323      5306 
total reads: 914101
bank skew: 5381/5035 = 1.07
chip skew: 83178/82983 = 1.00
number of total write accesses:
dram[0]:      3299      3337      3211      3241      3111      3104      3104      3117      3216      3229      3255      3272      3207      3192      3315      3312 
dram[1]:      3318      3308      3225      3209      3122      3117      3113      3127      3220      3220      3253      3254      3197      3216      3314      3316 
dram[2]:      3336      3307      3223      3229      3130      3119      3129      3127      3234      3221      3262      3259      3211      3209      3304      3297 
dram[3]:      3293      3315      3195      3200      3115      3125      3119      3099      3219      3221      3255      3254      3189      3207      3311      3310 
dram[4]:      3313      3288      3214      3204      3104      3116      3118      3122      3228      3215      3273      3267      3197      3218      3321      3311 
dram[5]:      3309      3321      3183      3208      3115      3110      3109      3121      3224      3220      3262      3254      3213      3200      3322      3309 
dram[6]:      3309      3325      3197      3199      3092      3109      3097      3106      3226      3215      3258      3254      3200      3191      3306      3317 
dram[7]:      3311      3315      3216      3206      3123      3123      3114      3100      3221      3223      3281      3241      3199      3218      3312      3310 
dram[8]:      3319      3303      3199      3191      3095      3114      3118      3108      3219      3215      3263      3257      3208      3211      3301      3313 
dram[9]:      3309      3321      3184      3211      3106      3109      3104      3096      3234      3237      3264      3266      3217      3205      3306      3309 
dram[10]:      3325      3311      3212      3223      3108      3106      3116      3127      3237      3247      3263      3281      3214      3199      3310      3297 
total reads: 566466
bank skew: 3337/3092 = 1.08
chip skew: 51597/51401 = 1.00
average mf latency per bank:
dram[0]:        930       923       697       775      1085      1060       963       983       800       824       956       877       939       849       797       749
dram[1]:        935       966       735       813      1079      1062      1035       981       777       762      1060       905       890       916       765       790
dram[2]:        949       933       775       808      1088      1037       971      1039       801       780       978       924       935       941       735       804
dram[3]:        933       952       722       759      1051      1067       977       980       738       788       937       975       925       871       799       787
dram[4]:        907       910       744       727      1079      1059       996       942       736       732       885       967       824       898       790       735
dram[5]:        903       871       709       748      1076      1101       952       942       736       797       894       878       875       837       780       757
dram[6]:        963       851       757       733      1164      1102       989       980       759       723       912       952       867       834       730       798
dram[7]:       1051       940       725       728      1062      1062       994      1062       786       808       887       877       900       824       730       756
dram[8]:        938       914       696       770      1093      1131      1019       983       801       749       897       894       920       845       740       801
dram[9]:        907       938       772       711      1103      1069       986       994       786       767       817       951       844       885       754       719
dram[10]:        928       902       689       704      1002      1121       931       970       754       791       960       895       854       894       833       737
maximum mf latency per bank:
dram[0]:     127177    127184    123657    125340    247678    247651    247680    247633    123702    123770    124032    124017    173607    127111    123668    123236
dram[1]:     127158    127202    124007    123675    247658    247650    247618    247591    123666    123667    124031    123994    127103    127120    123690    123891
dram[2]:     127171    255431    123666    123656    247672    247652    247626    247677    123671    125339    164726    124023    127174    127187    123822    123777
dram[3]:     127194    127167    123680    123672    247681    247680    247587    247607    123695    123667    123984    124021    127175    127163    123690    173374
dram[4]:     164725    127173    123484    127253    247683    247711    247602    247612    123408    123795    123999    126754    127151    127166    123829    123644
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    123798    123665    123996    123955    127140    127157    123725    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123658    123748    124005    123948    127155    127132    123833    123703
dram[7]:     127188    127197    123668    123668    247652    247702    247625    247587    123800    123709    142115    123968    164726    127158    123710    123727
dram[8]:     142358    127203    123651    179951    247671    247695    247610    247660    182772    123650    123990    123952    127144    127151    123751    123680
dram[9]:     127192    127179    123667    123389    262484    247689    247650    247656    123669    123672    124002    124003    127123    127149    123690    123669
dram[10]:     127188    142402    142116    123415    247676    247632    247636    247628    125339    123677    124004    168525    127133    127116    123816    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740634 n_act=25958 n_pre=25942 n_req=134621 n_rd=332396 n_write=163870 bw_util=0.03277
n_activity=1303731 dram_eff=0.7613
bk0: 21352a 30005824i bk1: 21460a 29991965i bk2: 20920a 30008272i bk3: 21124a 29988748i bk4: 20664a 30009875i bk5: 20628a 30002072i bk6: 20644a 30021970i bk7: 20628a 30012295i bk8: 20576a 30019568i bk9: 20600a 30008368i bk10: 20488a 30004577i bk11: 20508a 29995162i bk12: 20316a 30010065i bk13: 20144a 30003192i bk14: 21188a 30000121i bk15: 21156a 29994617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.540323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740096 n_act=26168 n_pre=26152 n_req=134661 n_rd=332528 n_write=163856 bw_util=0.03278
n_activity=1303102 dram_eff=0.7618
bk0: 21524a 29999102i bk1: 21480a 29993484i bk2: 21012a 30001221i bk3: 20928a 29998074i bk4: 20624a 30011251i bk5: 20552a 30001407i bk6: 20656a 30017696i bk7: 20660a 30007234i bk8: 20652a 30017816i bk9: 20612a 30009168i bk10: 20452a 29999706i bk11: 20452a 29997283i bk12: 20176a 30010746i bk13: 20212a 29997699i bk14: 21272a 29998403i bk15: 21264a 29987570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.539218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29739121 n_act=26401 n_pre=26385 n_req=134775 n_rd=332712 n_write=164181 bw_util=0.03281
n_activity=1305121 dram_eff=0.7615
bk0: 21496a 29994855i bk1: 21420a 29993371i bk2: 21064a 29998719i bk3: 21080a 29989549i bk4: 20660a 30010818i bk5: 20592a 29997832i bk6: 20648a 30017257i bk7: 20584a 30009009i bk8: 20684a 30009663i bk9: 20616a 30009796i bk10: 20504a 29994826i bk11: 20556a 29996675i bk12: 20256a 30011684i bk13: 20224a 29999923i bk14: 21188a 29995838i bk15: 21140a 29994382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.540544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29741046 n_act=26118 n_pre=26102 n_req=134416 n_rd=331956 n_write=163578 bw_util=0.03272
n_activity=1302223 dram_eff=0.7611
bk0: 21380a 30007321i bk1: 21484a 29996039i bk2: 20920a 30002338i bk3: 20940a 29995904i bk4: 20540a 30010125i bk5: 20616a 29997838i bk6: 20612a 30017634i bk7: 20556a 30013434i bk8: 20576a 30021124i bk9: 20568a 30012129i bk10: 20428a 30003665i bk11: 20476a 29998483i bk12: 20192a 30007711i bk13: 20240a 30001121i bk14: 21184a 29998943i bk15: 21244a 29991364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29739772 n_act=26379 n_pre=26363 n_req=134630 n_rd=332484 n_write=163802 bw_util=0.03277
n_activity=1303553 dram_eff=0.7614
bk0: 21420a 30000492i bk1: 21416a 30001120i bk2: 21060a 30001190i bk3: 20900a 29992395i bk4: 20588a 30012031i bk5: 20576a 29999401i bk6: 20672a 30016778i bk7: 20612a 30007111i bk8: 20668a 30015331i bk9: 20560a 30013759i bk10: 20500a 29996013i bk11: 20532a 29997070i bk12: 20156a 30009431i bk13: 20252a 30000377i bk14: 21296a 29997998i bk15: 21276a 29990318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.537991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740167 n_act=26266 n_pre=26250 n_req=134564 n_rd=332336 n_write=163781 bw_util=0.03276
n_activity=1305400 dram_eff=0.7601
bk0: 21472a 30002839i bk1: 21436a 29993798i bk2: 20944a 30007864i bk3: 20932a 29997787i bk4: 20652a 30014748i bk5: 20580a 30003683i bk6: 20576a 30020554i bk7: 20608a 30012089i bk8: 20612a 30017067i bk9: 20540a 30011091i bk10: 20492a 30001772i bk11: 20480a 29998513i bk12: 20232a 30010819i bk13: 20196a 30001750i bk14: 21312a 29997817i bk15: 21272a 29992872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53216
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740922 n_act=26238 n_pre=26222 n_req=134384 n_rd=331932 n_write=163486 bw_util=0.03271
n_activity=1300836 dram_eff=0.7617
bk0: 21448a 29999336i bk1: 21364a 29990197i bk2: 20888a 30000126i bk3: 20908a 29991200i bk4: 20548a 30014154i bk5: 20604a 29999864i bk6: 20532a 30021618i bk7: 20652a 30014893i bk8: 20652a 30015426i bk9: 20544a 30010730i bk10: 20460a 29996781i bk11: 20452a 29993193i bk12: 20212a 30010216i bk13: 20140a 30001316i bk14: 21280a 29998605i bk15: 21248a 29988603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.535978
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29739741 n_act=26372 n_pre=26356 n_req=134633 n_rd=332480 n_write=163851 bw_util=0.03277
n_activity=1306681 dram_eff=0.7597
bk0: 21508a 29999844i bk1: 21408a 29997021i bk2: 20964a 30000023i bk3: 20952a 29988544i bk4: 20672a 30009055i bk5: 20648a 30004341i bk6: 20608a 30017171i bk7: 20552a 30012778i bk8: 20612a 30015409i bk9: 20648a 30010419i bk10: 20504a 29996470i bk11: 20392a 29997191i bk12: 20196a 30009092i bk13: 20248a 30000600i bk14: 21288a 29995360i bk15: 21280a 29989102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.538044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740001 n_act=26299 n_pre=26283 n_req=134568 n_rd=332536 n_write=163681 bw_util=0.03277
n_activity=1305956 dram_eff=0.7599
bk0: 21480a 29997859i bk1: 21468a 29999504i bk2: 20952a 30007660i bk3: 20932a 30000380i bk4: 20536a 30013691i bk5: 20624a 30005264i bk6: 20636a 30018463i bk7: 20552a 30012582i bk8: 20672a 30013349i bk9: 20640a 30013039i bk10: 20500a 30001055i bk11: 20432a 29999590i bk12: 20252a 30009936i bk13: 20260a 30005408i bk14: 21236a 30001462i bk15: 21364a 29992093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.530657
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29740625 n_act=26047 n_pre=26031 n_req=134569 n_rd=332364 n_write=163733 bw_util=0.03276
n_activity=1302994 dram_eff=0.7615
bk0: 21480a 30000632i bk1: 21452a 29992466i bk2: 20976a 30003979i bk3: 20920a 29994206i bk4: 20620a 30016983i bk5: 20644a 30003360i bk6: 20552a 30022682i bk7: 20548a 30013524i bk8: 20564a 30018357i bk9: 20636a 30008865i bk10: 20432a 30003716i bk11: 20528a 29992826i bk12: 20304a 30010231i bk13: 20248a 30002834i bk14: 21256a 30001064i bk15: 21204a 29992713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.53329
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30288800 n_nop=29739500 n_act=26352 n_pre=26336 n_req=134746 n_rd=332680 n_write=163932 bw_util=0.03279
n_activity=1305450 dram_eff=0.7608
bk0: 21460a 29997467i bk1: 21396a 29996411i bk2: 20964a 30002945i bk3: 20944a 29990809i bk4: 20568a 30013570i bk5: 20580a 30003965i bk6: 20632a 30015265i bk7: 20668a 30010692i bk8: 20740a 30012646i bk9: 20696a 30006781i bk10: 20512a 29995850i bk11: 20520a 29989063i bk12: 20256a 30006531i bk13: 20228a 30002204i bk14: 21292a 30001602i bk15: 21224a 29996768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.537109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41537, Miss_rate = 0.285, Pending_hits = 68924, Reservation_fails = 137
L2_cache_bank[1]: Access = 145900, Miss = 41562, Miss_rate = 0.285, Pending_hits = 68839, Reservation_fails = 215
L2_cache_bank[2]: Access = 145799, Miss = 41592, Miss_rate = 0.285, Pending_hits = 68814, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41540, Miss_rate = 0.285, Pending_hits = 68762, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41625, Miss_rate = 0.285, Pending_hits = 68800, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41553, Miss_rate = 0.285, Pending_hits = 68824, Reservation_fails = 181
L2_cache_bank[6]: Access = 145487, Miss = 41458, Miss_rate = 0.285, Pending_hits = 68775, Reservation_fails = 191
L2_cache_bank[7]: Access = 145675, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68822, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41590, Miss_rate = 0.285, Pending_hits = 68814, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68821, Reservation_fails = 135
L2_cache_bank[10]: Access = 145832, Miss = 41573, Miss_rate = 0.285, Pending_hits = 68837, Reservation_fails = 177
L2_cache_bank[11]: Access = 145690, Miss = 41511, Miss_rate = 0.285, Pending_hits = 68745, Reservation_fails = 174
L2_cache_bank[12]: Access = 145593, Miss = 41505, Miss_rate = 0.285, Pending_hits = 68774, Reservation_fails = 190
L2_cache_bank[13]: Access = 145616, Miss = 41478, Miss_rate = 0.285, Pending_hits = 68793, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41588, Miss_rate = 0.285, Pending_hits = 68761, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41532, Miss_rate = 0.285, Pending_hits = 68809, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41566, Miss_rate = 0.285, Pending_hits = 68838, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41568, Miss_rate = 0.285, Pending_hits = 68923, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68837, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41545, Miss_rate = 0.285, Pending_hits = 68891, Reservation_fails = 152
L2_cache_bank[20]: Access = 145926, Miss = 41606, Miss_rate = 0.285, Pending_hits = 68879, Reservation_fails = 161
L2_cache_bank[21]: Access = 145841, Miss = 41564, Miss_rate = 0.285, Pending_hits = 68853, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914101
L2_total_cache_miss_rate = 0.2851
L2_total_cache_pending_hits = 1514135
L2_total_cache_reservation_fails = 3787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1392619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3787
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61742
	minimum = 6
	maximum = 42
Network latency average = 8.43219
	minimum = 6
	maximum = 37
Slowest packet = 6350447
Flit latency average = 8.36794
	minimum = 6
	maximum = 36
Slowest flit = 11826715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000941603
	minimum = 0.000803981 (at node 15)
	maximum = 0.00109097 (at node 32)
Accepted packet rate average = 0.000941603
	minimum = 0.000803981 (at node 15)
	maximum = 0.00109097 (at node 32)
Injected flit rate average = 0.00143489
	minimum = 0.00084916 (at node 15)
	maximum = 0.0021632 (at node 32)
Accepted flit rate average= 0.00143489
	minimum = 0.00109739 (at node 34)
	maximum = 0.00172758 (at node 0)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4924 (24 samples)
	minimum = 6 (24 samples)
	maximum = 87.125 (24 samples)
Network latency average = 9.75258 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.4167 (24 samples)
Flit latency average = 9.53366 (24 samples)
	minimum = 6 (24 samples)
	maximum = 79.9583 (24 samples)
Fragmentation average = 0.0219005 (24 samples)
	minimum = 0 (24 samples)
	maximum = 26.875 (24 samples)
Injected packet rate average = 0.0456334 (24 samples)
	minimum = 0.0405701 (24 samples)
	maximum = 0.0519306 (24 samples)
Accepted packet rate average = 0.0456334 (24 samples)
	minimum = 0.0405701 (24 samples)
	maximum = 0.0519306 (24 samples)
Injected flit rate average = 0.0899388 (24 samples)
	minimum = 0.0661524 (24 samples)
	maximum = 0.119966 (24 samples)
Accepted flit rate average = 0.0899388 (24 samples)
	minimum = 0.0843718 (24 samples)
	maximum = 0.0946236 (24 samples)
Injected packet size average = 1.9709 (24 samples)
Accepted packet size average = 1.9709 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 2 min, 10 sec (14530 sec)
gpgpu_simulation_rate = 36676 (inst/sec)
gpgpu_simulation_rate = 1514 (cycle/sec)
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44369
gpu_sim_insn = 23088912
gpu_ipc =     520.3839
gpu_tot_sim_cycle = 22274715
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      24.9608
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 344081
gpu_stall_icnt2sh    = 177727
partiton_reqs_in_parallel = 976022
partiton_reqs_in_parallel_total    = 358518101
partiton_level_parallism =      21.9978
partiton_level_parallism_total  =      16.1391
partiton_reqs_in_parallel_util = 976022
partiton_reqs_in_parallel_util_total    = 358518101
gpu_sim_cycle_parition_util = 44369
gpu_tot_sim_cycle_parition_util    = 16311194
partiton_level_parallism_util =      21.9978
partiton_level_parallism_util_total  =      21.9799
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.8066 GB/Sec
L2_BW_total  =      14.5156 GB/Sec
gpu_total_sim_rate=37851

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48406, 47298, 47960, 47469, 48177, 47443, 48261, 46738, 47717, 46624, 47536, 46401, 47667, 46158, 47039, 46093, 46669, 46065, 46791, 45458, 46650, 45345, 45947, 45379, 46114, 45526, 46271, 45088, 46005, 45027, 45726, 44952, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 434476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2604740	W0_Idle:724919798	W0_Scoreboard:155918385	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2419 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 398 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 22274714 
mrq_lat_table:479521 	30826 	44131 	80966 	163123 	236098 	312664 	149402 	77848 	8262 	118 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1970178 	1279072 	140685 	11550 	842 	79 	1934 	2116 	2076 	2192 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	2930829 	288914 	17629 	4961 	100480 	42250 	16109 	489 	0 	844 	75 	1936 	2291 	1915 	2176 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1639957 	730588 	37378 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:213599 	0 	0 	0 	0 	0 	0 	2410 	311 	139 	23 	62 	76 	118 	120 	127 	85 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  5.484273  5.391782  4.822744  4.765846  4.821992  4.983616  5.400733  5.510255  4.816469  4.955825  4.590374  4.786894  5.055365  5.346084  4.678208  4.798117 
dram[1]:  5.200224  5.636087  4.666495  4.997787  4.777118  4.992090  5.347248  5.404631  4.744309  5.057627  4.712783  4.796465  5.111434  5.179472  4.524253  4.750645 
dram[2]:  5.101481  5.492280  4.593434  4.751699  4.938719  4.985336  5.290496  5.605330  4.607803  4.987744  4.463451  4.779138  5.126956  5.233689  4.498289  4.895523 
dram[3]:  5.491969  5.419732  4.728849  4.768783  4.867071  4.907428  5.325917  5.626359  4.810113  5.034930  4.734748  4.846237  5.000568  5.058992  4.634761  4.694898 
dram[4]:  5.213078  5.773125  4.522693  4.723650  4.768359  5.017007  5.240850  5.373707  4.773645  5.324598  4.569036  4.748677  4.976298  5.197886  4.615577  4.665992 
dram[5]:  5.328932  5.259196  4.647575  4.807570  4.742888  4.991511  5.282895  5.599874  4.779263  4.940753  4.580266  4.858075  4.943480  5.132945  4.539519  4.712679 
dram[6]:  5.271745  5.432512  4.600102  4.675662  4.966704  4.999434  5.375381  5.519650  4.704093  4.989927  4.511335  4.798820  5.105202  5.213989  4.646348  4.706333 
dram[7]:  5.152608  5.436033  4.559476  4.650026  4.766792  4.982002  5.363636  5.684109  4.725739  4.967867  4.594277  4.796127  5.084296  5.190504  4.618690  4.812957 
dram[8]:  5.091557  5.450323  4.607034  4.926856  4.924930  5.016459  5.259347  5.624602  4.637771  4.877317  4.648733  4.916392  5.043925  5.285714  4.603199  4.708249 
dram[9]:  5.269318  5.474118  4.629364  4.838779  4.924665  4.963544  5.550661  5.583914  4.806331  4.801715  4.653646  4.754897  4.996614  5.313065  4.670719  4.745614 
dram[10]:  5.137092  5.570826  4.617782  4.688567  4.928492  5.115942  5.252225  5.580503  4.574771  4.862069  4.621970  4.729232  5.060069  5.294364  4.562160  4.784375 
average row locality = 1582961/319346 = 4.956884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5766      5616      5665      5548      5536      5541      5544      5530      5539      5505      5513      5456      5411      5683      5675 
dram[1]:      5777      5768      5642      5618      5538      5521      5545      5554      5545      5537      5496      5492      5417      5421      5711      5696 
dram[2]:      5768      5746      5660      5664      5546      5530      5538      5526      5548      5534      5508      5520      5437      5427      5690      5678 
dram[3]:      5736      5764      5619      5620      5519      5536      5536      5519      5525      5522      5480      5499      5417      5435      5689      5700 
dram[4]:      5748      5748      5652      5613      5529      5530      5557      5529      5552      5520      5512      5511      5417      5437      5721      5706 
dram[5]:      5764      5757      5630      5614      5542      5525      5523      5537      5531      5515      5502      5492      5433      5417      5713      5708 
dram[6]:      5758      5737      5599      5611      5522      5532      5524      5546      5547      5508      5496      5494      5433      5409      5712      5699 
dram[7]:      5772      5747      5629      5625      5549      5544      5535      5517      5538      5540      5507      5473      5421      5440      5714      5705 
dram[8]:      5766      5766      5631      5622      5511      5541      5544      5524      5558      5541      5510      5487      5441      5439      5703      5730 
dram[9]:      5764      5768      5632      5622      5535      5546      5521      5524      5526      5531      5488      5513      5448      5432      5700      5688 
dram[10]:      5764      5741      5633      5629      5522      5528      5544      5552      5563      5558      5502      5510      5435      5430      5712      5692 
total reads: 981708
bank skew: 5777/5409 = 1.07
chip skew: 89320/89116 = 1.00
number of total write accesses:
dram[0]:      3510      3551      3417      3433      3310      3285      3300      3322      3419      3436      3460      3472      3401      3394      3505      3499 
dram[1]:      3521      3509      3425      3413      3314      3315      3294      3315      3417      3415      3463      3463      3390      3410      3523      3506 
dram[2]:      3532      3503      3435      3426      3319      3309      3313      3308      3428      3419      3468      3460      3407      3397      3509      3506 
dram[3]:      3496      3520      3380      3393      3305      3317      3321      3275      3417      3415      3445      3452      3389      3398      3511      3502 
dram[4]:      3500      3489      3416      3395      3302      3320      3321      3300      3432      3420      3489      3464      3401      3415      3524      3514 
dram[5]:      3519      3536      3377      3405      3294      3295      3310      3322      3411      3408      3457      3442      3401      3386      3534      3510 
dram[6]:      3515      3520      3385      3399      3279      3312      3297      3302      3419      3409      3459      3451      3399      3387      3511      3516 
dram[7]:      3513      3516      3417      3410      3322      3314      3315      3282      3422      3427      3484      3443      3385      3415      3528      3507 
dram[8]:      3521      3505      3408      3404      3280      3298      3318      3301      3430      3404      3476      3451      3401      3404      3508      3517 
dram[9]:      3510      3538      3386      3412      3290      3304      3299      3293      3433      3429      3447      3469      3406      3393      3520      3509 
dram[10]:      3529      3501      3404      3434      3300      3297      3306      3321      3431      3466      3460      3485      3410      3401      3499      3494 
total reads: 601253
bank skew: 3551/3275 = 1.08
chip skew: 54739/54536 = 1.00
average mf latency per bank:
dram[0]:        902       895       683       758      1045      1025       932       950       779       803       925       853       910       827       779       733
dram[1]:        907       936       720       793      1040      1025      1001       949       760       746      1022       878       865       891       746       772
dram[2]:        921       906       756       788      1049      1003       941      1005       782       762       946       897       908       914       719       783
dram[3]:        905       923       708       742      1014      1030       945       950       721       769       909       945       898       848       780       769
dram[4]:        882       885       727       712      1040      1020       962       916       720       716       858       938       803       874       773       720
dram[5]:        876       847       695       732      1039      1062       922       912       720       778       867       854       852       816       760       740
dram[6]:        933       830       741       717      1120      1061       955       949       741       710       885       922       842       813       714       780
dram[7]:       1015       914       710       715      1024      1027       960      1027       767       789       862       853       875       804       714       740
dram[8]:        910       887       683       751      1054      1090       983       952       780       733       870       869       893       825       724       781
dram[9]:        881       908       754       696      1063      1031       953       962       767       750       797       921       823       863       736       705
dram[10]:        899       877       676       690       968      1081       903       940       737       771       930       869       832       869       812       722
maximum mf latency per bank:
dram[0]:     127177    127184    123657    125340    247678    247651    247680    247633    123702    123770    124032    124017    173607    127111    123668    123236
dram[1]:     127158    127202    124007    123675    247658    247650    247618    247591    123666    123667    124031    123994    127103    127120    123690    123891
dram[2]:     127171    255431    123666    123656    247672    247652    247626    247677    123671    125339    164726    124023    127174    127187    123822    123777
dram[3]:     127194    127167    123680    123672    247681    247680    247587    247607    123695    123667    123984    124021    127175    127163    123690    173374
dram[4]:     164725    127173    123484    127253    247683    247711    247602    247612    123408    123795    123999    126754    127151    127166    123829    123644
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    123798    123665    123996    123955    127140    127157    123725    123635
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123658    123748    124005    123948    127155    127132    123833    123703
dram[7]:     127188    127197    123668    123668    247652    247702    247625    247587    123800    123709    142115    123968    164726    127158    123710    123727
dram[8]:     142358    127203    123651    179951    247671    247695    247610    247660    182772    123650    123990    123952    127144    127151    123751    123680
dram[9]:     127192    127179    123667    123389    262484    247689    247650    247656    123669    123672    124002    124003    127123    127149    123690    123669
dram[10]:     127188    142402    142116    123415    247676    247632    247636    247628    125339    123677    124004    168525    127133    127116    123816    123776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f1dfe639100 :  mf: uid=33776485, sid06:w05, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (22274714), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780961 n_act=28823 n_pre=28807 n_req=143973 n_rd=357033 n_write=175561 bw_util=0.03507
n_activity=1385072 dram_eff=0.769
bk0: 22924a 30058865i bk1: 23064a 30043407i bk2: 22464a 30061828i bk3: 22660a 30043033i bk4: 22192a 30063038i bk5: 22144a 30056612i bk6: 22164a 30076080i bk7: 22176a 30064361i bk8: 22120a 30072477i bk9: 22156a 30057785i bk10: 22020a 30058009i bk11: 22049a 30049153i bk12: 21824a 30063689i bk13: 21644a 30058078i bk14: 22732a 30052965i bk15: 22700a 30049235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780768 n_act=28934 n_pre=28918 n_req=143971 n_rd=357112 n_write=175453 bw_util=0.03507
n_activity=1384536 dram_eff=0.7693
bk0: 23108a 30052935i bk1: 23072a 30047605i bk2: 22568a 30052904i bk3: 22472a 30049587i bk4: 22152a 30064463i bk5: 22084a 30054026i bk6: 22180a 30072565i bk7: 22216a 30061404i bk8: 22180a 30070558i bk9: 22148a 30060824i bk10: 21984a 30051913i bk11: 21968a 30050033i bk12: 21668a 30067249i bk13: 21684a 30053640i bk14: 22844a 30049736i bk15: 22784a 30042373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29779819 n_act=29182 n_pre=29166 n_req=144059 n_rd=357280 n_write=175738 bw_util=0.0351
n_activity=1386459 dram_eff=0.7689
bk0: 23072a 30048384i bk1: 22984a 30047537i bk2: 22640a 30051105i bk3: 22656a 30041522i bk4: 22184a 30063591i bk5: 22120a 30050543i bk6: 22152a 30072882i bk7: 22104a 30063216i bk8: 22192a 30063127i bk9: 22136a 30063592i bk10: 22032a 30047482i bk11: 22080a 30049698i bk12: 21748a 30066352i bk13: 21708a 30053965i bk14: 22760a 30048961i bk15: 22712a 30046206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.572628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29781999 n_act=28848 n_pre=28832 n_req=143652 n_rd=356464 n_write=175042 bw_util=0.035
n_activity=1383315 dram_eff=0.7685
bk0: 22944a 30060423i bk1: 23056a 30049177i bk2: 22476a 30057288i bk3: 22480a 30048770i bk4: 22076a 30063358i bk5: 22144a 30051380i bk6: 22144a 30069921i bk7: 22076a 30068492i bk8: 22100a 30075885i bk9: 22088a 30067167i bk10: 21920a 30058076i bk11: 21996a 30052236i bk12: 21668a 30063361i bk13: 21740a 30055094i bk14: 22756a 30050607i bk15: 22800a 30043400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780330 n_act=29114 n_pre=29098 n_req=143984 n_rd=357128 n_write=175515 bw_util=0.03508
n_activity=1384930 dram_eff=0.7692
bk0: 22992a 30054106i bk1: 22992a 30054684i bk2: 22608a 30053461i bk3: 22452a 30045898i bk4: 22116a 30065925i bk5: 22120a 30050039i bk6: 22228a 30066796i bk7: 22116a 30061111i bk8: 22208a 30068213i bk9: 22080a 30065995i bk10: 22048a 30048346i bk11: 22044a 30050183i bk12: 21668a 30062988i bk13: 21748a 30053840i bk14: 22884a 30048917i bk15: 22824a 30041385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573026
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780670 n_act=29174 n_pre=29158 n_req=143810 n_rd=356812 n_write=175371 bw_util=0.03505
n_activity=1386696 dram_eff=0.7676
bk0: 23056a 30056298i bk1: 23028a 30045777i bk2: 22520a 30062095i bk3: 22456a 30051666i bk4: 22168a 30070401i bk5: 22100a 30059037i bk6: 22092a 30074519i bk7: 22148a 30066364i bk8: 22124a 30074138i bk9: 22060a 30065002i bk10: 22008a 30057535i bk11: 21968a 30055828i bk12: 21732a 30067367i bk13: 21668a 30059184i bk14: 22852a 30051293i bk15: 22832a 30046422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.559848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29781432 n_act=29030 n_pre=29014 n_req=143687 n_rd=356508 n_write=175201 bw_util=0.03501
n_activity=1381995 dram_eff=0.7695
bk0: 23032a 30051036i bk1: 22948a 30044903i bk2: 22396a 30054121i bk3: 22444a 30043753i bk4: 22088a 30067254i bk5: 22128a 30050682i bk6: 22096a 30072712i bk7: 22184a 30066556i bk8: 22188a 30067543i bk9: 22032a 30066414i bk10: 21984a 30052673i bk11: 21976a 30048223i bk12: 21732a 30064705i bk13: 21636a 30056153i bk14: 22848a 30049050i bk15: 22796a 30040444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780252 n_act=29140 n_pre=29124 n_req=143956 n_rd=357024 n_write=175645 bw_util=0.03508
n_activity=1388070 dram_eff=0.7675
bk0: 23088a 30052963i bk1: 22988a 30049017i bk2: 22516a 30051141i bk3: 22500a 30041417i bk4: 22196a 30062299i bk5: 22176a 30056149i bk6: 22140a 30069761i bk7: 22068a 30066309i bk8: 22152a 30067006i bk9: 22160a 30062887i bk10: 22028a 30047846i bk11: 21892a 30051279i bk12: 21684a 30064968i bk13: 21760a 30054097i bk14: 22856a 30046629i bk15: 22820a 30043496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780541 n_act=29034 n_pre=29018 n_req=143940 n_rd=357256 n_write=175336 bw_util=0.03507
n_activity=1387223 dram_eff=0.7679
bk0: 23064a 30051573i bk1: 23064a 30052593i bk2: 22524a 30057935i bk3: 22488a 30049422i bk4: 22044a 30067126i bk5: 22164a 30058699i bk6: 22176a 30070240i bk7: 22096a 30065682i bk8: 22232a 30063577i bk9: 22164a 30065279i bk10: 22040a 30052944i bk11: 21948a 30051838i bk12: 21764a 30064577i bk13: 21756a 30059633i bk14: 22812a 30053373i bk15: 22920a 30044414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.564279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x800ff200, atomic=0 1 entries : 0x7f1dfd552130 :  mf: uid=33776487, sid02:w28, part=9, addr=0x800ff220, load , size=32, unknown  status = IN_PARTITION_DRAM (22274714), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29781049 n_act=28902 n_pre=28886 n_req=143876 n_rd=356950 n_write=175398 bw_util=0.03506
n_activity=1384218 dram_eff=0.7692
bk0: 23056a 30054577i bk1: 23072a 30042819i bk2: 22528a 30057150i bk3: 22488a 30045346i bk4: 22140a 30071271i bk5: 22184a 30054352i bk6: 22084a 30076978i bk7: 22096a 30067266i bk8: 22104a 30071994i bk9: 22124a 30063799i bk10: 21950a 30059842i bk11: 22052a 30046961i bk12: 21792a 30065089i bk13: 21728a 30057615i bk14: 22800a 30054284i bk15: 22752a 30044920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.564019
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30371185 n_nop=29780019 n_act=29166 n_pre=29150 n_req=144053 n_rd=357260 n_write=175590 bw_util=0.03509
n_activity=1386765 dram_eff=0.7685
bk0: 23056a 30051849i bk1: 22964a 30051780i bk2: 22532a 30056876i bk3: 22516a 30041552i bk4: 22088a 30065837i bk5: 22112a 30057465i bk6: 22176a 30068850i bk7: 22208a 30065290i bk8: 22252a 30068137i bk9: 22232a 30058072i bk10: 22008a 30050830i bk11: 22040a 30040952i bk12: 21740a 30061021i bk13: 21720a 30055913i bk14: 22848a 30055342i bk15: 22768a 30050146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44610, Miss_rate = 0.288, Pending_hits = 71896, Reservation_fails = 137
L2_cache_bank[1]: Access = 155224, Miss = 44649, Miss_rate = 0.288, Pending_hits = 71818, Reservation_fails = 215
L2_cache_bank[2]: Access = 155097, Miss = 44671, Miss_rate = 0.288, Pending_hits = 71775, Reservation_fails = 191
L2_cache_bank[3]: Access = 155038, Miss = 44607, Miss_rate = 0.288, Pending_hits = 71726, Reservation_fails = 196
L2_cache_bank[4]: Access = 155206, Miss = 44695, Miss_rate = 0.288, Pending_hits = 71758, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44625, Miss_rate = 0.288, Pending_hits = 71789, Reservation_fails = 181
L2_cache_bank[6]: Access = 154780, Miss = 44521, Miss_rate = 0.288, Pending_hits = 71740, Reservation_fails = 193
L2_cache_bank[7]: Access = 154932, Miss = 44595, Miss_rate = 0.288, Pending_hits = 71782, Reservation_fails = 156
L2_cache_bank[8]: Access = 155116, Miss = 44688, Miss_rate = 0.288, Pending_hits = 71809, Reservation_fails = 213
L2_cache_bank[9]: Access = 154978, Miss = 44594, Miss_rate = 0.288, Pending_hits = 71764, Reservation_fails = 135
L2_cache_bank[10]: Access = 155089, Miss = 44638, Miss_rate = 0.288, Pending_hits = 71802, Reservation_fails = 178
L2_cache_bank[11]: Access = 154985, Miss = 44565, Miss_rate = 0.288, Pending_hits = 71709, Reservation_fails = 177
L2_cache_bank[12]: Access = 154892, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71746, Reservation_fails = 191
L2_cache_bank[13]: Access = 154891, Miss = 44536, Miss_rate = 0.288, Pending_hits = 71748, Reservation_fails = 194
L2_cache_bank[14]: Access = 155177, Miss = 44665, Miss_rate = 0.288, Pending_hits = 71734, Reservation_fails = 227
L2_cache_bank[15]: Access = 154987, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71762, Reservation_fails = 166
L2_cache_bank[16]: Access = 155135, Miss = 44664, Miss_rate = 0.288, Pending_hits = 71819, Reservation_fails = 154
L2_cache_bank[17]: Access = 155086, Miss = 44650, Miss_rate = 0.288, Pending_hits = 71879, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71800, Reservation_fails = 145
L2_cache_bank[19]: Access = 155047, Miss = 44624, Miss_rate = 0.288, Pending_hits = 71856, Reservation_fails = 152
L2_cache_bank[20]: Access = 155219, Miss = 44675, Miss_rate = 0.288, Pending_hits = 71839, Reservation_fails = 161
L2_cache_bank[21]: Access = 155139, Miss = 44640, Miss_rate = 0.288, Pending_hits = 71820, Reservation_fails = 139
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981708
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1579371
L2_total_cache_reservation_fails = 3801
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1457199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2422
	minimum = 6
	maximum = 64
Network latency average = 9.59549
	minimum = 6
	maximum = 60
Slowest packet = 6568331
Flit latency average = 8.77613
	minimum = 6
	maximum = 59
Slowest flit = 12408319
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921709
	minimum = 0.0817143 (at node 9)
	maximum = 0.105143 (at node 44)
Accepted packet rate average = 0.0921709
	minimum = 0.0817143 (at node 9)
	maximum = 0.105143 (at node 44)
Injected flit rate average = 0.182584
	minimum = 0.137351 (at node 21)
	maximum = 0.239429 (at node 44)
Accepted flit rate average= 0.182584
	minimum = 0.175081 (at node 46)
	maximum = 0.188593 (at node 11)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4824 (25 samples)
	minimum = 6 (25 samples)
	maximum = 86.2 (25 samples)
Network latency average = 9.74629 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.6 (25 samples)
Flit latency average = 9.50336 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.12 (25 samples)
Fragmentation average = 0.0210245 (25 samples)
	minimum = 0 (25 samples)
	maximum = 25.8 (25 samples)
Injected packet rate average = 0.0474949 (25 samples)
	minimum = 0.0422159 (25 samples)
	maximum = 0.0540591 (25 samples)
Accepted packet rate average = 0.0474949 (25 samples)
	minimum = 0.0422159 (25 samples)
	maximum = 0.0540591 (25 samples)
Injected flit rate average = 0.0936446 (25 samples)
	minimum = 0.0690003 (25 samples)
	maximum = 0.124744 (25 samples)
Accepted flit rate average = 0.0936446 (25 samples)
	minimum = 0.0880001 (25 samples)
	maximum = 0.0983824 (25 samples)
Injected packet size average = 1.97168 (25 samples)
Accepted packet size average = 1.97168 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 4 min, 49 sec (14689 sec)
gpgpu_simulation_rate = 37851 (inst/sec)
gpgpu_simulation_rate = 1516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 2590708
gpu_sim_insn = 21177968
gpu_ipc =       8.1746
gpu_tot_sim_cycle = 25087573
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      23.0063
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 344081
gpu_stall_icnt2sh    = 178344
partiton_reqs_in_parallel = 56995576
partiton_reqs_in_parallel_total    = 359494123
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.6014
partiton_reqs_in_parallel_util = 56995576
partiton_reqs_in_parallel_util_total    = 359494123
gpu_sim_cycle_parition_util = 2590708
gpu_tot_sim_cycle_parition_util    = 16355563
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9827
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =       4.2852 GB/Sec
L2_BW_total  =      13.3306 GB/Sec
gpu_total_sim_rate=34729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
50493, 49648, 49940, 49529, 50324, 49518, 50293, 48862, 49864, 48535, 49519, 48432, 49972, 48055, 49192, 48050, 48540, 47968, 48717, 47422, 48682, 47174, 47873, 47116, 48066, 47185, 48217, 46897, 47830, 46900, 47505, 46699, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 434951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2758461	W0_Idle:774429554	W0_Scoreboard:249881738	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2419 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 445 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 25085274 
mrq_lat_table:510953 	32056 	45242 	82933 	169153 	237960 	312919 	149407 	77848 	8262 	118 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2048859 	1314498 	140685 	11550 	906 	109 	2055 	2546 	3710 	2933 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	3032298 	289950 	17629 	4961 	112082 	42250 	16109 	489 	0 	911 	102 	2057 	3045 	3225 	2917 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1729115 	754347 	37656 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:217531 	0 	0 	0 	0 	0 	0 	2651 	340 	140 	29 	76 	81 	134 	156 	151 	92 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  5.084719  4.966304  4.496612  4.468675  4.484490  4.699584  5.004405  5.093244  4.494377  4.630020  4.296141  4.474552  4.704909  4.990602  4.368055  4.472235 
dram[1]:  4.811492  5.145396  4.383600  4.647648  4.447266  4.670612  5.000000  5.006041  4.438554  4.678517  4.453928  4.455072  4.765296  4.844754  4.235163  4.418648 
dram[2]:  4.735148  5.110334  4.347948  4.441274  4.569715  4.694215  4.890323  5.141804  4.332864  4.700973  4.213796  4.450603  4.743750  4.826249  4.226398  4.584915 
dram[3]:  5.070475  4.990078  4.433718  4.498539  4.580253  4.621567  4.952614  5.203341  4.492180  4.656898  4.443044  4.532282  4.638875  4.736402  4.293158  4.378066 
dram[4]:  4.882020  5.241323  4.257091  4.424605  4.477531  4.655612  4.903763  4.956854  4.397722  4.901333  4.303821  4.440752  4.630502  4.810782  4.298508  4.341263 
dram[5]:  4.920782  4.889344  4.372456  4.482592  4.453163  4.664436  4.884408  5.152975  4.496815  4.616742  4.320188  4.537321  4.661523  4.756444  4.245317  4.382733 
dram[6]:  4.883828  5.052100  4.295402  4.321080  4.650361  4.714137  4.981848  5.110736  4.372335  4.675166  4.225733  4.470360  4.743469  4.837085  4.359908  4.353832 
dram[7]:  4.777277  4.983273  4.255261  4.358146  4.468857  4.667351  4.970524  5.239143  4.381291  4.644478  4.332707  4.488247  4.706861  4.786240  4.316674  4.479167 
dram[8]:  4.708724  5.033863  4.301939  4.573399  4.592292  4.715029  4.893720  5.102018  4.350893  4.513712  4.366304  4.608040  4.689691  4.911892  4.297052  4.374025 
dram[9]:  4.882051  5.061440  4.314591  4.466411  4.635619  4.666495  5.199540  5.101237  4.508599  4.489538  4.371129  4.452921  4.665641  4.981828  4.387784  4.409218 
dram[10]:  4.751738  5.202747  4.293303  4.386503  4.629024  4.753927  4.881847  5.158550  4.268787  4.537408  4.377439  4.425216  4.711768  4.912243  4.260360  4.508604 
average row locality = 1626853/352120 = 4.620166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5894      5942      5793      5839      5722      5691      5713      5723      5693      5710      5694      5678      5618      5558      5851      5841 
dram[1]:      5940      5958      5804      5794      5719      5693      5707      5724      5718      5713      5653      5679      5567      5569      5888      5881 
dram[2]:      5951      5915      5813      5835      5737      5707      5711      5686      5722      5693      5681      5699      5617      5606      5855      5843 
dram[3]:      5917      5951      5776      5773      5665      5698      5704      5683      5701      5716      5644      5674      5602      5582      5870      5880 
dram[4]:      5903      5937      5814      5771      5689      5725      5728      5701      5743      5691      5673      5682      5568      5601      5896      5891 
dram[5]:      5962      5930      5787      5787      5716      5696      5701      5700      5690      5670      5669      5661      5591      5570      5905      5895 
dram[6]:      5937      5906      5782      5797      5679      5693      5689      5715      5733      5684      5678      5667      5601      5561      5873      5882 
dram[7]:      5952      5933      5803      5823      5717      5700      5721      5694      5725      5705      5663      5643      5591      5618      5889      5875 
dram[8]:      5940      5920      5828      5800      5703      5701      5730      5715      5740      5735      5674      5644      5603      5609      5879      5924 
dram[9]:      5930      5933      5819      5812      5700      5709      5678      5699      5676      5721      5651      5672      5616      5584      5881      5871 
dram[10]:      5954      5890      5804      5789      5692      5705      5715      5721      5747      5740      5663      5673      5595      5592      5877      5858 
total reads: 1011858
bank skew: 5962/5558 = 1.07
chip skew: 92145/91836 = 1.00
number of total write accesses:
dram[0]:      3589      3638      3497      3505      3386      3351      3375      3399      3498      3513      3547      3553      3486      3470      3584      3582 
dram[1]:      3606      3597      3498      3492      3389      3382      3363      3392      3492      3499      3531      3543      3468      3481      3603      3597 
dram[2]:      3614      3580      3509      3505      3407      3381      3385      3379      3507      3488      3543      3536      3491      3477      3591      3579 
dram[3]:      3580      3605      3455      3467      3381      3388      3389      3350      3490      3500      3522      3522      3467      3474      3605      3581 
dram[4]:      3573      3576      3492      3472      3378      3400      3393      3375      3523      3499      3563      3537      3480      3501      3608      3599 
dram[5]:      3604      3614      3452      3483      3364      3367      3384      3395      3488      3485      3533      3518      3471      3472      3613      3598 
dram[6]:      3606      3597      3466      3489      3352      3377      3368      3377      3497      3484      3551      3533      3478      3465      3588      3605 
dram[7]:      3593      3600      3499      3486      3395      3392      3385      3354      3502      3505      3557      3522      3465      3495      3612      3585 
dram[8]:      3614      3594      3490      3484      3353      3366      3387      3387      3510      3482      3552      3526      3495      3478      3596      3607 
dram[9]:      3590      3623      3466      3496      3358      3372      3364      3371      3499      3505      3524      3550      3482      3463      3601      3600 
dram[10]:      3616      3579      3491      3506      3367      3375      3375      3389      3512      3539      3534      3558      3494      3476      3581      3574 
total reads: 614995
bank skew: 3638/3350 = 1.09
chip skew: 55973/55776 = 1.00
average mf latency per bank:
dram[0]:        971       966       776       910      1150      1153      1040      1052       875       961      1005       918      1000       887       887       780
dram[1]:        983      1081       835       925      1131      1120      1051      1036       845       882      1104       972       993       959       856       904
dram[2]:        988       971       856       901      1185      1167      1028      1130       918       901      1043      1031      1023      1019       833       896
dram[3]:       1013      1052       818       864      1119      1164      1033      1077       832       878      1014      1076      1010       909       873       842
dram[4]:        922       959       826       810      1106      1151      1060      1001       814       859       979      1020       843       955       876       815
dram[5]:        992       961       776       844      1120      1178      1041      1052       849       859      1017       931       921       890       872       866
dram[6]:       1004       905       859       870      1280      1153      1141      1047       863       874      1045      1066       955       872       770       900
dram[7]:       1142       998       851       873      1063      1125      1178      1107       876       852       935       953       955       920       840       841
dram[8]:        998       917       848       918      1138      1207      1094      1096       919       913       987       966      1038       919       832       895
dram[9]:        969      1022       857       811      1208      1201      1062      1004       880       887       939       985       943       953       844       890
dram[10]:       1046       931       768       757      1042      1130      1046      1052       846       933      1056       942       882       994       922       833
maximum mf latency per bank:
dram[0]:     127177    127184    123658    125340    247678    247651    247680    247633    125789    125792    124032    124017    173607    127111    125803    123753
dram[1]:     127158    127202    124007    123675    247658    247650    247618    247591    125785    123667    124031    125784    127103    127120    123756    123891
dram[2]:     127171    255431    123666    123656    247672    247652    247626    247677    123681    125821    164726    125810    127174    127187    123822    123800
dram[3]:     127194    127167    123680    123761    247681    247680    247587    247607    123695    123667    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    123665    127253    247683    247711    247602    247612    123669    123795    125798    126754    127151    127166    123829    123671
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123658    125795    125800    123948    127155    127132    125800    123792
dram[7]:     127188    127197    123668    123683    247652    247702    247625    247587    123800    123709    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    123770    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123777
dram[9]:     127192    127179    123667    123681    262484    247689    247650    247656    125793    125811    125798    125772    127123    127149    123898    125798
dram[10]:     127188    142402    142116    123667    247676    247632    247636    247628    125339    123677    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34569776 n_act=31776 n_pre=31760 n_req=147933 n_rd=367840 n_write=180597 bw_util=0.03118
n_activity=1459004 dram_eff=0.7518
bk0: 23576a 34860698i bk1: 23768a 34844358i bk2: 23172a 34863228i bk3: 23356a 34844348i bk4: 22888a 34864571i bk5: 22764a 34859665i bk6: 22852a 34877873i bk7: 22892a 34866257i bk8: 22772a 34873976i bk9: 22840a 34859793i bk10: 22776a 34858916i bk11: 22712a 34850925i bk12: 22472a 34865193i bk13: 22232a 34861022i bk14: 23404a 34854381i bk15: 23364a 34850321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34569498 n_act=31913 n_pre=31897 n_req=147940 n_rd=368028 n_write=180413 bw_util=0.03118
n_activity=1458948 dram_eff=0.7518
bk0: 23760a 34854252i bk1: 23832a 34847728i bk2: 23216a 34854484i bk3: 23176a 34850769i bk4: 22876a 34865652i bk5: 22772a 34856317i bk6: 22828a 34875046i bk7: 22896a 34863383i bk8: 22872a 34872232i bk9: 22852a 34861616i bk10: 22612a 34854826i bk11: 22716a 34851083i bk12: 22268a 34869649i bk13: 22276a 34856704i bk14: 23552a 34851332i bk15: 23524a 34842763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34568563 n_act=32124 n_pre=32108 n_req=148043 n_rd=368284 n_write=180670 bw_util=0.03121
n_activity=1461811 dram_eff=0.7511
bk0: 23804a 34849468i bk1: 23660a 34849241i bk2: 23252a 34853428i bk3: 23340a 34842924i bk4: 22948a 34864145i bk5: 22828a 34852581i bk6: 22844a 34874146i bk7: 22744a 34864464i bk8: 22888a 34864760i bk9: 22772a 34865707i bk10: 22724a 34849756i bk11: 22796a 34850695i bk12: 22468a 34867619i bk13: 22424a 34855399i bk14: 23420a 34850800i bk15: 23372a 34847792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34570841 n_act=31789 n_pre=31773 n_req=147612 n_rd=367344 n_write=180002 bw_util=0.03112
n_activity=1459265 dram_eff=0.7502
bk0: 23668a 34861300i bk1: 23804a 34849686i bk2: 23104a 34859368i bk3: 23092a 34851056i bk4: 22660a 34866032i bk5: 22792a 34854050i bk6: 22816a 34872538i bk7: 22732a 34870678i bk8: 22804a 34877674i bk9: 22864a 34868180i bk10: 22576a 34860223i bk11: 22696a 34854470i bk12: 22408a 34864864i bk13: 22328a 34857644i bk14: 23480a 34850953i bk15: 23520a 34844056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34568822 n_act=32154 n_pre=32138 n_req=147982 n_rd=368052 n_write=180583 bw_util=0.03119
n_activity=1460921 dram_eff=0.7511
bk0: 23612a 34856567i bk1: 23748a 34854838i bk2: 23256a 34855361i bk3: 23084a 34847709i bk4: 22756a 34867632i bk5: 22900a 34850911i bk6: 22912a 34868614i bk7: 22804a 34862488i bk8: 22972a 34868428i bk9: 22764a 34867445i bk10: 22692a 34849731i bk11: 22728a 34852185i bk12: 22272a 34865324i bk13: 22404a 34855256i bk14: 23584a 34849640i bk15: 23564a 34841818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34569510 n_act=32114 n_pre=32098 n_req=147771 n_rd=367720 n_write=180307 bw_util=0.03115
n_activity=1461015 dram_eff=0.7502
bk0: 23848a 34857342i bk1: 23720a 34847239i bk2: 23148a 34864264i bk3: 23148a 34852904i bk4: 22864a 34872429i bk5: 22784a 34861094i bk6: 22804a 34876047i bk7: 22800a 34868086i bk8: 22760a 34876377i bk9: 22680a 34866775i bk10: 22676a 34859591i bk11: 22644a 34857751i bk12: 22364a 34870265i bk13: 22280a 34860855i bk14: 23620a 34852270i bk15: 23580a 34846653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.484453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34569878 n_act=32043 n_pre=32027 n_req=147710 n_rd=367508 n_write=180293 bw_util=0.03114
n_activity=1457504 dram_eff=0.7517
bk0: 23748a 34852002i bk1: 23624a 34846517i bk2: 23128a 34854971i bk3: 23188a 34843505i bk4: 22716a 34869212i bk5: 22772a 34853537i bk6: 22756a 34874994i bk7: 22860a 34868148i bk8: 22932a 34868560i bk9: 22736a 34867975i bk10: 22712a 34853414i bk11: 22668a 34849280i bk12: 22404a 34866601i bk13: 22244a 34858246i bk14: 23492a 34850771i bk15: 23528a 34840621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492092
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34568566 n_act=32179 n_pre=32163 n_req=147999 n_rd=368208 n_write=180633 bw_util=0.0312
n_activity=1463188 dram_eff=0.7502
bk0: 23808a 34853972i bk1: 23732a 34849693i bk2: 23212a 34851654i bk3: 23292a 34842774i bk4: 22868a 34863943i bk5: 22800a 34858018i bk6: 22884a 34871474i bk7: 22776a 34868214i bk8: 22900a 34867438i bk9: 22820a 34864582i bk10: 22652a 34850291i bk11: 22572a 34852890i bk12: 22364a 34866498i bk13: 22472a 34855103i bk14: 23556a 34847404i bk15: 23500a 34844396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.497808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34568465 n_act=32102 n_pre=32086 n_req=148066 n_rd=368580 n_write=180516 bw_util=0.03121
n_activity=1464937 dram_eff=0.7497
bk0: 23760a 34852116i bk1: 23680a 34854468i bk2: 23312a 34858838i bk3: 23200a 34850323i bk4: 22812a 34868621i bk5: 22804a 34861447i bk6: 22920a 34871911i bk7: 22860a 34865932i bk8: 22960a 34865161i bk9: 22940a 34865928i bk10: 22696a 34854343i bk11: 22576a 34853814i bk12: 22412a 34866176i bk13: 22436a 34860996i bk14: 23516a 34853726i bk15: 23696a 34844900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.488356
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34570003 n_act=31826 n_pre=31810 n_req=147816 n_rd=367808 n_write=180302 bw_util=0.03116
n_activity=1459351 dram_eff=0.7512
bk0: 23720a 34855876i bk1: 23732a 34844205i bk2: 23276a 34857675i bk3: 23248a 34845881i bk4: 22800a 34873529i bk5: 22836a 34856830i bk6: 22712a 34879899i bk7: 22796a 34868178i bk8: 22704a 34874802i bk9: 22884a 34865189i bk10: 22604a 34861648i bk11: 22688a 34848707i bk12: 22464a 34867668i bk13: 22336a 34860557i bk14: 23524a 34855359i bk15: 23484a 34845336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35181749 n_nop=34569001 n_act=32101 n_pre=32085 n_req=147981 n_rd=368060 n_write=180502 bw_util=0.03118
n_activity=1460855 dram_eff=0.751
bk0: 23816a 34852246i bk1: 23560a 34853945i bk2: 23216a 34857367i bk3: 23156a 34843208i bk4: 22768a 34868478i bk5: 22820a 34858954i bk6: 22860a 34870773i bk7: 22884a 34867310i bk8: 22988a 34869487i bk9: 22960a 34859845i bk10: 22652a 34853553i bk11: 22692a 34842550i bk12: 22380a 34863062i bk13: 22368a 34858185i bk14: 23508a 34856707i bk15: 23432a 34852317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45978, Miss_rate = 0.287, Pending_hits = 74681, Reservation_fails = 137
L2_cache_bank[1]: Access = 160487, Miss = 45982, Miss_rate = 0.287, Pending_hits = 74565, Reservation_fails = 215
L2_cache_bank[2]: Access = 160351, Miss = 45996, Miss_rate = 0.287, Pending_hits = 74528, Reservation_fails = 191
L2_cache_bank[3]: Access = 160422, Miss = 46011, Miss_rate = 0.287, Pending_hits = 74513, Reservation_fails = 196
L2_cache_bank[4]: Access = 160565, Miss = 46087, Miss_rate = 0.287, Pending_hits = 74514, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45984, Miss_rate = 0.287, Pending_hits = 74565, Reservation_fails = 181
L2_cache_bank[6]: Access = 160090, Miss = 45879, Miss_rate = 0.287, Pending_hits = 74517, Reservation_fails = 193
L2_cache_bank[7]: Access = 160213, Miss = 45957, Miss_rate = 0.287, Pending_hits = 74560, Reservation_fails = 156
L2_cache_bank[8]: Access = 160401, Miss = 46014, Miss_rate = 0.287, Pending_hits = 74581, Reservation_fails = 213
L2_cache_bank[9]: Access = 160372, Miss = 45999, Miss_rate = 0.287, Pending_hits = 74528, Reservation_fails = 135
L2_cache_bank[10]: Access = 160417, Miss = 46021, Miss_rate = 0.287, Pending_hits = 74592, Reservation_fails = 178
L2_cache_bank[11]: Access = 160224, Miss = 45909, Miss_rate = 0.287, Pending_hits = 74479, Reservation_fails = 177
L2_cache_bank[12]: Access = 160224, Miss = 45972, Miss_rate = 0.287, Pending_hits = 74490, Reservation_fails = 191
L2_cache_bank[13]: Access = 160175, Miss = 45905, Miss_rate = 0.287, Pending_hits = 74520, Reservation_fails = 194
L2_cache_bank[14]: Access = 160538, Miss = 46061, Miss_rate = 0.287, Pending_hits = 74528, Reservation_fails = 227
L2_cache_bank[15]: Access = 160347, Miss = 45991, Miss_rate = 0.287, Pending_hits = 74525, Reservation_fails = 166
L2_cache_bank[16]: Access = 160602, Miss = 46097, Miss_rate = 0.287, Pending_hits = 74622, Reservation_fails = 154
L2_cache_bank[17]: Access = 160529, Miss = 46048, Miss_rate = 0.287, Pending_hits = 74646, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45951, Miss_rate = 0.287, Pending_hits = 74560, Reservation_fails = 145
L2_cache_bank[19]: Access = 160392, Miss = 46001, Miss_rate = 0.287, Pending_hits = 74625, Reservation_fails = 152
L2_cache_bank[20]: Access = 160526, Miss = 46047, Miss_rate = 0.287, Pending_hits = 74626, Reservation_fails = 161
L2_cache_bank[21]: Access = 160396, Miss = 45968, Miss_rate = 0.287, Pending_hits = 74576, Reservation_fails = 139
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011858
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1640341
L2_total_cache_reservation_fails = 3801
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1518169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46475
	minimum = 6
	maximum = 52
Network latency average = 8.25855
	minimum = 6
	maximum = 37
Slowest packet = 6822484
Flit latency average = 8.08269
	minimum = 6
	maximum = 36
Slowest flit = 12940426
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000904209
	minimum = 0.000775657 (at node 19)
	maximum = 0.00105512 (at node 44)
Accepted packet rate average = 0.000904209
	minimum = 0.000775657 (at node 19)
	maximum = 0.00105512 (at node 44)
Injected flit rate average = 0.00139198
	minimum = 0.000849961 (at node 19)
	maximum = 0.00208244 (at node 44)
Accepted flit rate average= 0.00139198
	minimum = 0.00110607 (at node 46)
	maximum = 0.00169162 (at node 7)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4048 (26 samples)
	minimum = 6 (26 samples)
	maximum = 84.8846 (26 samples)
Network latency average = 9.68907 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.9615 (26 samples)
Flit latency average = 9.44872 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.4615 (26 samples)
Fragmentation average = 0.0202159 (26 samples)
	minimum = 0 (26 samples)
	maximum = 24.8077 (26 samples)
Injected packet rate average = 0.045703 (26 samples)
	minimum = 0.040622 (26 samples)
	maximum = 0.0520205 (26 samples)
Accepted packet rate average = 0.045703 (26 samples)
	minimum = 0.040622 (26 samples)
	maximum = 0.0520205 (26 samples)
Injected flit rate average = 0.0900964 (26 samples)
	minimum = 0.0663792 (26 samples)
	maximum = 0.120026 (26 samples)
Accepted flit rate average = 0.0900964 (26 samples)
	minimum = 0.0846581 (26 samples)
	maximum = 0.0946635 (26 samples)
Injected packet size average = 1.97135 (26 samples)
Accepted packet size average = 1.97135 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 36 min, 59 sec (16619 sec)
gpgpu_simulation_rate = 34729 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47154
gpu_sim_insn = 23108742
gpu_ipc =     490.0696
gpu_tot_sim_cycle = 25356877
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      23.6733
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344324
gpu_stall_icnt2sh    = 188540
partiton_reqs_in_parallel = 1037145
partiton_reqs_in_parallel_total    = 416489699
partiton_level_parallism =      21.9948
partiton_level_parallism_total  =      16.4660
partiton_reqs_in_parallel_util = 1037145
partiton_reqs_in_parallel_util_total    = 416489699
gpu_sim_cycle_parition_util = 47154
gpu_tot_sim_cycle_parition_util    = 18946271
partiton_level_parallism_util =      21.9948
partiton_level_parallism_util_total  =      21.9827
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     425.5853 GB/Sec
L2_BW_total  =      13.9804 GB/Sec
gpu_total_sim_rate=35741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52579, 51703, 51875, 51594, 52400, 51586, 52360, 50809, 51943, 50530, 51508, 50471, 51997, 50036, 51175, 50027, 50598, 49931, 50769, 49468, 50770, 49208, 49892, 49178, 50064, 49232, 50221, 48823, 49883, 48928, 49545, 48766, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 435012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198034
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2807349	W0_Idle:774441216	W0_Scoreboard:251164496	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2419 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 434 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 25356876 
mrq_lat_table:538677 	34317 	48732 	89404 	180771 	255864 	334398 	162609 	83164 	9747 	328 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2151237 	1417478 	146743 	11842 	922 	109 	2055 	2546 	3710 	2933 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	3222881 	310050 	18605 	5009 	112097 	42250 	16109 	489 	0 	911 	102 	2057 	3045 	3225 	2917 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1818878 	793906 	39406 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:298183 	0 	0 	0 	0 	0 	0 	2693 	393 	140 	29 	76 	81 	134 	156 	151 	92 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  4.926178  4.856668  4.437584  4.429142  4.402897  4.682632  4.862931  5.000000  4.394089  4.557302  4.216759  4.410188  4.629170  4.907520  4.322886  4.416777 
dram[1]:  4.649818  4.971233  4.311525  4.551123  4.358389  4.582547  4.894100  4.900000  4.375499  4.581276  4.336131  4.384581  4.678485  4.737359  4.174753  4.396784 
dram[2]:  4.611738  4.936678  4.271753  4.367937  4.539070  4.581758  4.728773  4.973833  4.280069  4.565845  4.158717  4.360336  4.660124  4.688255  4.143150  4.499329 
dram[3]:  5.029179  4.884689  4.342731  4.468172  4.537992  4.600662  4.822244  5.077772  4.450589  4.598135  4.347826  4.508474  4.517273  4.685742  4.214790  4.314799 
dram[4]:  4.725444  5.075848  4.213498  4.362428  4.410747  4.586434  4.748051  4.849301  4.287261  4.789756  4.246451  4.366460  4.527400  4.711725  4.196606  4.278294 
dram[5]:  4.785948  4.715872  4.301608  4.396092  4.362780  4.552471  4.728070  5.021189  4.392218  4.490124  4.242764  4.427536  4.512366  4.655738  4.152209  4.294741 
dram[6]:  4.739191  4.887873  4.234034  4.284111  4.545412  4.606752  4.856213  4.994866  4.252695  4.555349  4.183708  4.429473  4.611614  4.684878  4.296596  4.318569 
dram[7]:  4.677849  4.882974  4.196112  4.308760  4.433911  4.628327  4.840954  5.051122  4.316389  4.587523  4.313184  4.462626  4.632134  4.717539  4.246862  4.386985 
dram[8]:  4.651163  4.876679  4.266295  4.448136  4.485144  4.648273  4.777886  4.942669  4.262818  4.403399  4.276790  4.480549  4.584121  4.777833  4.220601  4.295560 
dram[9]:  4.807565  4.944714  4.241129  4.386584  4.535647  4.606075  5.032275  5.007748  4.417790  4.449819  4.270388  4.366091  4.548009  4.878849  4.328198  4.362381 
dram[10]:  4.662711  5.083962  4.267412  4.292135  4.566322  4.686114  4.782759  4.993343  4.199915  4.454015  4.319383  4.354939  4.600474  4.788823  4.208732  4.472259 
average row locality = 1738024/383538 = 4.531556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6308      6351      6195      6240      6109      6087      6105      6115      6079      6103      6081      6072      6007      5951      6254      6239 
dram[1]:      6353      6366      6207      6196      6110      6092      6104      6120      6113      6099      6045      6063      5953      5952      6298      6288 
dram[2]:      6361      6319      6215      6236      6127      6094      6109      6076      6117      6085      6067      6081      6012      5987      6263      6247 
dram[3]:      6337      6360      6166      6182      6061      6100      6092      6076      6094      6113      6036      6068      5984      5963      6281      6277 
dram[4]:      6308      6344      6209      6166      6082      6113      6115      6101      6129      6084      6063      6070      5958      5991      6296      6291 
dram[5]:      6370      6337      6192      6186      6110      6081      6090      6091      6087      6059      6057      6044      5971      5956      6303      6300 
dram[6]:      6351      6317      6183      6202      6072      6087      6087      6112      6120      6077      6068      6060      5981      5935      6278      6290 
dram[7]:      6362      6339      6202      6217      6109      6096      6116      6087      6114      6099      6058      6033      5975      6012      6294      6282 
dram[8]:      6346      6328      6227      6194      6088      6095      6130      6108      6139      6120      6064      6031      5984      5993      6281      6324 
dram[9]:      6340      6340      6218      6206      6091      6104      6071      6089      6074      6113      6040      6066      5999      5972      6285      6271 
dram[10]:      6362      6302      6200      6190      6090      6103      6106      6116      6134      6139      6047      6068      5981      5981      6288      6267 
total reads: 1081515
bank skew: 6370/5935 = 1.07
chip skew: 98452/98190 = 1.00
number of total write accesses:
dram[0]:      3835      3882      3723      3730      3617      3592      3616      3625      3733      3759      3782      3798      3705      3707      3814      3818 
dram[1]:      3858      3830      3744      3730      3631      3623      3601      3631      3745      3737      3772      3776      3680      3698      3855      3829 
dram[2]:      3854      3816      3751      3736      3632      3601      3637      3618      3740      3727      3785      3769      3723      3713      3838      3809 
dram[3]:      3832      3849      3692      3715      3614      3635      3620      3587      3724      3750      3764      3774      3692      3699      3864      3811 
dram[4]:      3795      3828      3718      3680      3604      3624      3628      3617      3766      3735      3810      3772      3708      3734      3843      3840 
dram[5]:      3848      3854      3706      3714      3619      3593      3612      3625      3734      3716      3765      3732      3699      3700      3845      3827 
dram[6]:      3843      3840      3695      3720      3587      3601      3606      3618      3742      3717      3793      3769      3708      3669      3819      3850 
dram[7]:      3817      3842      3726      3719      3619      3642      3624      3596      3736      3755      3789      3758      3683      3725      3856      3830 
dram[8]:      3854      3835      3722      3712      3573      3592      3636      3634      3755      3726      3794      3759      3716      3706      3840      3835 
dram[9]:      3828      3856      3702      3734      3579      3601      3596      3606      3760      3730      3752      3797      3711      3693      3830      3841 
dram[10]:      3854      3810      3726      3742      3618      3616      3603      3636      3740      3789      3758      3810      3726      3702      3834      3809 
total reads: 656510
bank skew: 3882/3573 = 1.09
chip skew: 59773/59577 = 1.00
average mf latency per bank:
dram[0]:        939       935       759       884      1106      1110      1002      1015       850       932       972       889       970       863       861       763
dram[1]:        950      1043       813       898      1089      1079      1016      1002       821       858      1063       942       963       931       832       877
dram[2]:        956       941       832       875      1140      1125       991      1088       892       874      1006       996       989       987       810       870
dram[3]:        979      1017       798       842      1078      1121      1000      1039       810       855       979      1038       979       886       850       821
dram[4]:        894       929       806       791      1065      1109      1023       966       793       836       946       987       822       926       851       793
dram[5]:        959       930       756       820      1076      1135      1006      1015       823       834       982       903       894       866       848       842
dram[6]:        970       878       834       847      1227      1110      1099      1010       838       849      1007      1029       925       849       751       872
dram[7]:       1101       966       829       849      1025      1083      1132      1067       850       826       905       924       930       895       818       818
dram[8]:        965       890       826       890      1097      1162      1054      1056       889       886       954       935      1004       892       809       870
dram[9]:        937       988       833       790      1161      1154      1024       973       852       862       909       952       915       923       821       864
dram[10]:       1009       903       750       738      1003      1089      1010      1016       823       903      1019       912       857       963       895       811
maximum mf latency per bank:
dram[0]:     127177    127184    123658    125340    247678    247651    247680    247633    125789    125792    124032    124017    173607    127111    125803    123753
dram[1]:     127158    127202    124007    123675    247658    247650    247618    247591    125785    123667    124031    125784    127103    127120    123756    123891
dram[2]:     127171    255431    123666    123656    247672    247652    247626    247677    123681    125821    164726    125810    127174    127187    123822    123800
dram[3]:     127194    127167    123680    123761    247681    247680    247587    247607    123695    123667    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    123665    127253    247683    247711    247602    247612    123669    123795    125798    126754    127151    127166    123829    123671
dram[5]:     127192    127188    123804    123918    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    123890    247686    247674    247577    247600    123658    125795    125800    123948    127155    127132    125800    123792
dram[7]:     127188    127197    123668    123683    247652    247702    247625    247587    123800    123709    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    123770    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123777
dram[9]:     127192    127179    123667    123681    262484    247689    247650    247656    125793    125811    125798    125772    127123    127149    123898    125798
dram[10]:     127188    142402    142116    123667    247676    247632    247636    247628    125339    123677    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34613458 n_act=34522 n_pre=34506 n_req=158032 n_rd=393184 n_write=193636 bw_util=0.03328
n_activity=1545364 dram_eff=0.7595
bk0: 25232a 34911224i bk1: 25404a 34896541i bk2: 24780a 34917134i bk3: 24960a 34896704i bk4: 24436a 34917175i bk5: 24348a 34910675i bk6: 24420a 34930824i bk7: 24460a 34920230i bk8: 24316a 34926337i bk9: 24412a 34912286i bk10: 24324a 34913027i bk11: 24288a 34904209i bk12: 24028a 34921372i bk13: 23804a 34915230i bk14: 25016a 34906205i bk15: 24956a 34901275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.537625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34612671 n_act=34801 n_pre=34785 n_req=158099 n_rd=393436 n_write=193613 bw_util=0.03329
n_activity=1545369 dram_eff=0.7598
bk0: 25412a 34904427i bk1: 25464a 34900146i bk2: 24828a 34904191i bk3: 24784a 34903590i bk4: 24440a 34917799i bk5: 24368a 34905895i bk6: 24416a 34926719i bk7: 24480a 34915470i bk8: 24452a 34923382i bk9: 24396a 34913468i bk10: 24180a 34908847i bk11: 24252a 34905662i bk12: 23812a 34925098i bk13: 23808a 34910486i bk14: 25192a 34901233i bk15: 25152a 34893466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.539401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34611756 n_act=35071 n_pre=35055 n_req=158145 n_rd=393584 n_write=193840 bw_util=0.03331
n_activity=1548377 dram_eff=0.7588
bk0: 25444a 34900910i bk1: 25276a 34900790i bk2: 24860a 34906062i bk3: 24944a 34895304i bk4: 24508a 34918102i bk5: 24376a 34904605i bk6: 24436a 34925300i bk7: 24304a 34917774i bk8: 24468a 34916314i bk9: 24340a 34917124i bk10: 24268a 34903721i bk11: 24324a 34905997i bk12: 24048a 34923451i bk13: 23948a 34910536i bk14: 25052a 34899695i bk15: 24988a 34898945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.534221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34614290 n_act=34499 n_pre=34483 n_req=157812 n_rd=392760 n_write=193274 bw_util=0.03323
n_activity=1545798 dram_eff=0.7582
bk0: 25348a 34913418i bk1: 25440a 34900105i bk2: 24664a 34912049i bk3: 24728a 34901246i bk4: 24244a 34917066i bk5: 24400a 34902536i bk6: 24368a 34925713i bk7: 24304a 34923984i bk8: 24376a 34930012i bk9: 24452a 34918209i bk10: 24144a 34911749i bk11: 24272a 34905564i bk12: 23936a 34918868i bk13: 23852a 34911577i bk14: 25124a 34898228i bk15: 25108a 34894021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.544563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34612434 n_act=35050 n_pre=35034 n_req=158022 n_rd=393280 n_write=193508 bw_util=0.03327
n_activity=1547435 dram_eff=0.7584
bk0: 25232a 34911810i bk1: 25376a 34908876i bk2: 24836a 34910421i bk3: 24664a 34904124i bk4: 24328a 34921974i bk5: 24452a 34905436i bk6: 24460a 34924003i bk7: 24404a 34916659i bk8: 24516a 34921529i bk9: 24336a 34921004i bk10: 24252a 34903443i bk11: 24280a 34907250i bk12: 23832a 34920125i bk13: 23964a 34910780i bk14: 25184a 34902624i bk15: 25164a 34893320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34612754 n_act=35146 n_pre=35130 n_req=157823 n_rd=392936 n_write=193340 bw_util=0.03325
n_activity=1547393 dram_eff=0.7578
bk0: 25480a 34911264i bk1: 25348a 34900887i bk2: 24768a 34916821i bk3: 24744a 34907056i bk4: 24440a 34924675i bk5: 24324a 34913695i bk6: 24360a 34931686i bk7: 24364a 34924131i bk8: 24348a 34929511i bk9: 24236a 34920033i bk10: 24228a 34914748i bk11: 24176a 34915625i bk12: 23884a 34927027i bk13: 23824a 34917880i bk14: 25212a 34906686i bk15: 25200a 34898590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.518515
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34613319 n_act=34944 n_pre=34928 n_req=157797 n_rd=392880 n_write=193235 bw_util=0.03324
n_activity=1543953 dram_eff=0.7592
bk0: 25404a 34904791i bk1: 25268a 34900448i bk2: 24732a 34909803i bk3: 24808a 34899002i bk4: 24288a 34920556i bk5: 24348a 34906629i bk6: 24348a 34929595i bk7: 24448a 34920820i bk8: 24480a 34920686i bk9: 24308a 34922141i bk10: 24272a 34907387i bk11: 24240a 34904436i bk12: 23924a 34921332i bk13: 23740a 34913996i bk14: 25112a 34903615i bk15: 25160a 34890978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.528274
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34612307 n_act=34911 n_pre=34895 n_req=158112 n_rd=393580 n_write=193613 bw_util=0.0333
n_activity=1549725 dram_eff=0.7578
bk0: 25448a 34908346i bk1: 25356a 34901548i bk2: 24808a 34906420i bk3: 24868a 34895786i bk4: 24436a 34917289i bk5: 24384a 34909879i bk6: 24464a 34924461i bk7: 24348a 34918604i bk8: 24456a 34919952i bk9: 24396a 34916256i bk10: 24232a 34906855i bk11: 24132a 34906517i bk12: 23900a 34922029i bk13: 24048a 34909335i bk14: 25176a 34899263i bk15: 25128a 34894589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.538881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34611696 n_act=35045 n_pre=35029 n_req=158141 n_rd=393808 n_write=193728 bw_util=0.03332
n_activity=1551446 dram_eff=0.7574
bk0: 25384a 34906730i bk1: 25312a 34907268i bk2: 24908a 34912805i bk3: 24776a 34903650i bk4: 24352a 34924410i bk5: 24380a 34913886i bk6: 24520a 34925874i bk7: 24432a 34919604i bk8: 24556a 34915748i bk9: 24480a 34917600i bk10: 24256a 34909371i bk11: 24124a 34907257i bk12: 23936a 34924362i bk13: 23972a 34915273i bk14: 25124a 34904904i bk15: 25296a 34897177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.525048
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34613679 n_act=34639 n_pre=34623 n_req=157895 n_rd=393116 n_write=193249 bw_util=0.03325
n_activity=1545754 dram_eff=0.7587
bk0: 25360a 34910572i bk1: 25360a 34897850i bk2: 24872a 34910170i bk3: 24824a 34899125i bk4: 24364a 34928230i bk5: 24416a 34908691i bk6: 24284a 34934496i bk7: 24356a 34923512i bk8: 24296a 34925515i bk9: 24452a 34918123i bk10: 24160a 34917101i bk11: 24264a 34901777i bk12: 23996a 34923090i bk13: 23888a 34915499i bk14: 25140a 34908748i bk15: 25084a 34898197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.524181
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f1dec868f40 :  mf: uid=36652660, sid17:w16, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (25356876), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35269306 n_nop=34612412 n_act=34911 n_pre=34895 n_req=158147 n_rd=393495 n_write=193593 bw_util=0.03329
n_activity=1547408 dram_eff=0.7588
bk0: 25448a 34906989i bk1: 25208a 34907578i bk2: 24800a 34912359i bk3: 24760a 34896753i bk4: 24360a 34920751i bk5: 24412a 34910218i bk6: 24424a 34924185i bk7: 24464a 34918437i bk8: 24536a 34923174i bk9: 24556a 34909898i bk10: 24188a 34910627i bk11: 24271a 34895276i bk12: 23924a 34917612i bk13: 23924a 34913626i bk14: 25152a 34905167i bk15: 25068a 34901629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532839

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77696, Reservation_fails = 138
L2_cache_bank[1]: Access = 170104, Miss = 49158, Miss_rate = 0.289, Pending_hits = 77605, Reservation_fails = 216
L2_cache_bank[2]: Access = 169993, Miss = 49183, Miss_rate = 0.289, Pending_hits = 77592, Reservation_fails = 196
L2_cache_bank[3]: Access = 170014, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77551, Reservation_fails = 197
L2_cache_bank[4]: Access = 170194, Miss = 49271, Miss_rate = 0.289, Pending_hits = 77547, Reservation_fails = 164
L2_cache_bank[5]: Access = 169957, Miss = 49125, Miss_rate = 0.289, Pending_hits = 77585, Reservation_fails = 181
L2_cache_bank[6]: Access = 169739, Miss = 49051, Miss_rate = 0.289, Pending_hits = 77542, Reservation_fails = 195
L2_cache_bank[7]: Access = 169897, Miss = 49139, Miss_rate = 0.289, Pending_hits = 77607, Reservation_fails = 158
L2_cache_bank[8]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77601, Reservation_fails = 213
L2_cache_bank[9]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77576, Reservation_fails = 138
L2_cache_bank[10]: Access = 170027, Miss = 49180, Miss_rate = 0.289, Pending_hits = 77641, Reservation_fails = 180
L2_cache_bank[11]: Access = 169798, Miss = 49054, Miss_rate = 0.289, Pending_hits = 77519, Reservation_fails = 178
L2_cache_bank[12]: Access = 169853, Miss = 49140, Miss_rate = 0.289, Pending_hits = 77520, Reservation_fails = 194
L2_cache_bank[13]: Access = 169775, Miss = 49080, Miss_rate = 0.289, Pending_hits = 77555, Reservation_fails = 195
L2_cache_bank[14]: Access = 170139, Miss = 49230, Miss_rate = 0.289, Pending_hits = 77555, Reservation_fails = 227
L2_cache_bank[15]: Access = 170008, Miss = 49165, Miss_rate = 0.289, Pending_hits = 77575, Reservation_fails = 170
L2_cache_bank[16]: Access = 170229, Miss = 49259, Miss_rate = 0.289, Pending_hits = 77651, Reservation_fails = 155
L2_cache_bank[17]: Access = 170135, Miss = 49193, Miss_rate = 0.289, Pending_hits = 77676, Reservation_fails = 136
L2_cache_bank[18]: Access = 169899, Miss = 49118, Miss_rate = 0.289, Pending_hits = 77601, Reservation_fails = 146
L2_cache_bank[19]: Access = 170021, Miss = 49161, Miss_rate = 0.289, Pending_hits = 77678, Reservation_fails = 152
L2_cache_bank[20]: Access = 170174, Miss = 49208, Miss_rate = 0.289, Pending_hits = 77663, Reservation_fails = 162
L2_cache_bank[21]: Access = 170048, Miss = 49166, Miss_rate = 0.289, Pending_hits = 77643, Reservation_fails = 142
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081515
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1707179
L2_total_cache_reservation_fails = 3833
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1582709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.028
	minimum = 6
	maximum = 122
Network latency average = 9.44384
	minimum = 6
	maximum = 104
Slowest packet = 7292342
Flit latency average = 8.64348
	minimum = 6
	maximum = 104
Slowest flit = 13659335
Fragmentation average = 4.72313e-05
	minimum = 0
	maximum = 12
Injected packet rate average = 0.089803
	minimum = 0.0795071 (at node 21)
	maximum = 0.102687 (at node 35)
Accepted packet rate average = 0.089803
	minimum = 0.0795071 (at node 21)
	maximum = 0.102687 (at node 35)
Injected flit rate average = 0.17645
	minimum = 0.13452 (at node 21)
	maximum = 0.228999 (at node 35)
Accepted flit rate average= 0.17645
	minimum = 0.17158 (at node 39)
	maximum = 0.1809 (at node 12)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3909 (27 samples)
	minimum = 6 (27 samples)
	maximum = 86.2593 (27 samples)
Network latency average = 9.67999 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.9259 (27 samples)
Flit latency average = 9.4189 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.4444 (27 samples)
Fragmentation average = 0.0194689 (27 samples)
	minimum = 0 (27 samples)
	maximum = 24.3333 (27 samples)
Injected packet rate average = 0.0473363 (27 samples)
	minimum = 0.0420622 (27 samples)
	maximum = 0.053897 (27 samples)
Accepted packet rate average = 0.0473363 (27 samples)
	minimum = 0.0420622 (27 samples)
	maximum = 0.053897 (27 samples)
Injected flit rate average = 0.0932947 (27 samples)
	minimum = 0.0689029 (27 samples)
	maximum = 0.124062 (27 samples)
Accepted flit rate average = 0.0932947 (27 samples)
	minimum = 0.0878774 (27 samples)
	maximum = 0.0978575 (27 samples)
Injected packet size average = 1.97089 (27 samples)
Accepted packet size average = 1.97089 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 39 min, 55 sec (16795 sec)
gpgpu_simulation_rate = 35741 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 1960370
gpu_sim_insn = 21380248
gpu_ipc =      10.9062
gpu_tot_sim_cycle = 27539397
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      22.5735
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344342
gpu_stall_icnt2sh    = 189663
partiton_reqs_in_parallel = 43128122
partiton_reqs_in_parallel_total    = 417526844
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.7271
partiton_reqs_in_parallel_util = 43128122
partiton_reqs_in_parallel_util_total    = 417526844
gpu_sim_cycle_parition_util = 1960370
gpu_tot_sim_cycle_parition_util    = 18993425
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9843
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =       8.0089 GB/Sec
L2_BW_total  =      13.4426 GB/Sec
gpu_total_sim_rate=33937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698208
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691909
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
54898, 54005, 54309, 53604, 54437, 54023, 54765, 52966, 54328, 52920, 53686, 52577, 54325, 52252, 53460, 52371, 52966, 52103, 52979, 51648, 52983, 51271, 52125, 51312, 52283, 51329, 52310, 50958, 51920, 51206, 51686, 50734, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 436865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199887
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2944968	W0_Idle:800756437	W0_Scoreboard:332873127	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 481 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 27537079 
mrq_lat_table:583765 	35955 	50809 	93616 	191359 	262237 	336667 	162787 	83167 	9747 	328 	13 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2246710 	1484075 	146774 	11842 	984 	109 	2216 	2731 	5869 	3910 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	3361013 	311218 	18605 	5009 	134892 	42250 	16109 	489 	0 	973 	102 	2218 	3363 	5373 	3772 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1946679 	823744 	39854 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:305741 	0 	0 	0 	0 	0 	0 	2904 	420 	141 	34 	86 	84 	146 	176 	179 	96 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  4.420150  4.402313  4.033555  4.035395  3.994488  4.284193  4.386580  4.512683  3.987549  4.162404  3.809647  4.021875  4.188094  4.465686  3.964746  3.995055 
dram[1]:  4.227652  4.452751  3.945143  4.139759  4.001971  4.202079  4.449582  4.427324  3.976807  4.190652  3.988290  3.996877  4.250741  4.306306  3.815495  3.969925 
dram[2]:  4.193294  4.437290  3.925142  3.980445  4.119886  4.149199  4.276399  4.498886  3.935199  4.152315  3.866061  3.979465  4.216598  4.236181  3.772971  4.093151 
dram[3]:  4.487526  4.390515  3.947873  4.084853  4.148148  4.216486  4.347044  4.623676  4.082334  4.169643  3.983645  4.116606  4.093813  4.233319  3.840653  3.936306 
dram[4]:  4.275203  4.544206  3.870593  4.002342  4.050582  4.191322  4.308019  4.390265  3.940817  4.283925  3.941154  3.991430  4.114192  4.242272  3.856097  3.883866 
dram[5]:  4.268478  4.254305  3.922522  4.028963  4.017077  4.178304  4.295319  4.603291  4.033925  4.064966  3.912495  4.013370  4.096748  4.252325  3.801008  3.933582 
dram[6]:  4.312042  4.383375  3.896316  3.944190  4.147447  4.182988  4.356253  4.527281  3.914057  4.135277  3.875330  4.040679  4.161940  4.260350  3.908451  3.961654 
dram[7]:  4.229050  4.346389  3.834013  3.961656  4.060570  4.215237  4.409229  4.536904  3.932262  4.134700  3.923370  4.058005  4.246616  4.251464  3.881705  3.966191 
dram[8]:  4.232855  4.369637  3.914781  4.088060  4.126535  4.206666  4.311760  4.441433  3.893248  4.028706  3.919115  4.085979  4.197259  4.312020  3.850839  3.900331 
dram[9]:  4.323277  4.426134  3.874157  4.017913  4.116449  4.244005  4.555304  4.486235  4.066428  4.056679  3.924231  4.051109  4.148604  4.411584  3.957958  3.958693 
dram[10]:  4.273570  4.552484  3.901813  3.904851  4.173196  4.300043  4.294867  4.520731  3.888678  4.073007  3.978906  3.946866  4.192212  4.320343  3.865300  4.089348 
average row locality = 1810451/438874 = 4.125218
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6599      6646      6482      6516      6403      6359      6392      6396      6394      6379      6415      6378      6289      6197      6514      6546 
dram[1]:      6647      6638      6484      6465      6403      6370      6390      6399      6412      6375      6326      6341      6233      6226      6587      6582 
dram[2]:      6642      6599      6515      6513      6419      6370      6414      6363      6404      6382      6324      6374      6300      6277      6573      6516 
dram[3]:      6630      6658      6481      6468      6350      6378      6400      6346      6371      6403      6337      6342      6291      6261      6581      6564 
dram[4]:      6584      6629      6486      6449      6372      6407      6418      6376      6428      6400      6332      6348      6242      6284      6564      6596 
dram[5]:      6684      6631      6493      6455      6383      6354      6377      6348      6381      6352      6351      6342      6255      6235      6590      6589 
dram[6]:      6633      6608      6448      6483      6367      6360      6393      6395      6392      6368      6345      6340      6279      6198      6583      6563 
dram[7]:      6648      6657      6492      6491      6381      6372      6396      6370      6415      6397      6359      6322      6235      6299      6577      6587 
dram[8]:      6630      6624      6532      6475      6384      6377      6426      6407      6441      6408      6347      6295      6270      6277      6587      6623 
dram[9]:      6635      6643      6506      6465      6397      6372      6341      6377      6348      6379      6325      6326      6276      6244      6583      6577 
dram[10]:      6634      6591      6476      6505      6382      6388      6402      6390      6390      6415      6315      6384      6266      6260      6587      6545 
total reads: 1131944
bank skew: 6684/6197 = 1.08
chip skew: 103103/102755 = 1.00
number of total write accesses:
dram[0]:      3974      4012      3856      3859      3743      3696      3741      3744      3854      3873      3932      3918      3842      3824      3945      3957 
dram[1]:      3994      3964      3872      3843      3750      3736      3715      3744      3876      3846      3892      3899      3803      3812      4001      3978 
dram[2]:      3988      3944      3867      3868      3753      3725      3751      3728      3859      3841      3894      3897      3862      3839      3980      3942 
dram[3]:      3983      3989      3819      3834      3730      3750      3746      3692      3843      3871      3893      3896      3833      3827      4000      3942 
dram[4]:      3933      3959      3833      3805      3718      3736      3736      3726      3893      3860      3915      3898      3846      3872      3967      3972 
dram[5]:      4000      3992      3835      3839      3732      3699      3717      3724      3845      3847      3888      3864      3823      3826      3973      3953 
dram[6]:      3966      3991      3811      3835      3703      3721      3744      3728      3855      3842      3913      3891      3847      3784      3962      3975 
dram[7]:      3950      3996      3856      3841      3742      3753      3732      3711      3860      3886      3932      3892      3804      3862      3989      3971 
dram[8]:      3986      3968      3850      3831      3693      3719      3767      3755      3880      3837      3925      3875      3837      3839      3972      3982 
dram[9]:      3970      3993      3838      3853      3713      3716      3708      3726      3875      3856      3878      3899      3830      3810      3961      3965 
dram[10]:      3973      3948      3856      3878      3738      3730      3721      3750      3845      3906      3871      3941      3854      3828      3973      3936 
total reads: 678507
bank skew: 4012/3692 = 1.09
chip skew: 61777/61557 = 1.00
average mf latency per bank:
dram[0]:       1047      1046       933       986      1199      1241      1101      1156       974      1009      1051       958      1045       898       946       902
dram[1]:       1131      1152       937       999      1214      1190      1181      1159       872       915      1143      1015      1065       995       933       933
dram[2]:       1094      1037       951      1061      1237      1227      1155      1188       987      1021      1064      1071      1104      1069       923       916
dram[3]:       1113      1122       958       997      1182      1255      1095      1171       937       971      1082      1087      1035       930       960       955
dram[4]:        987      1005       906       986      1211      1277      1160      1084       869       928      1026      1049       926      1006       928       852
dram[5]:       1103      1071       883       948      1173      1221      1098      1152       915       926      1048      1013       947       978       948       991
dram[6]:       1062      1022       942      1032      1345      1192      1224      1219       908       969      1090      1085      1009       914       826       961
dram[7]:       1242      1120       994      1012      1107      1194      1251      1174       923       911       933      1012       982      1019       870       946
dram[8]:       1074       987       991      1044      1210      1274      1129      1191       988       949       984       993      1099       985       903       946
dram[9]:       1021      1094       952       889      1338      1236      1125      1077       938       914       972      1006      1014       997       930       946
dram[10]:       1177       963       831       900      1132      1233      1140      1117       885       975      1064       988       970      1028       981       878
maximum mf latency per bank:
dram[0]:     127177    127184    125810    125528    247678    247651    247680    247633    125823    125792    124032    124017    173607    127111    125803    123753
dram[1]:     127158    127202    125806    125797    247658    247650    247618    247591    125815    125816    124031    125784    127103    127120    123756    123891
dram[2]:     127171    255431    125807    125525    247672    247652    247626    247677    125788    125821    164726    125810    127174    127187    123822    123800
dram[3]:     127194    127167    125809    125570    247681    247680    247587    247607    125804    125820    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    125802    127253    247683    247711    247602    247612    125795    125812    125798    126754    127151    127166    123829    123671
dram[5]:     127192    127188    125520    125799    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    125803    247686    247674    247577    247600    123713    125821    125800    123948    127155    127132    125800    123792
dram[7]:     127188    127197    125506    125799    247652    247702    247625    247587    125780    125779    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    125527    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123777
dram[9]:     127192    127179    125520    125505    262484    247689    247650    247656    125804    125811    125798    125772    127123    127149    123898    125798
dram[10]:     127188    142402    142116    125783    247676    247632    247636    247628    125804    125796    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38216786 n_act=39631 n_pre=39615 n_req=164675 n_rd=411620 n_write=201772 bw_util=0.03153
n_activity=1645494 dram_eff=0.7455
bk0: 26396a 38532315i bk1: 26584a 38518575i bk2: 25928a 38539616i bk3: 26064a 38518441i bk4: 25612a 38539294i bk5: 25436a 38534559i bk6: 25568a 38553268i bk7: 25584a 38542888i bk8: 25576a 38547695i bk9: 25516a 38535582i bk10: 25660a 38532959i bk11: 25512a 38525554i bk12: 25156a 38544354i bk13: 24788a 38540197i bk14: 26056a 38528315i bk15: 26184a 38521545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38216787 n_act=39794 n_pre=39778 n_req=164603 n_rd=411512 n_write=201553 bw_util=0.03151
n_activity=1645079 dram_eff=0.7453
bk0: 26588a 38525651i bk1: 26552a 38521718i bk2: 25936a 38526042i bk3: 25860a 38527104i bk4: 25612a 38541228i bk5: 25480a 38529821i bk6: 25560a 38550323i bk7: 25596a 38538975i bk8: 25648a 38545339i bk9: 25500a 38536766i bk10: 25304a 38532920i bk11: 25364a 38528600i bk12: 24932a 38548578i bk13: 24904a 38534732i bk14: 26348a 38521541i bk15: 26328a 38513937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.492264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38215444 n_act=40130 n_pre=40114 n_req=164723 n_rd=411940 n_write=201796 bw_util=0.03155
n_activity=1646952 dram_eff=0.7453
bk0: 26568a 38521750i bk1: 26396a 38522426i bk2: 26060a 38529029i bk3: 26052a 38516933i bk4: 25676a 38539976i bk5: 25480a 38527410i bk6: 25656a 38548164i bk7: 25452a 38541485i bk8: 25616a 38538281i bk9: 25528a 38539265i bk10: 25296a 38528523i bk11: 25496a 38528429i bk12: 25200a 38545005i bk13: 25108a 38533578i bk14: 26292a 38518763i bk15: 26064a 38520611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38217500 n_act=39559 n_pre=39543 n_req=164509 n_rd=411444 n_write=201378 bw_util=0.0315
n_activity=1645307 dram_eff=0.7449
bk0: 26520a 38534186i bk1: 26632a 38520496i bk2: 25924a 38533120i bk3: 25872a 38523838i bk4: 25400a 38540606i bk5: 25512a 38525868i bk6: 25600a 38546670i bk7: 25384a 38548780i bk8: 25484a 38553301i bk9: 25612a 38540662i bk10: 25348a 38533794i bk11: 25368a 38527453i bk12: 25164a 38540134i bk13: 25044a 38533582i bk14: 26324a 38518858i bk15: 26256a 38515358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.497203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38216272 n_act=40066 n_pre=40050 n_req=164584 n_rd=411660 n_write=201376 bw_util=0.03151
n_activity=1647251 dram_eff=0.7443
bk0: 26336a 38533724i bk1: 26516a 38529957i bk2: 25944a 38533700i bk3: 25796a 38526925i bk4: 25488a 38545240i bk5: 25628a 38528594i bk6: 25672a 38547291i bk7: 25504a 38540270i bk8: 25712a 38543375i bk9: 25600a 38542530i bk10: 25328a 38528875i bk11: 25392a 38529684i bk12: 24968a 38542582i bk13: 25136a 38533034i bk14: 26256a 38525570i bk15: 26384a 38514192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.485826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38216670 n_act=40139 n_pre=40123 n_req=164377 n_rd=411280 n_write=201212 bw_util=0.03148
n_activity=1646251 dram_eff=0.7441
bk0: 26736a 38530411i bk1: 26524a 38521079i bk2: 25972a 38538173i bk3: 25820a 38529696i bk4: 25532a 38548471i bk5: 25416a 38538141i bk6: 25508a 38555134i bk7: 25392a 38549645i bk8: 25524a 38553405i bk9: 25408a 38541729i bk10: 25404a 38537335i bk11: 25368a 38536377i bk12: 25020a 38549422i bk13: 24940a 38541242i bk14: 26360a 38528576i bk15: 26356a 38520067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47347
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38217369 n_act=39926 n_pre=39910 n_req=164323 n_rd=411020 n_write=201199 bw_util=0.03147
n_activity=1642673 dram_eff=0.7454
bk0: 26532a 38527739i bk1: 26432a 38520756i bk2: 25792a 38533431i bk3: 25932a 38522553i bk4: 25468a 38543804i bk5: 25440a 38529140i bk6: 25572a 38550733i bk7: 25580a 38544427i bk8: 25568a 38544374i bk9: 25472a 38544169i bk10: 25380a 38530922i bk11: 25360a 38527055i bk12: 25116a 38543234i bk13: 24792a 38538552i bk14: 26332a 38524432i bk15: 26252a 38513719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.482304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38215483 n_act=40056 n_pre=40040 n_req=164775 n_rd=411992 n_write=201853 bw_util=0.03155
n_activity=1649585 dram_eff=0.7442
bk0: 26592a 38529753i bk1: 26628a 38521434i bk2: 25968a 38527610i bk3: 25964a 38518951i bk4: 25524a 38540375i bk5: 25488a 38533300i bk6: 25584a 38549677i bk7: 25480a 38541706i bk8: 25660a 38542580i bk9: 25588a 38537645i bk10: 25436a 38528245i bk11: 25288a 38528620i bk12: 24940a 38546442i bk13: 25196a 38531583i bk14: 26308a 38521146i bk15: 26348a 38515553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.491674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38214956 n_act=40118 n_pre=40102 n_req=164819 n_rd=412412 n_write=201836 bw_util=0.03157
n_activity=1652089 dram_eff=0.7436
bk0: 26520a 38528992i bk1: 26496a 38527921i bk2: 26128a 38535275i bk3: 25900a 38526028i bk4: 25536a 38547404i bk5: 25508a 38536427i bk6: 25704a 38548250i bk7: 25628a 38541533i bk8: 25764a 38538183i bk9: 25632a 38540912i bk10: 25388a 38531923i bk11: 25180a 38531036i bk12: 25080a 38547622i bk13: 25108a 38538211i bk14: 26348a 38525514i bk15: 26492a 38517832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.47929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38217939 n_act=39588 n_pre=39572 n_req=164385 n_rd=411176 n_write=201149 bw_util=0.03147
n_activity=1644991 dram_eff=0.7445
bk0: 26540a 38531154i bk1: 26572a 38519303i bk2: 26024a 38531879i bk3: 25860a 38522930i bk4: 25588a 38550939i bk5: 25488a 38533764i bk6: 25364a 38559211i bk7: 25508a 38545778i bk8: 25392a 38549520i bk9: 25516a 38540516i bk10: 25300a 38539727i bk11: 25304a 38527393i bk12: 25104a 38546759i bk13: 24976a 38539619i bk14: 26332a 38530528i bk15: 26308a 38519209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.4783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38909424 n_nop=38216487 n_act=39868 n_pre=39852 n_req=164678 n_rd=411720 n_write=201497 bw_util=0.03152
n_activity=1647037 dram_eff=0.7446
bk0: 26536a 38529536i bk1: 26364a 38527998i bk2: 25904a 38534667i bk3: 26020a 38516938i bk4: 25528a 38543942i bk5: 25552a 38534392i bk6: 25608a 38546227i bk7: 25560a 38541790i bk8: 25560a 38547747i bk9: 25660a 38533404i bk10: 25260a 38535231i bk11: 25536a 38516467i bk12: 25064a 38540656i bk13: 25040a 38536236i bk14: 26348a 38526559i bk15: 26180a 38523031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.486197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80695, Reservation_fails = 138
L2_cache_bank[1]: Access = 177613, Miss = 51417, Miss_rate = 0.289, Pending_hits = 80620, Reservation_fails = 216
L2_cache_bank[2]: Access = 177473, Miss = 51482, Miss_rate = 0.290, Pending_hits = 80519, Reservation_fails = 196
L2_cache_bank[3]: Access = 177432, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80506, Reservation_fails = 197
L2_cache_bank[4]: Access = 177789, Miss = 51591, Miss_rate = 0.290, Pending_hits = 80495, Reservation_fails = 164
L2_cache_bank[5]: Access = 177393, Miss = 51394, Miss_rate = 0.290, Pending_hits = 80512, Reservation_fails = 181
L2_cache_bank[6]: Access = 177500, Miss = 51441, Miss_rate = 0.290, Pending_hits = 80513, Reservation_fails = 195
L2_cache_bank[7]: Access = 177403, Miss = 51420, Miss_rate = 0.290, Pending_hits = 80541, Reservation_fails = 158
L2_cache_bank[8]: Access = 177440, Miss = 51426, Miss_rate = 0.290, Pending_hits = 80551, Reservation_fails = 213
L2_cache_bank[9]: Access = 177620, Miss = 51489, Miss_rate = 0.290, Pending_hits = 80555, Reservation_fails = 138
L2_cache_bank[10]: Access = 177684, Miss = 51514, Miss_rate = 0.290, Pending_hits = 80653, Reservation_fails = 180
L2_cache_bank[11]: Access = 177213, Miss = 51306, Miss_rate = 0.290, Pending_hits = 80486, Reservation_fails = 178
L2_cache_bank[12]: Access = 177398, Miss = 51440, Miss_rate = 0.290, Pending_hits = 80512, Reservation_fails = 194
L2_cache_bank[13]: Access = 177163, Miss = 51315, Miss_rate = 0.290, Pending_hits = 80508, Reservation_fails = 195
L2_cache_bank[14]: Access = 177629, Miss = 51503, Miss_rate = 0.290, Pending_hits = 80535, Reservation_fails = 227
L2_cache_bank[15]: Access = 177618, Miss = 51495, Miss_rate = 0.290, Pending_hits = 80535, Reservation_fails = 170
L2_cache_bank[16]: Access = 177866, Miss = 51617, Miss_rate = 0.290, Pending_hits = 80655, Reservation_fails = 155
L2_cache_bank[17]: Access = 177658, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80636, Reservation_fails = 136
L2_cache_bank[18]: Access = 177393, Miss = 51411, Miss_rate = 0.290, Pending_hits = 80561, Reservation_fails = 146
L2_cache_bank[19]: Access = 177440, Miss = 51383, Miss_rate = 0.290, Pending_hits = 80633, Reservation_fails = 152
L2_cache_bank[20]: Access = 177615, Miss = 51452, Miss_rate = 0.290, Pending_hits = 80625, Reservation_fails = 162
L2_cache_bank[21]: Access = 177602, Miss = 51478, Miss_rate = 0.290, Pending_hits = 80617, Reservation_fails = 142
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131944
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1772463
L2_total_cache_reservation_fails = 3833
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1647993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34728
	minimum = 6
	maximum = 45
Network latency average = 8.1265
	minimum = 6
	maximum = 32
Slowest packet = 7480775
Flit latency average = 7.84244
	minimum = 6
	maximum = 31
Slowest flit = 14376358
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00168994
	minimum = 0.00145738 (at node 1)
	maximum = 0.00197947 (at node 34)
Accepted packet rate average = 0.00168994
	minimum = 0.00145738 (at node 1)
	maximum = 0.00197947 (at node 34)
Injected flit rate average = 0.0026387
	minimum = 0.00166015 (at node 1)
	maximum = 0.00390947 (at node 34)
Accepted flit rate average= 0.0026387
	minimum = 0.00215444 (at node 39)
	maximum = 0.00312849 (at node 17)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3179 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.7857 (28 samples)
Network latency average = 9.62451 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.25 (28 samples)
Flit latency average = 9.3626 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.75 (28 samples)
Fragmentation average = 0.0187736 (28 samples)
	minimum = 0 (28 samples)
	maximum = 23.4643 (28 samples)
Injected packet rate average = 0.0457061 (28 samples)
	minimum = 0.040612 (28 samples)
	maximum = 0.0520429 (28 samples)
Accepted packet rate average = 0.0457061 (28 samples)
	minimum = 0.040612 (28 samples)
	maximum = 0.0520429 (28 samples)
Injected flit rate average = 0.090057 (28 samples)
	minimum = 0.0665013 (28 samples)
	maximum = 0.119771 (28 samples)
Accepted flit rate average = 0.090057 (28 samples)
	minimum = 0.0848158 (28 samples)
	maximum = 0.0944743 (28 samples)
Injected packet size average = 1.97035 (28 samples)
Accepted packet size average = 1.97035 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 5 min, 18 sec (18318 sec)
gpgpu_simulation_rate = 33937 (inst/sec)
gpgpu_simulation_rate = 1503 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50919
gpu_sim_insn = 23147352
gpu_ipc =     454.5916
gpu_tot_sim_cycle = 27812466
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      23.1841
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344454
gpu_stall_icnt2sh    = 198214
partiton_reqs_in_parallel = 1120106
partiton_reqs_in_parallel_total    = 460654966
partiton_level_parallism =      21.9978
partiton_level_parallism_total  =      16.6032
partiton_reqs_in_parallel_util = 1120106
partiton_reqs_in_parallel_util_total    = 460654966
gpu_sim_cycle_parition_util = 50919
gpu_tot_sim_cycle_parition_util    = 20953795
partiton_level_parallism_util =      21.9978
partiton_level_parallism_util_total  =      21.9844
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.3608 GB/Sec
L2_BW_total  =      14.0765 GB/Sec
gpu_total_sim_rate=34850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526850
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526850
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57005, 56115, 56482, 55758, 56516, 56073, 56895, 54952, 56374, 55047, 55697, 54680, 56401, 54385, 55641, 54547, 54962, 54212, 54977, 53722, 55200, 53420, 54147, 53436, 54335, 53348, 54542, 53058, 53891, 53318, 53660, 52780, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 436993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2994881	W0_Idle:800769588	W0_Scoreboard:334328364	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 469 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 27812465 
mrq_lat_table:619515 	38044 	54413 	99829 	202256 	278085 	356306 	178962 	92705 	13099 	1025 	66 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2360985 	1582975 	157679 	12432 	1062 	109 	2216 	2731 	5869 	3910 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	3563696 	331673 	20181 	5038 	134892 	42250 	16109 	489 	0 	973 	102 	2218 	3363 	5373 	3772 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2040823 	859134 	41392 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:399417 	0 	0 	0 	0 	0 	0 	2943 	483 	141 	34 	86 	84 	146 	176 	179 	96 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  4.378641  4.459671  4.056493  4.042763  4.048508  4.299162  4.386953  4.493786  3.976061  4.202449  3.847280  4.055228  4.212451  4.478826  3.968728  3.982599 
dram[1]:  4.239537  4.464694  3.948553  4.145004  4.060606  4.238841  4.479668  4.439542  3.968942  4.197849  4.008076  4.014663  4.261612  4.316277  3.854025  3.966585 
dram[2]:  4.192095  4.431943  3.926726  4.000361  4.116579  4.179884  4.275265  4.497288  3.968197  4.171953  3.889758  4.001461  4.200853  4.259084  3.812901  4.119926 
dram[3]:  4.509944  4.375337  3.964311  4.124438  4.216797  4.260015  4.360932  4.642888  4.140258  4.171418  4.018736  4.170091  4.110140  4.250197  3.876155  4.005706 
dram[4]:  4.267123  4.532718  3.903887  4.053215  4.088191  4.225253  4.310714  4.386115  3.929080  4.276413  3.979695  4.033886  4.134512  4.250885  3.858322  3.884298 
dram[5]:  4.269490  4.245516  3.953013  4.030392  4.037743  4.201174  4.277668  4.586633  4.050647  4.069056  3.939460  4.021779  4.111238  4.265818  3.835770  3.933217 
dram[6]:  4.263376  4.385211  3.880212  3.960876  4.157529  4.216238  4.366560  4.520033  3.894344  4.147965  3.875442  4.065501  4.158584  4.274005  3.957163  3.993617 
dram[7]:  4.220440  4.326748  3.842105  3.987333  4.098752  4.266430  4.396188  4.549747  3.940058  4.111650  3.946934  4.075514  4.248713  4.270185  3.926736  4.016031 
dram[8]:  4.231976  4.343307  3.913842  4.102717  4.161776  4.229020  4.318398  4.420496  3.908030  4.033125  3.907923  4.105860  4.232640  4.297491  3.870702  3.961861 
dram[9]:  4.306961  4.409250  3.907643  4.047777  4.128440  4.268090  4.505250  4.437551  4.064588  4.056793  3.955701  4.060201  4.167570  4.388548  3.948421  3.942497 
dram[10]:  4.260526  4.531641  3.928114  3.921853  4.146968  4.299363  4.274773  4.484899  3.899181  4.080931  4.031493  3.941324  4.192696  4.313702  3.878183  4.068727 
average row locality = 1934306/467495 = 4.137597
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7017      7066      6900      6924      6807      6769      6794      6804      6794      6788      6811      6781      6683      6594      6925      6954 
dram[1]:      7061      7056      6890      6876      6807      6772      6794      6807      6811      6780      6725      6737      6629      6621      6999      6995 
dram[2]:      7059      7017      6922      6927      6819      6777      6818      6764      6807      6783      6726      6769      6692      6669      6989      6930 
dram[3]:      7052      7074      6890      6879      6757      6785      6802      6748      6778      6800      6739      6746      6690      6651      6998      6979 
dram[4]:      7004      7046      6903      6861      6774      6812      6824      6778      6829      6802      6732      6750      6638      6674      6971      7013 
dram[5]:      7104      7054      6904      6869      6787      6759      6778      6754      6789      6755      6748      6740      6649      6630      7006      7002 
dram[6]:      7050      7033      6851      6895      6768      6763      6802      6801      6794      6766      6743      6742      6670      6587      7002      6979 
dram[7]:      7064      7074      6897      6901      6783      6776      6797      6777      6815      6802      6758      6716      6633      6698      6997      7000 
dram[8]:      7051      7043      6938      6887      6791      6776      6834      6810      6845      6810      6741      6694      6665      6672      6998      7038 
dram[9]:      7051      7061      6916      6877      6798      6779      6742      6776      6751      6784      6725      6724      6669      6638      6993      6989 
dram[10]:      7055      7007      6887      6914      6779      6785      6809      6792      6793      6816      6714      6776      6661      6656      7000      6958 
total reads: 1203348
bank skew: 7104/6587 = 1.08
chip skew: 109593/109246 = 1.00
number of total write accesses:
dram[0]:      4258      4324      4158      4137      4043      4009      4033      4044      4168      4193      4223      4233      4143      4088      4243      4261 
dram[1]:      4284      4262      4162      4158      4047      4054      4002      4061      4179      4147      4193      4215      4106      4092      4301      4282 
dram[2]:      4289      4249      4171      4150      4057      4028      4054      4016      4173      4135      4212      4187      4142      4115      4301      4235 
dram[3]:      4286      4280      4107      4125      4038      4061      4048      3991      4144      4175      4200      4213      4132      4102      4332      4253 
dram[4]:      4210      4245      4145      4107      4027      4030      4039      4025      4196      4167      4244      4202      4120      4136      4249      4267 
dram[5]:      4287      4307      4117      4138      4018      3975      4006      4020      4168      4146      4184      4155      4106      4090      4275      4247 
dram[6]:      4265      4294      4130      4140      4000      4039      4062      4029      4153      4139      4209      4182      4134      4051      4268      4283 
dram[7]:      4251      4314      4126      4116      4050      4065      4044      4015      4162      4209      4250      4186      4095      4144      4312      4273 
dram[8]:      4278      4280      4146      4137      3988      4008      4057      4060      4203      4148      4209      4166      4124      4119      4258      4285 
dram[9]:      4272      4284      4127      4137      4002      4015      3985      4025      4199      4145      4169      4202      4100      4092      4260      4255 
dram[10]:      4278      4236      4151      4177      4028      4015      4019      4048      4152      4227      4167      4240      4131      4111      4270      4231 
total reads: 730958
bank skew: 4332/3975 = 1.09
chip skew: 66612/66239 = 1.01
average mf latency per bank:
dram[0]:       1010      1009       905       954      1151      1190      1060      1111       941       972      1013       927      1009       874       916       875
dram[1]:       1091      1110       908       966      1165      1144      1137      1116       845       888      1099       981      1028       964       903       905
dram[2]:       1052      1001       920      1025      1187      1179      1109      1142       954       987      1025      1033      1067      1035       893       888
dram[3]:       1072      1085       928       966      1136      1205      1055      1127       906       940      1041      1047      1002       906       931       928
dram[4]:        955       972       877       953      1160      1225      1115      1046       842       897       988      1012       900       976       899       827
dram[5]:       1064      1032       858       920      1127      1176      1058      1109       884       896      1011       978       918       949       917       957
dram[6]:       1024       987       911       997      1286      1144      1177      1169       879       938      1050      1047       977       891       802       930
dram[7]:       1194      1081       963       981      1066      1148      1201      1128       893       883       903       979       950       989       844       922
dram[8]:       1035       953       960      1006      1161      1223      1087      1146       953       917       952       960      1062       953       875       917
dram[9]:        984      1055       921       862      1281      1186      1082      1037       905       886       938       971       983       964       900       916
dram[10]:       1131       931       808       874      1088      1185      1096      1075       857       942      1026       955       940       996       948       852
maximum mf latency per bank:
dram[0]:     127177    127184    125810    125528    247678    247651    247680    247633    125823    125792    124032    124017    173607    127111    125803    123753
dram[1]:     127158    127202    125806    125797    247658    247650    247618    247591    125815    125816    124031    125784    127103    127120    123756    123891
dram[2]:     127171    255431    125807    125525    247672    247652    247626    247677    125788    125821    164726    125810    127174    127187    123822    123800
dram[3]:     127194    127167    125809    125570    247681    247680    247587    247607    125804    125820    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    125802    127253    247683    247711    247602    247612    125795    125812    125798    126754    127151    127166    123829    123671
dram[5]:     127192    127188    125520    125799    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    125803    247686    247674    247577    247600    123713    125821    125800    123948    127155    127132    125800    123792
dram[7]:     127188    127197    125506    125799    247652    247702    247625    247587    125780    125779    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    125527    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123777
dram[9]:     127192    127179    125520    125505    262484    247689    247650    247656    125804    125811    125798    125772    127123    127149    123898    125798
dram[10]:     127188    142402    142116    125783    247676    247632    247636    247628    125804    125796    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38264689 n_act=42200 n_pre=42184 n_req=175969 n_rd=437644 n_write=217255 bw_util=0.03358
n_activity=1739322 dram_eff=0.7531
bk0: 28068a 38589454i bk1: 28264a 38574451i bk2: 27600a 38596663i bk3: 27696a 38575866i bk4: 27228a 38595537i bk5: 27076a 38588576i bk6: 27176a 38610087i bk7: 27216a 38598614i bk8: 27176a 38601887i bk9: 27152a 38589499i bk10: 27244a 38591216i bk11: 27124a 38580521i bk12: 26732a 38602559i bk13: 26376a 38599910i bk14: 27700a 38583123i bk15: 27816a 38573254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.542386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38264784 n_act=42357 n_pre=42341 n_req=175905 n_rd=437440 n_write=217050 bw_util=0.03356
n_activity=1738736 dram_eff=0.7528
bk0: 28244a 38582791i bk1: 28224a 38578033i bk2: 27560a 38583794i bk3: 27504a 38582635i bk4: 27228a 38596724i bk5: 27088a 38583264i bk6: 27176a 38607914i bk7: 27228a 38593606i bk8: 27244a 38599849i bk9: 27120a 38590414i bk10: 26900a 38591191i bk11: 26948a 38584288i bk12: 26516a 38606759i bk13: 26484a 38592875i bk14: 27996a 38577376i bk15: 27980a 38567213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.550685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38263487 n_act=42726 n_pre=42710 n_req=175982 n_rd=437872 n_write=217177 bw_util=0.03359
n_activity=1740604 dram_eff=0.7527
bk0: 28236a 38580233i bk1: 28068a 38578006i bk2: 27688a 38586284i bk3: 27708a 38574922i bk4: 27276a 38595561i bk5: 27108a 38581943i bk6: 27272a 38605164i bk7: 27056a 38598639i bk8: 27228a 38592807i bk9: 27132a 38593236i bk10: 26904a 38587176i bk11: 27076a 38587219i bk12: 26768a 38604762i bk13: 26676a 38592597i bk14: 27956a 38574096i bk15: 27720a 38575055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.540994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38265763 n_act=41967 n_pre=41951 n_req=175855 n_rd=437472 n_write=216819 bw_util=0.03355
n_activity=1739119 dram_eff=0.7524
bk0: 28208a 38589712i bk1: 28296a 38575938i bk2: 27560a 38589069i bk3: 27516a 38579187i bk4: 27028a 38595728i bk5: 27140a 38579231i bk6: 27208a 38604571i bk7: 26992a 38605230i bk8: 27112a 38609266i bk9: 27200a 38593895i bk10: 26956a 38592203i bk11: 26984a 38585400i bk12: 26760a 38597646i bk13: 26604a 38592519i bk14: 27992a 38571503i bk15: 27916a 38568432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.564426
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38264500 n_act=42647 n_pre=42631 n_req=175820 n_rd=437644 n_write=216550 bw_util=0.03354
n_activity=1740969 dram_eff=0.7515
bk0: 28016a 38593335i bk1: 28184a 38589669i bk2: 27612a 38590913i bk3: 27444a 38585718i bk4: 27096a 38602363i bk5: 27248a 38585087i bk6: 27296a 38604813i bk7: 27112a 38595931i bk8: 27316a 38599268i bk9: 27208a 38598911i bk10: 26928a 38586335i bk11: 27000a 38587077i bk12: 26552a 38602167i bk13: 26696a 38592345i bk14: 27884a 38582811i bk15: 28052a 38567695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38264773 n_act=42762 n_pre=42746 n_req=175567 n_rd=437312 n_write=216379 bw_util=0.03352
n_activity=1739873 dram_eff=0.7514
bk0: 28416a 38588630i bk1: 28216a 38576494i bk2: 27616a 38597555i bk3: 27476a 38585566i bk4: 27148a 38603891i bk5: 27036a 38593988i bk6: 27112a 38611092i bk7: 27016a 38604331i bk8: 27156a 38606412i bk9: 27020a 38595983i bk10: 26992a 38596212i bk11: 26960a 38593437i bk12: 26596a 38609391i bk13: 26520a 38601008i bk14: 28024a 38584471i bk15: 28008a 38573939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.522491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38265070 n_act=42596 n_pre=42580 n_req=175624 n_rd=436984 n_write=216742 bw_util=0.03352
n_activity=1736441 dram_eff=0.7529
bk0: 28200a 38583902i bk1: 28132a 38577930i bk2: 27404a 38591188i bk3: 27580a 38579683i bk4: 27072a 38600074i bk5: 27052a 38583552i bk6: 27208a 38607450i bk7: 27204a 38598248i bk8: 27176a 38599341i bk9: 27064a 38598978i bk10: 26972a 38589143i bk11: 26968a 38585096i bk12: 26680a 38600848i bk13: 26348a 38597010i bk14: 28008a 38579609i bk15: 27916a 38565934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.536822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38263370 n_act=42646 n_pre=42630 n_req=176100 n_rd=437952 n_write=217374 bw_util=0.0336
n_activity=1743267 dram_eff=0.7518
bk0: 28256a 38586522i bk1: 28296a 38574621i bk2: 27588a 38586729i bk3: 27604a 38577072i bk4: 27132a 38594693i bk5: 27104a 38587057i bk6: 27188a 38605451i bk7: 27108a 38598815i bk8: 27260a 38596646i bk9: 27208a 38589545i bk10: 27032a 38586084i bk11: 26864a 38586521i bk12: 26532a 38605155i bk13: 26792a 38589020i bk14: 27988a 38574674i bk15: 28000a 38568770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555932
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38263024 n_act=42741 n_pre=42725 n_req=176059 n_rd=438372 n_write=217110 bw_util=0.03361
n_activity=1745736 dram_eff=0.751
bk0: 28204a 38585852i bk1: 28172a 38582335i bk2: 27752a 38594591i bk3: 27548a 38582474i bk4: 27164a 38604708i bk5: 27104a 38592292i bk6: 27336a 38605507i bk7: 27240a 38595317i bk8: 27380a 38592747i bk9: 27240a 38594685i bk10: 26964a 38591661i bk11: 26776a 38589280i bk12: 26660a 38607721i bk13: 26688a 38596546i bk14: 27992a 38580700i bk15: 28152a 38572562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.527542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38266005 n_act=42273 n_pre=42257 n_req=175542 n_rd=437092 n_write=216345 bw_util=0.03351
n_activity=1738721 dram_eff=0.7516
bk0: 28204a 38589559i bk1: 28244a 38574843i bk2: 27664a 38589755i bk3: 27508a 38579707i bk4: 27192a 38607574i bk5: 27116a 38589643i bk6: 26968a 38617300i bk7: 27104a 38601685i bk8: 27004a 38604629i bk9: 27136a 38596990i bk10: 26900a 38599281i bk11: 26896a 38583916i bk12: 26676a 38608092i bk13: 26552a 38599037i bk14: 27972a 38585936i bk15: 27956a 38574142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.520102
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39003972 n_nop=38264361 n_act=42580 n_pre=42564 n_req=175883 n_rd=437608 n_write=216859 bw_util=0.03356
n_activity=1740786 dram_eff=0.7519
bk0: 28220a 38585556i bk1: 28028a 38584745i bk2: 27548a 38592953i bk3: 27656a 38572005i bk4: 27116a 38600970i bk5: 27140a 38589607i bk6: 27236a 38601816i bk7: 27168a 38596183i bk8: 27172a 38600441i bk9: 27264a 38587428i bk10: 26856a 38594635i bk11: 27104a 38572426i bk12: 26644a 38599243i bk13: 26624a 38592928i bk14: 28000a 38580569i bk15: 27832a 38575449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.534084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54731, Miss_rate = 0.291, Pending_hits = 83902, Reservation_fails = 147
L2_cache_bank[1]: Access = 187833, Miss = 54680, Miss_rate = 0.291, Pending_hits = 83852, Reservation_fails = 219
L2_cache_bank[2]: Access = 187684, Miss = 54716, Miss_rate = 0.292, Pending_hits = 83738, Reservation_fails = 200
L2_cache_bank[3]: Access = 187677, Miss = 54644, Miss_rate = 0.291, Pending_hits = 83764, Reservation_fails = 203
L2_cache_bank[4]: Access = 188057, Miss = 54832, Miss_rate = 0.292, Pending_hits = 83739, Reservation_fails = 171
L2_cache_bank[5]: Access = 187595, Miss = 54636, Miss_rate = 0.291, Pending_hits = 83702, Reservation_fails = 187
L2_cache_bank[6]: Access = 187748, Miss = 54706, Miss_rate = 0.291, Pending_hits = 83769, Reservation_fails = 196
L2_cache_bank[7]: Access = 187666, Miss = 54662, Miss_rate = 0.291, Pending_hits = 83783, Reservation_fails = 166
L2_cache_bank[8]: Access = 187639, Miss = 54675, Miss_rate = 0.291, Pending_hits = 83798, Reservation_fails = 217
L2_cache_bank[9]: Access = 187814, Miss = 54736, Miss_rate = 0.291, Pending_hits = 83784, Reservation_fails = 141
L2_cache_bank[10]: Access = 187853, Miss = 54765, Miss_rate = 0.292, Pending_hits = 83839, Reservation_fails = 188
L2_cache_bank[11]: Access = 187384, Miss = 54563, Miss_rate = 0.291, Pending_hits = 83711, Reservation_fails = 184
L2_cache_bank[12]: Access = 187655, Miss = 54680, Miss_rate = 0.291, Pending_hits = 83733, Reservation_fails = 201
L2_cache_bank[13]: Access = 187380, Miss = 54566, Miss_rate = 0.291, Pending_hits = 83745, Reservation_fails = 201
L2_cache_bank[14]: Access = 187871, Miss = 54744, Miss_rate = 0.291, Pending_hits = 83778, Reservation_fails = 237
L2_cache_bank[15]: Access = 187859, Miss = 54744, Miss_rate = 0.291, Pending_hits = 83779, Reservation_fails = 176
L2_cache_bank[16]: Access = 188076, Miss = 54863, Miss_rate = 0.292, Pending_hits = 83891, Reservation_fails = 158
L2_cache_bank[17]: Access = 187868, Miss = 54730, Miss_rate = 0.291, Pending_hits = 83870, Reservation_fails = 143
L2_cache_bank[18]: Access = 187621, Miss = 54645, Miss_rate = 0.291, Pending_hits = 83756, Reservation_fails = 152
L2_cache_bank[19]: Access = 187584, Miss = 54628, Miss_rate = 0.291, Pending_hits = 83835, Reservation_fails = 160
L2_cache_bank[20]: Access = 187788, Miss = 54698, Miss_rate = 0.291, Pending_hits = 83835, Reservation_fails = 166
L2_cache_bank[21]: Access = 187815, Miss = 54704, Miss_rate = 0.291, Pending_hits = 83821, Reservation_fails = 148
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203348
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1843424
L2_total_cache_reservation_fails = 3961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1712382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3957
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.77464
	minimum = 6
	maximum = 112
Network latency average = 9.26613
	minimum = 6
	maximum = 102
Slowest packet = 8133701
Flit latency average = 8.48956
	minimum = 6
	maximum = 100
Slowest flit = 15068161
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0882775
	minimum = 0.0782034 (at node 5)
	maximum = 0.100828 (at node 32)
Accepted packet rate average = 0.0882775
	minimum = 0.0782034 (at node 5)
	maximum = 0.100828 (at node 32)
Injected flit rate average = 0.171201
	minimum = 0.133851 (at node 24)
	maximum = 0.217838 (at node 32)
Accepted flit rate average= 0.171201
	minimum = 0.16932 (at node 4)
	maximum = 0.172776 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2992 (29 samples)
	minimum = 6 (29 samples)
	maximum = 85.7241 (29 samples)
Network latency average = 9.61215 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.1034 (29 samples)
Flit latency average = 9.33249 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.5517 (29 samples)
Fragmentation average = 0.0181262 (29 samples)
	minimum = 0 (29 samples)
	maximum = 22.6552 (29 samples)
Injected packet rate average = 0.0471741 (29 samples)
	minimum = 0.0419083 (29 samples)
	maximum = 0.0537251 (29 samples)
Accepted packet rate average = 0.0471741 (29 samples)
	minimum = 0.0419083 (29 samples)
	maximum = 0.0537251 (29 samples)
Injected flit rate average = 0.0928551 (29 samples)
	minimum = 0.0688238 (29 samples)
	maximum = 0.123153 (29 samples)
Accepted flit rate average = 0.0928551 (29 samples)
	minimum = 0.0877298 (29 samples)
	maximum = 0.0971744 (29 samples)
Injected packet size average = 1.96835 (29 samples)
Accepted packet size average = 1.96835 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 8 min, 22 sec (18502 sec)
gpgpu_simulation_rate = 34850 (inst/sec)
gpgpu_simulation_rate = 1503 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1975725
gpu_sim_insn = 21774098
gpu_ipc =      11.0208
gpu_tot_sim_cycle = 30010341
gpu_tot_sim_insn = 666582236
gpu_tot_ipc =      22.2118
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344596
gpu_stall_icnt2sh    = 200247
partiton_reqs_in_parallel = 43465808
partiton_reqs_in_parallel_total    = 461775072
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      16.8356
partiton_reqs_in_parallel_util = 43465808
partiton_reqs_in_parallel_util_total    = 461775072
gpu_sim_cycle_parition_util = 1975725
gpu_tot_sim_cycle_parition_util    = 21004714
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9857
partiton_replys_in_parallel = 255210
partiton_replys_in_parallel_total    = 4130471
L2_BW  =      12.2435 GB/Sec
L2_BW_total  =      13.8516 GB/Sec
gpu_total_sim_rate=33141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707268
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700969
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707268
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
59901, 58927, 59355, 58456, 59573, 58711, 59771, 57631, 59313, 57960, 58576, 57313, 59070, 57112, 58445, 57283, 57585, 56758, 57442, 56309, 57751, 56012, 56957, 56001, 57024, 56007, 57441, 55609, 56606, 56189, 56421, 55519, 
gpgpu_n_tot_thrd_icount = 1454285600
gpgpu_n_tot_w_icount = 45446425
gpgpu_n_stall_shd_mem = 443751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182510
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471276
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 206773
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3124817	W0_Idle:825315606	W0_Scoreboard:418358165	W1:1729031	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 512 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 30008024 
mrq_lat_table:682219 	40466 	57836 	106836 	218998 	293014 	367227 	183332 	93296 	13103 	1025 	66 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2496827 	1695683 	159535 	12432 	1184 	109 	2546 	4115 	7865 	4882 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	68 	3775207 	333073 	20182 	5038 	172381 	42250 	16109 	489 	0 	1095 	102 	2548 	4747 	7664 	4449 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2241114 	899026 	42349 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:413487 	0 	0 	0 	0 	0 	0 	3180 	528 	142 	39 	94 	88 	163 	195 	200 	103 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  3.887516  3.946649  3.659508  3.603606  3.649968  3.811126  3.871260  3.944653  3.584795  3.765448  3.488407  3.643235  3.752846  3.926939  3.559017  3.554264 
dram[1]:  3.806696  3.965540  3.540500  3.689677  3.610990  3.794779  3.965410  3.961869  3.574273  3.751130  3.557692  3.630774  3.738111  3.835294  3.460057  3.596997 
dram[2]:  3.720420  3.901074  3.538670  3.583282  3.681007  3.751717  3.803025  3.971953  3.568802  3.722543  3.519492  3.609545  3.737115  3.780890  3.446326  3.652360 
dram[3]:  4.000998  3.885135  3.555522  3.703868  3.748204  3.802376  3.869580  4.066525  3.683027  3.708122  3.616822  3.700857  3.653895  3.762968  3.496514  3.540389 
dram[4]:  3.789657  3.966040  3.501043  3.617674  3.619824  3.757980  3.854564  3.820351  3.509113  3.792195  3.598522  3.605760  3.684464  3.741894  3.498971  3.485954 
dram[5]:  3.797869  3.762349  3.549743  3.582317  3.584553  3.749508  3.792546  4.007695  3.631973  3.643150  3.564402  3.613325  3.670295  3.782119  3.440688  3.573014 
dram[6]:  3.754506  3.903184  3.479917  3.553366  3.701522  3.770778  3.888889  4.052054  3.501203  3.695126  3.510124  3.621580  3.687861  3.769052  3.536944  3.559513 
dram[7]:  3.757812  3.796314  3.446927  3.583971  3.703847  3.774510  3.897253  4.018214  3.555522  3.683333  3.542736  3.655836  3.769663  3.804492  3.508736  3.583333 
dram[8]:  3.740272  3.850464  3.490850  3.667397  3.709803  3.749918  3.849484  3.911984  3.543998  3.606745  3.538508  3.694008  3.712766  3.797552  3.483130  3.572064 
dram[9]:  3.824200  3.862157  3.486078  3.627481  3.670396  3.813853  3.966887  3.911595  3.641050  3.665821  3.532725  3.648479  3.707136  3.894089  3.532647  3.545536 
dram[10]:  3.805301  3.981371  3.537670  3.524761  3.723813  3.830785  3.796901  3.951420  3.508152  3.649581  3.614593  3.523137  3.730819  3.789456  3.503364  3.643404 
average row locality = 2057419/557270 = 3.691961
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7505      7585      7389      7436      7281      7238      7282      7296      7286      7258      7297      7271      7185      7055      7407      7438 
dram[1]:      7557      7504      7375      7380      7313      7248      7269      7282      7297      7275      7232      7220      7137      7108      7520      7485 
dram[2]:      7532      7522      7383      7395      7297      7265      7313      7259      7288      7258      7229      7255      7176      7141      7481      7459 
dram[3]:      7541      7575      7370      7357      7242      7272      7280      7243      7286      7305      7207      7222      7187      7136      7484      7510 
dram[4]:      7503      7555      7390      7340      7301      7304      7309      7283      7338      7292      7238      7233      7123      7176      7447      7527 
dram[5]:      7601      7567      7411      7391      7285      7249      7285      7237      7282      7221      7211      7234      7136      7109      7499      7474 
dram[6]:      7574      7506      7344      7378      7249      7210      7267      7244      7276      7263      7214      7243      7138      7050      7515      7480 
dram[7]:      7553      7596      7381      7386      7229      7288      7258      7260      7294      7301      7265      7191      7095      7164      7515      7522 
dram[8]:      7588      7523      7452      7371      7277      7273      7311      7299      7323      7297      7253      7161      7160      7143      7489      7542 
dram[9]:      7568      7592      7414      7358      7292      7252      7206      7283      7250      7226      7223      7227      7163      7107      7511      7480 
dram[10]:      7563      7505      7344      7418      7241      7311      7304      7300      7265      7320      7217      7267      7141      7170      7485      7437 
total reads: 1289583
bank skew: 7601/7050 = 1.08
chip skew: 117462/116951 = 1.00
number of total write accesses:
dram[0]:      4453      4547      4369      4355      4231      4203      4235      4250      4361      4381      4438      4442      4355      4286      4473      4483 
dram[1]:      4495      4464      4383      4379      4253      4235      4195      4251      4373      4346      4423      4413      4339      4302      4521      4493 
dram[2]:      4511      4466      4376      4351      4254      4204      4252      4212      4357      4334      4417      4393      4353      4334      4526      4455 
dram[3]:      4494      4500      4317      4325      4235      4253      4232      4188      4345      4383      4403      4432      4352      4326      4551      4499 
dram[4]:      4442      4474      4356      4327      4239      4233      4220      4243      4407      4369      4450      4410      4332      4364      4460      4510 
dram[5]:      4518      4544      4328      4359      4225      4172      4214      4221      4373      4346      4384      4372      4330      4313      4509      4442 
dram[6]:      4508      4508      4352      4341      4185      4223      4248      4199      4362      4336      4401      4404      4346      4276      4500      4512 
dram[7]:      4472      4556      4342      4330      4227      4262      4235      4212      4361      4412      4465      4398      4312      4356      4534      4518 
dram[8]:      4523      4502      4375      4350      4190      4198      4249      4257      4397      4360      4417      4368      4357      4337      4486      4503 
dram[9]:      4505      4512      4355      4337      4189      4201      4175      4221      4405      4336      4382      4408      4318      4291      4500      4472 
dram[10]:      4496      4463      4348      4397      4206      4212      4212      4250      4354      4428      4375      4458      4335      4331      4493      4466 
total reads: 767836
bank skew: 4556/4172 = 1.09
chip skew: 69992/69607 = 1.01
average mf latency per bank:
dram[0]:       1127      1155       998      1039      1238      1208      1097      1193      1024      1060      1087      1018      1128       960      1032       990
dram[1]:       1215      1156       975      1068      1234      1190      1183      1189       958       982      1216      1056      1134      1128      1050      1015
dram[2]:       1178      1106       982      1102      1246      1274      1177      1170      1033      1098      1091      1116      1162      1130      1006      1034
dram[3]:       1204      1219      1000      1056      1181      1284      1108      1162      1031      1026      1098      1131      1126      1022      1018      1051
dram[4]:       1056      1075       985      1018      1228      1289      1146      1093       976       992      1104      1107      1034      1137       995       973
dram[5]:       1138      1123       905      1037      1228      1250      1109      1164       983       969      1104      1073      1054      1050      1033      1038
dram[6]:       1106      1092      1015      1099      1343      1154      1200      1239       981       996      1117      1143      1076       992       933      1027
dram[7]:       1361      1167       989      1058      1131      1202      1238      1176       990       967       998      1043      1050      1093       948      1051
dram[8]:       1144      1068      1089      1083      1231      1274      1114      1179      1054       962      1055      1063      1194      1106       936      1026
dram[9]:       1064      1175       987       946      1350      1251      1128      1107      1009       936      1038      1080      1110      1091      1058      1016
dram[10]:       1211      1017       911       990      1165      1262      1147      1136       915       988      1117      1068      1037      1136      1041       947
maximum mf latency per bank:
dram[0]:     127177    127184    125810    125528    247678    247651    247680    247633    125823    125792    124032    124017    173607    127111    125803    123934
dram[1]:     127158    127202    125806    125797    247658    247650    247618    247591    125815    125816    124031    125784    127103    127120    123937    123943
dram[2]:     127171    255431    125807    125525    247672    247652    247626    247677    125788    125821    164726    125810    127174    127187    123822    123846
dram[3]:     127194    127167    125809    125570    247681    247680    247587    247607    125804    125820    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    125802    127253    247683    247711    247602    247612    125795    125812    125798    126754    127151    127166    124046    124058
dram[5]:     127192    127188    125520    125799    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    125803    247686    247674    247577    247600    123713    125821    125800    123962    127155    127132    125800    123969
dram[7]:     127188    127197    125506    125799    247652    247702    247625    247587    125780    125779    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    125527    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123892
dram[9]:     127192    127179    125520    125505    262484    247689    247650    247656    125804    125811    125798    125772    127123    127149    124026    125798
dram[10]:     127188    142402    142116    125783    247676    247632    247636    247628    125804    125796    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41872775 n_act=50268 n_pre=50252 n_req=187071 n_rd=468836 n_write=230471 bw_util=0.03278
n_activity=1878024 dram_eff=0.7447
bk0: 30020a 42223112i bk1: 30340a 42205140i bk2: 29556a 42231616i bk3: 29744a 42207635i bk4: 29124a 42231476i bk5: 28952a 42220958i bk6: 29128a 42243254i bk7: 29184a 42231501i bk8: 29144a 42235471i bk9: 29032a 42223395i bk10: 29188a 42222769i bk11: 29084a 42212468i bk12: 28740a 42235546i bk13: 28220a 42233661i bk14: 29628a 42214430i bk15: 29752a 42203989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41872638 n_act=50421 n_pre=50405 n_req=187067 n_rd=468808 n_write=230330 bw_util=0.03277
n_activity=1879621 dram_eff=0.7439
bk0: 30228a 42215859i bk1: 30016a 42210891i bk2: 29500a 42215719i bk3: 29520a 42213627i bk4: 29252a 42227939i bk5: 28992a 42218444i bk6: 29076a 42241300i bk7: 29128a 42228288i bk8: 29188a 42233316i bk9: 29100a 42222632i bk10: 28928a 42221494i bk11: 28880a 42217283i bk12: 28548a 42237604i bk13: 28432a 42225389i bk14: 30080a 42204955i bk15: 29940a 42199540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.515393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41871677 n_act=50814 n_pre=50798 n_req=187048 n_rd=469012 n_write=230301 bw_util=0.03278
n_activity=1881026 dram_eff=0.7435
bk0: 30128a 42212425i bk1: 30088a 42209805i bk2: 29532a 42220565i bk3: 29580a 42208479i bk4: 29188a 42230815i bk5: 29060a 42218435i bk6: 29252a 42238271i bk7: 29036a 42231759i bk8: 29152a 42227418i bk9: 29032a 42227435i bk10: 28916a 42221257i bk11: 29020a 42220047i bk12: 28704a 42237081i bk13: 28564a 42225569i bk14: 29924a 42205167i bk15: 29836a 42203904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.505527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41873253 n_act=50143 n_pre=50127 n_req=187052 n_rd=468868 n_write=230211 bw_util=0.03276
n_activity=1879971 dram_eff=0.7437
bk0: 30164a 42221983i bk1: 30300a 42208056i bk2: 29480a 42224299i bk3: 29428a 42214343i bk4: 28968a 42230123i bk5: 29088a 42214126i bk6: 29120a 42238342i bk7: 28972a 42237851i bk8: 29144a 42242128i bk9: 29220a 42226693i bk10: 28828a 42226749i bk11: 28888a 42217173i bk12: 28748a 42230137i bk13: 28544a 42224274i bk14: 29936a 42202757i bk15: 30040a 42195127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.527453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41870966 n_act=50979 n_pre=50963 n_req=187195 n_rd=469436 n_write=230258 bw_util=0.03279
n_activity=1883305 dram_eff=0.743
bk0: 30012a 42222612i bk1: 30220a 42219007i bk2: 29560a 42221696i bk3: 29360a 42215941i bk4: 29204a 42230868i bk5: 29216a 42215248i bk6: 29236a 42239245i bk7: 29132a 42224057i bk8: 29352a 42229498i bk9: 29168a 42227661i bk10: 28952a 42217196i bk11: 28932a 42217901i bk12: 28492a 42232514i bk13: 28704a 42220529i bk14: 29788a 42212141i bk15: 30108a 42194112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500668
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41871901 n_act=50963 n_pre=50947 n_req=186842 n_rd=468768 n_write=230023 bw_util=0.03275
n_activity=1880096 dram_eff=0.7434
bk0: 30404a 42220371i bk1: 30268a 42204812i bk2: 29644a 42228855i bk3: 29564a 42215292i bk4: 29140a 42234800i bk5: 28996a 42226149i bk6: 29140a 42243227i bk7: 28948a 42236700i bk8: 29128a 42238706i bk9: 28884a 42228408i bk10: 28844a 42231886i bk11: 28936a 42225423i bk12: 28544a 42240263i bk13: 28436a 42231933i bk14: 29996a 42213341i bk15: 29896a 42207958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490186
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41873308 n_act=50734 n_pre=50718 n_req=186652 n_rd=467804 n_write=230038 bw_util=0.03271
n_activity=1877958 dram_eff=0.7432
bk0: 30296a 42212966i bk1: 30024a 42211273i bk2: 29376a 42223210i bk3: 29512a 42214198i bk4: 28996a 42237182i bk5: 28840a 42220804i bk6: 29068a 42241981i bk7: 28976a 42235468i bk8: 29104a 42231708i bk9: 29052a 42232384i bk10: 28856a 42223435i bk11: 28972a 42217368i bk12: 28552a 42233790i bk13: 28200a 42230190i bk14: 30060a 42208901i bk15: 29920a 42196153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.501575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41870902 n_act=50815 n_pre=50799 n_req=187290 n_rd=469192 n_write=230894 bw_util=0.03281
n_activity=1886690 dram_eff=0.7421
bk0: 30212a 42218055i bk1: 30384a 42204575i bk2: 29524a 42219793i bk3: 29544a 42210147i bk4: 28916a 42232251i bk5: 29152a 42221233i bk6: 29032a 42240751i bk7: 29040a 42234021i bk8: 29176a 42231223i bk9: 29204a 42223420i bk10: 29060a 42220323i bk11: 28764a 42220172i bk12: 28380a 42238913i bk13: 28656a 42225034i bk14: 30060a 42205176i bk15: 30088a 42197880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41870158 n_act=50945 n_pre=50929 n_req=187331 n_rd=469848 n_write=230722 bw_util=0.03283
n_activity=1886489 dram_eff=0.7427
bk0: 30352a 42213790i bk1: 30092a 42213202i bk2: 29808a 42222880i bk3: 29484a 42213501i bk4: 29108a 42238353i bk5: 29092a 42225834i bk6: 29244a 42237495i bk7: 29196a 42226324i bk8: 29292a 42226702i bk9: 29188a 42225187i bk10: 29012a 42224329i bk11: 28644a 42223324i bk12: 28640a 42235332i bk13: 28572a 42226955i bk14: 29956a 42207984i bk15: 30168a 42201632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41873401 n_act=50456 n_pre=50440 n_req=186759 n_rd=468608 n_write=229697 bw_util=0.03273
n_activity=1881712 dram_eff=0.7422
bk0: 30272a 42220535i bk1: 30368a 42203357i bk2: 29656a 42219586i bk3: 29432a 42213362i bk4: 29168a 42241006i bk5: 29008a 42225058i bk6: 28824a 42251287i bk7: 29132a 42233954i bk8: 29000a 42237327i bk9: 28904a 42233536i bk10: 28892a 42230479i bk11: 28908a 42215900i bk12: 28652a 42240668i bk13: 28428a 42232247i bk14: 30044a 42214519i bk15: 29920a 42205912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.487082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42672602 n_nop=41871769 n_act=50733 n_pre=50717 n_req=187112 n_rd=469152 n_write=230231 bw_util=0.03278
n_activity=1880779 dram_eff=0.7437
bk0: 30252a 42215918i bk1: 30020a 42214443i bk2: 29376a 42226782i bk3: 29672a 42203676i bk4: 28964a 42237241i bk5: 29244a 42221346i bk6: 29216a 42235005i bk7: 29200a 42227791i bk8: 29060a 42234143i bk9: 29280a 42218723i bk10: 28868a 42226647i bk11: 29068a 42203635i bk12: 28564a 42232372i bk13: 28680a 42221728i bk14: 29940a 42210242i bk15: 29748a 42204651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58632, Miss_rate = 0.294, Pending_hits = 87253, Reservation_fails = 147
L2_cache_bank[1]: Access = 199445, Miss = 58577, Miss_rate = 0.294, Pending_hits = 87240, Reservation_fails = 219
L2_cache_bank[2]: Access = 199390, Miss = 58700, Miss_rate = 0.294, Pending_hits = 87053, Reservation_fails = 200
L2_cache_bank[3]: Access = 199142, Miss = 58502, Miss_rate = 0.294, Pending_hits = 87080, Reservation_fails = 203
L2_cache_bank[4]: Access = 199464, Miss = 58699, Miss_rate = 0.294, Pending_hits = 87054, Reservation_fails = 171
L2_cache_bank[5]: Access = 199168, Miss = 58554, Miss_rate = 0.294, Pending_hits = 87031, Reservation_fails = 187
L2_cache_bank[6]: Access = 199364, Miss = 58597, Miss_rate = 0.294, Pending_hits = 87164, Reservation_fails = 196
L2_cache_bank[7]: Access = 199384, Miss = 58620, Miss_rate = 0.294, Pending_hits = 87127, Reservation_fails = 166
L2_cache_bank[8]: Access = 199366, Miss = 58649, Miss_rate = 0.294, Pending_hits = 87152, Reservation_fails = 217
L2_cache_bank[9]: Access = 199578, Miss = 58710, Miss_rate = 0.294, Pending_hits = 87141, Reservation_fails = 141
L2_cache_bank[10]: Access = 199466, Miss = 58710, Miss_rate = 0.294, Pending_hits = 87175, Reservation_fails = 188
L2_cache_bank[11]: Access = 198892, Miss = 58482, Miss_rate = 0.294, Pending_hits = 87036, Reservation_fails = 184
L2_cache_bank[12]: Access = 199244, Miss = 58577, Miss_rate = 0.294, Pending_hits = 87153, Reservation_fails = 201
L2_cache_bank[13]: Access = 198764, Miss = 58374, Miss_rate = 0.294, Pending_hits = 87060, Reservation_fails = 201
L2_cache_bank[14]: Access = 199344, Miss = 58590, Miss_rate = 0.294, Pending_hits = 87076, Reservation_fails = 237
L2_cache_bank[15]: Access = 199548, Miss = 58708, Miss_rate = 0.294, Pending_hits = 87136, Reservation_fails = 176
L2_cache_bank[16]: Access = 199834, Miss = 58853, Miss_rate = 0.295, Pending_hits = 87286, Reservation_fails = 158
L2_cache_bank[17]: Access = 199443, Miss = 58609, Miss_rate = 0.294, Pending_hits = 87231, Reservation_fails = 143
L2_cache_bank[18]: Access = 199413, Miss = 58627, Miss_rate = 0.294, Pending_hits = 87146, Reservation_fails = 152
L2_cache_bank[19]: Access = 199054, Miss = 58525, Miss_rate = 0.294, Pending_hits = 87184, Reservation_fails = 160
L2_cache_bank[20]: Access = 199203, Miss = 58560, Miss_rate = 0.294, Pending_hits = 87210, Reservation_fails = 166
L2_cache_bank[21]: Access = 199595, Miss = 58728, Miss_rate = 0.294, Pending_hits = 87192, Reservation_fails = 148
L2_total_cache_accesses = 4385681
L2_total_cache_misses = 1289583
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1917180
L2_total_cache_reservation_fails = 3961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 198789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1786138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3957
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182510
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=9425787
icnt_total_pkts_simt_to_mem=6702128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27307
	minimum = 6
	maximum = 53
Network latency average = 8.03532
	minimum = 6
	maximum = 36
Slowest packet = 8261092
Flit latency average = 7.65952
	minimum = 6
	maximum = 35
Slowest flit = 15691106
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00258346
	minimum = 0.00222501 (at node 8)
	maximum = 0.00298422 (at node 46)
Accepted packet rate average = 0.00258346
	minimum = 0.00222501 (at node 8)
	maximum = 0.00298422 (at node 46)
Injected flit rate average = 0.00411453
	minimum = 0.0026117 (at node 8)
	maximum = 0.0060226 (at node 46)
Accepted flit rate average= 0.00411453
	minimum = 0.00339141 (at node 48)
	maximum = 0.00471447 (at node 15)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2316 (30 samples)
	minimum = 6 (30 samples)
	maximum = 84.6333 (30 samples)
Network latency average = 9.55959 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.7 (30 samples)
Flit latency average = 9.27673 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.1333 (30 samples)
Fragmentation average = 0.017522 (30 samples)
	minimum = 0 (30 samples)
	maximum = 21.9 (30 samples)
Injected packet rate average = 0.0456877 (30 samples)
	minimum = 0.0405855 (30 samples)
	maximum = 0.0520337 (30 samples)
Accepted packet rate average = 0.0456877 (30 samples)
	minimum = 0.0405855 (30 samples)
	maximum = 0.0520337 (30 samples)
Injected flit rate average = 0.089897 (30 samples)
	minimum = 0.0666167 (30 samples)
	maximum = 0.119249 (30 samples)
Accepted flit rate average = 0.089897 (30 samples)
	minimum = 0.0849185 (30 samples)
	maximum = 0.0940924 (30 samples)
Injected packet size average = 1.96764 (30 samples)
Accepted packet size average = 1.96764 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 35 min, 13 sec (20113 sec)
gpgpu_simulation_rate = 33141 (inst/sec)
gpgpu_simulation_rate = 1492 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54981
gpu_sim_insn = 23220192
gpu_ipc =     422.3312
gpu_tot_sim_cycle = 30287472
gpu_tot_sim_insn = 689802428
gpu_tot_ipc =      22.7752
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344674
gpu_stall_icnt2sh    = 206781
partiton_reqs_in_parallel = 1209504
partiton_reqs_in_parallel_total    = 505240880
partiton_level_parallism =      21.9986
partiton_level_parallism_total  =      16.7214
partiton_reqs_in_parallel_util = 1209504
partiton_reqs_in_parallel_util_total    = 505240880
gpu_sim_cycle_parition_util = 54981
gpu_tot_sim_cycle_parition_util    = 22980439
partiton_level_parallism_util =      21.9986
partiton_level_parallism_util_total  =      21.9857
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385681
L2_BW  =     423.5895 GB/Sec
L2_BW_total  =      14.4938 GB/Sec
gpu_total_sim_rate=33943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567353
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561054
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62080, 61087, 61540, 60667, 61757, 60854, 61960, 59747, 61368, 60148, 60652, 59444, 61180, 59252, 60629, 59487, 59688, 58945, 59620, 58296, 59860, 58129, 59102, 58098, 59209, 58134, 59559, 57778, 58754, 58334, 58572, 57677, 
gpgpu_n_tot_thrd_icount = 1507233888
gpgpu_n_tot_w_icount = 47101059
gpgpu_n_stall_shd_mem = 444643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313582
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568428
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3176094	W0_Idle:825331328	W0_Scoreboard:419975732	W1:1846019	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 499 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 30287471 
mrq_lat_table:725074 	42466 	61112 	112870 	229970 	309039 	387676 	202647 	107149 	17802 	1872 	148 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2624184 	1797771 	175328 	12858 	1230 	109 	2546 	4115 	7865 	4882 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	3995724 	355391 	22815 	5276 	172381 	42250 	16109 	489 	0 	1095 	102 	2548 	4747 	7664 	4449 	278 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2338043 	931927 	43589 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131341 	199260 	
mf_lat_pw_table:528125 	0 	0 	0 	0 	0 	0 	3225 	593 	142 	39 	94 	88 	163 	195 	200 	103 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:   1191353    608587    876032    629982    742919   1083006   1083654   1117848    845309    845285   1118999   1118985    654010   1291592   1271348   1271323 
dram[1]:    698903    698648    633327    876163   1083006   1082993   1083629    701358    845292   1090406   1118990   1119004   1115217   1249911   1271359   1249883 
dram[2]:    665982    637410    629891    876018    720466   1083182   1083641   1083668    886736    886730    881963    875541   1291623   1291598   1271326   1182007 
dram[3]:    698830    698574    759406    876123   1083064   1113898   1083637    871939    845299    886730   1118990    718627   1291599    845664   1083744   1157584 
dram[4]:    846941    728963    728133    728099   1113953   1114097   1041833   1111271    886748    865490   1118991   1090713   1114829   1291642   1271370   1083955 
dram[5]:    979030    698426    728444    876155   1114133    729428    881623   1083652    845271    886714   1118994   1118727    638205   1291582   1136808   1271369 
dram[6]:    698354    642227    780536    876056   1083063   1083065   1083659    743661    845274    821876    875595    875614   1291589   1291576   1083949   1249868 
dram[7]:    698196    977643    876109    875613   1083121   1114043   1083570   1083650    743092    845277   1118996    946401   1249505   1291576   1083669   1271380 
dram[8]:   1126588    698949    876161    875804   1083012   1148356   1083674   1083658    886730    887268   1118996    875593   1114737   1114893   1249868    841894 
dram[9]:    637233    698208    780857    728193    743051    700753   1083666   1083655    845328    818129   1043529   1118997   1291563   1249861   1271362   1249883 
dram[10]:    698981    639128    876089    629955   1083091   1113971   1083662   1083655    643837    888058    970931   1028480   1291567   1291562   1271335   1084201 
average row accesses per activate:
dram[0]:  3.951053  4.020472  3.714751  3.685489  3.752288  3.927838  3.930099  4.000324  3.668139  3.852413  3.579173  3.734011  3.820984  4.008281  3.640495  3.644043 
dram[1]:  3.879144  4.051298  3.641055  3.774474  3.723660  3.857547  4.025238  4.050164  3.660808  3.837805  3.661860  3.740451  3.823198  3.878633  3.548690  3.708732 
dram[2]:  3.782749  3.981355  3.625324  3.672126  3.788940  3.857278  3.895151  4.054768  3.634004  3.809041  3.609339  3.713349  3.819483  3.865865  3.559689  3.761609 
dram[3]:  4.084870  3.946724  3.616276  3.784848  3.850157  3.896901  3.937340  4.145566  3.754375  3.780635  3.706356  3.793535  3.735482  3.852552  3.591939  3.645253 
dram[4]:  3.875950  4.055924  3.595818  3.717780  3.707595  3.864746  3.915900  3.900537  3.598283  3.863608  3.686060  3.705567  3.757856  3.834008  3.595198  3.579432 
dram[5]:  3.890493  3.850342  3.628331  3.655604  3.687313  3.852459  3.869852  4.080892  3.715692  3.722456  3.673687  3.700717  3.756308  3.864487  3.536619  3.672145 
dram[6]:  3.840882  3.973978  3.570243  3.643418  3.801368  3.871795  3.948751  4.117944  3.582421  3.778217  3.583646  3.720826  3.766697  3.857234  3.635797  3.640251 
dram[7]:  3.814672  3.864382  3.532017  3.675660  3.807645  3.882778  3.969275  4.084249  3.623327  3.745139  3.632464  3.762021  3.851030  3.885859  3.587514  3.667713 
dram[8]:  3.812924  3.948923  3.562676  3.761647  3.821606  3.844083  3.912658  3.975555  3.619433  3.664804  3.609212  3.790382  3.798639  3.886768  3.566164  3.665810 
dram[9]:  3.881468  3.937233  3.554394  3.712845  3.751528  3.921945  4.004608  3.992540  3.698186  3.775168  3.627852  3.739982  3.795031  3.970915  3.612885  3.655113 
dram[10]:  3.863623  4.071406  3.623117  3.626724  3.840652  3.956647  3.878110  4.042511  3.584824  3.741426  3.699910  3.622685  3.813649  3.887939  3.603944  3.731435 
average row locality = 2197826/581793 = 3.777677
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7927      8011      7806      7849      7686      7646      7693      7707      7697      7669      7705      7671      7586      7452      7820      7851 
dram[1]:      7980      7931      7792      7798      7720      7653      7680      7693      7701      7684      7634      7625      7534      7497      7938      7901 
dram[2]:      7956      7944      7800      7811      7704      7671      7727      7670      7693      7662      7632      7659      7575      7539      7898      7870 
dram[3]:      7963      8001      7784      7775      7654      7680      7689      7654      7696      7714      7608      7623      7584      7536      7906      7926 
dram[4]:      7930      7977      7803      7757      7708      7713      7720      7691      7744      7698      7644      7635      7519      7573      7869      7947 
dram[5]:      8026      7991      7826      7807      7694      7657      7697      7648      7692      7625      7617      7639      7534      7506      7918      7893 
dram[6]:      7998      7927      7759      7793      7652      7621      7681      7655      7685      7667      7614      7649      7535      7446      7938      7891 
dram[7]:      7974      8022      7797      7803      7636      7696      7667      7669      7698      7708      7667      7586      7497      7556      7935      7942 
dram[8]:      8013      7946      7864      7788      7688      7681      7719      7706      7728      7702      7659      7563      7559      7543      7906      7959 
dram[9]:      7995      8013      7829      7775      7698      7661      7614      7692      7653      7634      7622      7632      7560      7503      7926      7903 
dram[10]:      7985      7933      7761      7838      7651      7717      7710      7710      7674      7726      7616      7667      7541      7570      7907      7859 
total reads: 1361802
bank skew: 8026/7446 = 1.08
chip skew: 124024/123511 = 1.00
number of total write accesses:
dram[0]:      4827      4951      4735      4748      4614      4601      4620      4634      4760      4782      4840      4823      4687      4649      4838      4874 
dram[1]:      4891      4863      4766      4771      4650      4614      4601      4660      4797      4762      4809      4812      4662      4647      4926      4883 
dram[2]:      4894      4868      4769      4744      4629      4599      4644      4620      4768      4725      4813      4803      4697      4681      4924      4848 
dram[3]:      4888      4889      4703      4715      4628      4642      4627      4592      4746      4781      4812      4816      4702      4692      4928      4898 
dram[4]:      4818      4860      4750      4705      4642      4631      4619      4662      4832      4766      4837      4812      4679      4738      4858      4896 
dram[5]:      4906      4950      4699      4750      4629      4563      4613      4611      4763      4741      4767      4751      4674      4671      4927      4842 
dram[6]:      4892      4901      4719      4744      4577      4610      4647      4600      4746      4752      4789      4786      4703      4631      4900      4879 
dram[7]:      4870      4943      4724      4731      4617      4659      4606      4596      4759      4812      4865      4776      4653      4700      4937      4906 
dram[8]:      4909      4888      4755      4727      4587      4597      4645      4654      4788      4762      4800      4733      4722      4677      4868      4875 
dram[9]:      4907      4909      4750      4741      4577      4599      4552      4617      4784      4741      4778      4781      4660      4648      4860      4857 
dram[10]:      4877      4896      4746      4783      4593      4604      4603      4652      4751      4819      4775      4853      4697      4712      4887      4854 
total reads: 836024
bank skew: 4951/4552 = 1.09
chip skew: 76154/75761 = 1.01
average mf latency per bank:
dram[0]:       1084      1111       965      1003      1188      1159      1054      1146       987      1021      1046       985      1089       930       996       956
dram[1]:       1167      1111       942      1030      1182      1143      1135      1143       924       948      1168      1020      1097      1088      1010       979
dram[2]:       1132      1065       950      1061      1195      1221      1129      1122       993      1057      1050      1074      1121      1093       972       999
dram[3]:       1157      1173       968      1019      1135      1230      1065      1118       993       990      1057      1090      1088       991       984      1015
dram[4]:       1019      1039       951       983      1176      1236      1100      1051       941       957      1063      1067      1000      1096       960       941
dram[5]:       1096      1083       879      1000      1178      1198      1066      1119       948       935      1063      1036      1019      1015       994      1000
dram[6]:       1065      1054       980      1057      1287      1109      1151      1188       946       959      1075      1100      1040       961       901       992
dram[7]:       1303      1124       954      1018      1087      1154      1189      1129       955       934       962      1008      1015      1058       916      1013
dram[8]:       1102      1032      1050      1044      1179      1221      1072      1134      1015       928      1016      1026      1148      1068       906       991
dram[9]:       1025      1130       952       916      1291      1199      1085      1068       974       904      1002      1042      1072      1055      1020       980
dram[10]:       1165       982       883       958      1118      1210      1104      1096       884       954      1074      1030      1003      1094      1005       917
maximum mf latency per bank:
dram[0]:     127177    127184    125810    125528    247678    247651    247680    247633    125823    125792    124032    124017    173607    127111    125803    123934
dram[1]:     127158    127202    125806    125797    247658    247650    247618    247591    125815    125816    124031    125784    127103    127120    123937    123943
dram[2]:     127171    255431    125807    125525    247672    247652    247626    247677    125788    125821    164726    125810    127174    127187    123822    123846
dram[3]:     127194    127167    125809    125570    247681    247680    247587    247607    125804    125820    125799    125792    127175    127163    123904    173374
dram[4]:     164725    127173    125802    127253    247683    247711    247602    247612    125795    125812    125798    126754    127151    127166    124046    124058
dram[5]:     127192    127188    125520    125799    247698    247671    247600    247592    125811    125803    125834    123955    127140    127157    125770    125771
dram[6]:     127193    127220    127280    125803    247686    247674    247577    247600    123713    125821    125800    123962    127155    127132    125800    123969
dram[7]:     127188    127197    125506    125799    247652    247702    247625    247587    125780    125779    142115    123968    164726    127158    124005    124009
dram[8]:     142358    127203    125527    179951    247671    247695    247610    247660    182772    125805    125793    125823    127144    127151    125848    123892
dram[9]:     127192    127179    125520    125505    262484    247689    247650    247656    125804    125811    125798    125772    127123    127149    124026    125798
dram[10]:     127188    142402    142116    125783    247676    247632    247636    247628    125804    125796    124004    168525    127133    127116    125822    123799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41925785 n_act=52539 n_pre=52523 n_req=199759 n_rd=495104 n_write=248741 bw_util=0.03478
n_activity=1979399 dram_eff=0.7516
bk0: 31708a 42285615i bk1: 32044a 42265666i bk2: 31224a 42296438i bk3: 31396a 42271038i bk4: 30744a 42294106i bk5: 30584a 42280093i bk6: 30772a 42305515i bk7: 30828a 42291194i bk8: 30788a 42296220i bk9: 30676a 42281151i bk10: 30820a 42285094i bk11: 30684a 42273986i bk12: 30344a 42302077i bk13: 29808a 42298124i bk14: 31280a 42276687i bk15: 31404a 42262613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.565312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41925604 n_act=52631 n_pre=52615 n_req=199875 n_rd=495044 n_write=248798 bw_util=0.03478
n_activity=1980960 dram_eff=0.751
bk0: 31920a 42278381i bk1: 31724a 42272233i bk2: 31168a 42281087i bk3: 31192a 42277577i bk4: 30880a 42288807i bk5: 30612a 42276852i bk6: 30720a 42302427i bk7: 30772a 42288851i bk8: 30804a 42291982i bk9: 30736a 42277963i bk10: 30536a 42286781i bk11: 30500a 42278721i bk12: 30136a 42302313i bk13: 29988a 42288806i bk14: 31752a 42264859i bk15: 31604a 42257037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41924759 n_act=52986 n_pre=52970 n_req=199837 n_rd=495244 n_write=248733 bw_util=0.03479
n_activity=1982285 dram_eff=0.7506
bk0: 31824a 42275374i bk1: 31776a 42269976i bk2: 31200a 42284527i bk3: 31244a 42269608i bk4: 30816a 42292452i bk5: 30684a 42276952i bk6: 30908a 42299662i bk7: 30680a 42290946i bk8: 30772a 42287043i bk9: 30648a 42286398i bk10: 30528a 42284969i bk11: 30636a 42281268i bk12: 30300a 42302348i bk13: 30156a 42288425i bk14: 31592a 42265878i bk15: 31480a 42262905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41926057 n_act=52402 n_pre=52386 n_req=199852 n_rd=495172 n_write=248675 bw_util=0.03478
n_activity=1981270 dram_eff=0.7509
bk0: 31852a 42285041i bk1: 32004a 42267914i bk2: 31136a 42285414i bk3: 31100a 42275509i bk4: 30616a 42290738i bk5: 30720a 42272803i bk6: 30756a 42298129i bk7: 30616a 42294695i bk8: 30784a 42301147i bk9: 30856a 42283679i bk10: 30432a 42289553i bk11: 30492a 42278512i bk12: 30336a 42294765i bk13: 30144a 42287200i bk14: 31624a 42263614i bk15: 31704a 42251454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41923823 n_act=53191 n_pre=53175 n_req=200033 n_rd=495712 n_write=248791 bw_util=0.03481
n_activity=1984635 dram_eff=0.7503
bk0: 31720a 42285479i bk1: 31908a 42278728i bk2: 31212a 42284819i bk3: 31028a 42277550i bk4: 30832a 42289678i bk5: 30852a 42273291i bk6: 30880a 42300621i bk7: 30764a 42283013i bk8: 30976a 42288003i bk9: 30792a 42284824i bk10: 30576a 42281418i bk11: 30540a 42279297i bk12: 30076a 42296049i bk13: 30292a 42282403i bk14: 31476a 42272735i bk15: 31788a 42253789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41924831 n_act=53165 n_pre=53149 n_req=199627 n_rd=495080 n_write=248467 bw_util=0.03477
n_activity=1981381 dram_eff=0.7505
bk0: 32104a 42282375i bk1: 31964a 42263124i bk2: 31304a 42291794i bk3: 31228a 42275453i bk4: 30776a 42293793i bk5: 30628a 42282599i bk6: 30788a 42304900i bk7: 30592a 42295899i bk8: 30768a 42299191i bk9: 30500a 42286407i bk10: 30468a 42296240i bk11: 30556a 42287108i bk12: 30136a 42304021i bk13: 30024a 42294139i bk14: 31672a 42272438i bk15: 31572a 42265634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.553394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41926475 n_act=52973 n_pre=52957 n_req=199387 n_rd=494044 n_write=248243 bw_util=0.03471
n_activity=1979244 dram_eff=0.7501
bk0: 31992a 42275394i bk1: 31708a 42272786i bk2: 31036a 42289326i bk3: 31172a 42276253i bk4: 30608a 42298504i bk5: 30484a 42277533i bk6: 30724a 42304136i bk7: 30620a 42295191i bk8: 30740a 42292785i bk9: 30668a 42289968i bk10: 30456a 42286415i bk11: 30596a 42279626i bk12: 30140a 42296981i bk13: 29784a 42293797i bk14: 31752a 42270743i bk15: 31564a 42255520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.560013
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41923996 n_act=53089 n_pre=53073 n_req=200007 n_rd=495412 n_write=249122 bw_util=0.03481
n_activity=1988044 dram_eff=0.749
bk0: 31896a 42281714i bk1: 32088a 42266678i bk2: 31188a 42284061i bk3: 31212a 42272087i bk4: 30544a 42293624i bk5: 30784a 42279691i bk6: 30668a 42303147i bk7: 30676a 42293663i bk8: 30792a 42290019i bk9: 30832a 42280394i bk10: 30668a 42284020i bk11: 30344a 42284201i bk12: 29988a 42303833i bk13: 30224a 42289596i bk14: 31740a 42265446i bk15: 31768a 42257742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41923385 n_act=53198 n_pre=53182 n_req=200011 n_rd=496096 n_write=248831 bw_util=0.03483
n_activity=1987768 dram_eff=0.7495
bk0: 32052a 42276014i bk1: 31784a 42273966i bk2: 31456a 42287239i bk3: 31152a 42276063i bk4: 30752a 42299121i bk5: 30724a 42284776i bk6: 30876a 42299668i bk7: 30824a 42286082i bk8: 30912a 42288389i bk9: 30808a 42283737i bk10: 30636a 42287815i bk11: 30252a 42287040i bk12: 30236a 42300926i bk13: 30172a 42292209i bk14: 31624a 42268106i bk15: 31836a 42260924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.554885
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41926469 n_act=52723 n_pre=52707 n_req=199471 n_rd=494840 n_write=247953 bw_util=0.03473
n_activity=1983042 dram_eff=0.7491
bk0: 31980a 42283305i bk1: 32052a 42263977i bk2: 31316a 42282291i bk3: 31100a 42275161i bk4: 30792a 42302229i bk5: 30644a 42284154i bk6: 30456a 42312175i bk7: 30768a 42292344i bk8: 30612a 42298050i bk9: 30536a 42291302i bk10: 30488a 42295100i bk11: 30528a 42278247i bk12: 30240a 42306372i bk13: 30012a 42295461i bk14: 31704a 42274519i bk15: 31612a 42264071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.545663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42774692 n_nop=41924686 n_act=52896 n_pre=52880 n_req=199967 n_rd=495460 n_write=248770 bw_util=0.0348
n_activity=1982131 dram_eff=0.7509
bk0: 31940a 42277659i bk1: 31732a 42273195i bk2: 31044a 42289005i bk3: 31352a 42265204i bk4: 30604a 42297908i bk5: 30868a 42280097i bk6: 30840a 42296311i bk7: 30840a 42285877i bk8: 30696a 42294255i bk9: 30904a 42276506i bk10: 30464a 42290186i bk11: 30668a 42264046i bk12: 30164a 42298352i bk13: 30280a 42283502i bk14: 31628a 42271087i bk15: 31436a 42260978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61920, Miss_rate = 0.294, Pending_hits = 90808, Reservation_fails = 157
L2_cache_bank[1]: Access = 210636, Miss = 61856, Miss_rate = 0.294, Pending_hits = 90876, Reservation_fails = 228
L2_cache_bank[2]: Access = 210588, Miss = 61979, Miss_rate = 0.294, Pending_hits = 90681, Reservation_fails = 219
L2_cache_bank[3]: Access = 210325, Miss = 61782, Miss_rate = 0.294, Pending_hits = 90733, Reservation_fails = 217
L2_cache_bank[4]: Access = 210626, Miss = 61985, Miss_rate = 0.294, Pending_hits = 90676, Reservation_fails = 186
L2_cache_bank[5]: Access = 210387, Miss = 61826, Miss_rate = 0.294, Pending_hits = 90683, Reservation_fails = 200
L2_cache_bank[6]: Access = 210540, Miss = 61884, Miss_rate = 0.294, Pending_hits = 90777, Reservation_fails = 205
L2_cache_bank[7]: Access = 210545, Miss = 61909, Miss_rate = 0.294, Pending_hits = 90780, Reservation_fails = 175
L2_cache_bank[8]: Access = 210563, Miss = 61937, Miss_rate = 0.294, Pending_hits = 90791, Reservation_fails = 228
L2_cache_bank[9]: Access = 210739, Miss = 61991, Miss_rate = 0.294, Pending_hits = 90790, Reservation_fails = 152
L2_cache_bank[10]: Access = 210611, Miss = 62004, Miss_rate = 0.294, Pending_hits = 90811, Reservation_fails = 210
L2_cache_bank[11]: Access = 210046, Miss = 61766, Miss_rate = 0.294, Pending_hits = 90642, Reservation_fails = 201
L2_cache_bank[12]: Access = 210391, Miss = 61862, Miss_rate = 0.294, Pending_hits = 90781, Reservation_fails = 215
L2_cache_bank[13]: Access = 209951, Miss = 61649, Miss_rate = 0.294, Pending_hits = 90691, Reservation_fails = 223
L2_cache_bank[14]: Access = 210529, Miss = 61871, Miss_rate = 0.294, Pending_hits = 90691, Reservation_fails = 252
L2_cache_bank[15]: Access = 210685, Miss = 61982, Miss_rate = 0.294, Pending_hits = 90766, Reservation_fails = 190
L2_cache_bank[16]: Access = 210979, Miss = 62136, Miss_rate = 0.295, Pending_hits = 90911, Reservation_fails = 170
L2_cache_bank[17]: Access = 210553, Miss = 61888, Miss_rate = 0.294, Pending_hits = 90835, Reservation_fails = 154
L2_cache_bank[18]: Access = 210526, Miss = 61897, Miss_rate = 0.294, Pending_hits = 90742, Reservation_fails = 168
L2_cache_bank[19]: Access = 210258, Miss = 61813, Miss_rate = 0.294, Pending_hits = 90824, Reservation_fails = 174
L2_cache_bank[20]: Access = 210362, Miss = 61845, Miss_rate = 0.294, Pending_hits = 90842, Reservation_fails = 176
L2_cache_bank[21]: Access = 210870, Miss = 62020, Miss_rate = 0.294, Pending_hits = 90870, Reservation_fails = 161
L2_total_cache_accesses = 4631391
L2_total_cache_misses = 1361802
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1997001
L2_total_cache_reservation_fails = 4261
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1850358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4253
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313582
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=9933641
icnt_total_pkts_simt_to_mem=7130873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.69746
	minimum = 6
	maximum = 120
Network latency average = 9.21588
	minimum = 6
	maximum = 115
Slowest packet = 8933358
Flit latency average = 8.45753
	minimum = 6
	maximum = 113
Slowest flit = 16437178
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0893808
	minimum = 0.0788916 (at node 11)
	maximum = 0.102536 (at node 49)
Accepted packet rate average = 0.0893808
	minimum = 0.0788916 (at node 11)
	maximum = 0.102536 (at node 49)
Injected flit rate average = 0.170351
	minimum = 0.137867 (at node 11)
	maximum = 0.210902 (at node 49)
Accepted flit rate average= 0.170351
	minimum = 0.162521 (at node 11)
	maximum = 0.179427 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2144 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.7742 (31 samples)
Network latency average = 9.5485 (31 samples)
	minimum = 6 (31 samples)
	maximum = 77.9355 (31 samples)
Flit latency average = 9.2503 (31 samples)
	minimum = 6 (31 samples)
	maximum = 77.3226 (31 samples)
Fragmentation average = 0.0169568 (31 samples)
	minimum = 0 (31 samples)
	maximum = 21.1935 (31 samples)
Injected packet rate average = 0.0470972 (31 samples)
	minimum = 0.0418212 (31 samples)
	maximum = 0.0536628 (31 samples)
Accepted packet rate average = 0.0470972 (31 samples)
	minimum = 0.0418212 (31 samples)
	maximum = 0.0536628 (31 samples)
Injected flit rate average = 0.0924923 (31 samples)
	minimum = 0.0689151 (31 samples)
	maximum = 0.122205 (31 samples)
Accepted flit rate average = 0.0924923 (31 samples)
	minimum = 0.0874218 (31 samples)
	maximum = 0.0968451 (31 samples)
Injected packet size average = 1.96386 (31 samples)
Accepted packet size average = 1.96386 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 38 min, 42 sec (20322 sec)
gpgpu_simulation_rate = 33943 (inst/sec)
gpgpu_simulation_rate = 1490 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 125211 Tlb_hit: 116507 Tlb_miss: 8704 Tlb_hit_rate: 0.930485
Shader1: Tlb_access: 125316 Tlb_hit: 116585 Tlb_miss: 8731 Tlb_hit_rate: 0.930328
Shader2: Tlb_access: 124976 Tlb_hit: 116383 Tlb_miss: 8593 Tlb_hit_rate: 0.931243
Shader3: Tlb_access: 124277 Tlb_hit: 115735 Tlb_miss: 8542 Tlb_hit_rate: 0.931266
Shader4: Tlb_access: 125158 Tlb_hit: 116614 Tlb_miss: 8544 Tlb_hit_rate: 0.931734
Shader5: Tlb_access: 124913 Tlb_hit: 116274 Tlb_miss: 8639 Tlb_hit_rate: 0.930840
Shader6: Tlb_access: 124780 Tlb_hit: 116228 Tlb_miss: 8552 Tlb_hit_rate: 0.931463
Shader7: Tlb_access: 124946 Tlb_hit: 116332 Tlb_miss: 8614 Tlb_hit_rate: 0.931058
Shader8: Tlb_access: 124883 Tlb_hit: 116368 Tlb_miss: 8515 Tlb_hit_rate: 0.931816
Shader9: Tlb_access: 124711 Tlb_hit: 116136 Tlb_miss: 8575 Tlb_hit_rate: 0.931241
Shader10: Tlb_access: 125230 Tlb_hit: 116572 Tlb_miss: 8658 Tlb_hit_rate: 0.930863
Shader11: Tlb_access: 124731 Tlb_hit: 116192 Tlb_miss: 8539 Tlb_hit_rate: 0.931541
Shader12: Tlb_access: 125289 Tlb_hit: 116673 Tlb_miss: 8616 Tlb_hit_rate: 0.931231
Shader13: Tlb_access: 125223 Tlb_hit: 116613 Tlb_miss: 8610 Tlb_hit_rate: 0.931243
Shader14: Tlb_access: 124752 Tlb_hit: 116178 Tlb_miss: 8574 Tlb_hit_rate: 0.931272
Shader15: Tlb_access: 124831 Tlb_hit: 116292 Tlb_miss: 8539 Tlb_hit_rate: 0.931596
Shader16: Tlb_access: 124820 Tlb_hit: 116173 Tlb_miss: 8647 Tlb_hit_rate: 0.930724
Shader17: Tlb_access: 125313 Tlb_hit: 116569 Tlb_miss: 8744 Tlb_hit_rate: 0.930223
Shader18: Tlb_access: 124697 Tlb_hit: 116249 Tlb_miss: 8448 Tlb_hit_rate: 0.932252
Shader19: Tlb_access: 124469 Tlb_hit: 115861 Tlb_miss: 8608 Tlb_hit_rate: 0.930842
Shader20: Tlb_access: 125268 Tlb_hit: 116532 Tlb_miss: 8736 Tlb_hit_rate: 0.930261
Shader21: Tlb_access: 124874 Tlb_hit: 116239 Tlb_miss: 8635 Tlb_hit_rate: 0.930850
Shader22: Tlb_access: 125309 Tlb_hit: 116565 Tlb_miss: 8744 Tlb_hit_rate: 0.930220
Shader23: Tlb_access: 125006 Tlb_hit: 116421 Tlb_miss: 8585 Tlb_hit_rate: 0.931323
Shader24: Tlb_access: 124778 Tlb_hit: 116181 Tlb_miss: 8597 Tlb_hit_rate: 0.931102
Shader25: Tlb_access: 125289 Tlb_hit: 116582 Tlb_miss: 8707 Tlb_hit_rate: 0.930505
Shader26: Tlb_access: 124746 Tlb_hit: 116233 Tlb_miss: 8513 Tlb_hit_rate: 0.931757
Shader27: Tlb_access: 125012 Tlb_hit: 116337 Tlb_miss: 8675 Tlb_hit_rate: 0.930607
Tlb_tot_access: 3498808 Tlb_tot_hit: 3257624, Tlb_tot_miss: 241184, Tlb_tot_hit_rate: 0.931067
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4698 Tlb_invalidate: 3576 Tlb_evict: 0 Tlb_page_evict: 3576
Shader1: Tlb_validate: 4751 Tlb_invalidate: 3580 Tlb_evict: 0 Tlb_page_evict: 3580
Shader2: Tlb_validate: 4664 Tlb_invalidate: 3528 Tlb_evict: 0 Tlb_page_evict: 3528
Shader3: Tlb_validate: 4556 Tlb_invalidate: 3454 Tlb_evict: 0 Tlb_page_evict: 3454
Shader4: Tlb_validate: 4681 Tlb_invalidate: 3546 Tlb_evict: 0 Tlb_page_evict: 3546
Shader5: Tlb_validate: 4650 Tlb_invalidate: 3502 Tlb_evict: 0 Tlb_page_evict: 3502
Shader6: Tlb_validate: 4649 Tlb_invalidate: 3516 Tlb_evict: 0 Tlb_page_evict: 3516
Shader7: Tlb_validate: 4700 Tlb_invalidate: 3532 Tlb_evict: 0 Tlb_page_evict: 3532
Shader8: Tlb_validate: 4649 Tlb_invalidate: 3554 Tlb_evict: 0 Tlb_page_evict: 3554
Shader9: Tlb_validate: 4651 Tlb_invalidate: 3538 Tlb_evict: 0 Tlb_page_evict: 3538
Shader10: Tlb_validate: 4674 Tlb_invalidate: 3576 Tlb_evict: 0 Tlb_page_evict: 3576
Shader11: Tlb_validate: 4630 Tlb_invalidate: 3492 Tlb_evict: 0 Tlb_page_evict: 3492
Shader12: Tlb_validate: 4710 Tlb_invalidate: 3546 Tlb_evict: 0 Tlb_page_evict: 3546
Shader13: Tlb_validate: 4699 Tlb_invalidate: 3554 Tlb_evict: 0 Tlb_page_evict: 3554
Shader14: Tlb_validate: 4635 Tlb_invalidate: 3500 Tlb_evict: 0 Tlb_page_evict: 3500
Shader15: Tlb_validate: 4620 Tlb_invalidate: 3506 Tlb_evict: 0 Tlb_page_evict: 3506
Shader16: Tlb_validate: 4639 Tlb_invalidate: 3494 Tlb_evict: 0 Tlb_page_evict: 3494
Shader17: Tlb_validate: 4748 Tlb_invalidate: 3610 Tlb_evict: 0 Tlb_page_evict: 3610
Shader18: Tlb_validate: 4592 Tlb_invalidate: 3470 Tlb_evict: 0 Tlb_page_evict: 3470
Shader19: Tlb_validate: 4550 Tlb_invalidate: 3442 Tlb_evict: 0 Tlb_page_evict: 3442
Shader20: Tlb_validate: 4743 Tlb_invalidate: 3594 Tlb_evict: 0 Tlb_page_evict: 3594
Shader21: Tlb_validate: 4678 Tlb_invalidate: 3516 Tlb_evict: 0 Tlb_page_evict: 3516
Shader22: Tlb_validate: 4748 Tlb_invalidate: 3580 Tlb_evict: 0 Tlb_page_evict: 3580
Shader23: Tlb_validate: 4667 Tlb_invalidate: 3514 Tlb_evict: 0 Tlb_page_evict: 3514
Shader24: Tlb_validate: 4666 Tlb_invalidate: 3500 Tlb_evict: 0 Tlb_page_evict: 3500
Shader25: Tlb_validate: 4685 Tlb_invalidate: 3556 Tlb_evict: 0 Tlb_page_evict: 3556
Shader26: Tlb_validate: 4640 Tlb_invalidate: 3516 Tlb_evict: 0 Tlb_page_evict: 3516
Shader27: Tlb_validate: 4654 Tlb_invalidate: 3524 Tlb_evict: 0 Tlb_page_evict: 3524
Tlb_tot_valiate: 130627 Tlb_invalidate: 98816, Tlb_tot_evict: 0, Tlb_tot_evict page: 98816
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787461 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787593 Trashed: 2 | Page: 787601 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787891 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787925 Trashed: 2 | Page: 787949 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788166 Trashed: 2 | Page: 788180 Trashed: 1 | Page: 788197 Trashed: 2 | Page: 788199 Trashed: 1 | Page: 788202 Trashed: 2 | Page: 788206 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788276 Trashed: 2 | Page: 788281 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788347 Trashed: 2 | Page: 788353 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788467 Trashed: 2 | Page: 788513 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788532 Trashed: 2 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788623 Trashed: 3 | Page: 788629 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788670 Trashed: 2 | Page: 788671 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788740 Trashed: 2 | Page: 788745 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788811 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788951 Trashed: 2 | Page: 788982 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789086 Trashed: 2 | Page: 789120 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789399 Trashed: 1 | Page: 789407 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789420 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789459 Trashed: 2 | Page: 789465 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789555 Trashed: 1 | Page: 789602 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789641 Trashed: 2 | Page: 789649 Trashed: 1 | Page: 789685 Trashed: 1 | Page: 789692 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789744 Trashed: 1 | Page: 789751 Trashed: 1 | Page: 789752 Trashed: 1 | Page: 789757 Trashed: 1 | Page: 789855 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 789939 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789973 Trashed: 2 | Page: 789997 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790175 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790214 Trashed: 2 | Page: 790228 Trashed: 1 | Page: 790245 Trashed: 2 | Page: 790247 Trashed: 1 | Page: 790250 Trashed: 2 | Page: 790254 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790324 Trashed: 2 | Page: 790329 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790355 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790395 Trashed: 2 | Page: 790401 Trashed: 1 | Page: 790405 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790498 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790515 Trashed: 2 | Page: 790561 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790580 Trashed: 2 | Page: 790583 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790671 Trashed: 3 | Page: 790677 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790718 Trashed: 2 | Page: 790719 Trashed: 1 | Page: 790752 Trashed: 1 | Page: 790760 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790788 Trashed: 2 | Page: 790793 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790859 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 790999 Trashed: 2 | Page: 791030 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791134 Trashed: 2 | Page: 791168 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791447 Trashed: 1 | Page: 791455 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791468 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791507 Trashed: 2 | Page: 791513 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791546 Trashed: 1 | Total 306
Shader1: Page: 787459 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788250 Trashed: 2 | Page: 788259 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788495 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 2 | Page: 788563 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788721 Trashed: 2 | Page: 788722 Trashed: 1 | Page: 788734 Trashed: 2 | Page: 788737 Trashed: 1 | Page: 788747 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788822 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788877 Trashed: 2 | Page: 788880 Trashed: 1 | Page: 788890 Trashed: 1 | Page: 788891 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788912 Trashed: 2 | Page: 788918 Trashed: 1 | Page: 788925 Trashed: 2 | Page: 788948 Trashed: 1 | Page: 788949 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789068 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789183 Trashed: 1 | Page: 789195 Trashed: 2 | Page: 789204 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789265 Trashed: 2 | Page: 789267 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789309 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789355 Trashed: 2 | Page: 789360 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789416 Trashed: 2 | Page: 789421 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789545 Trashed: 1 | Page: 789563 Trashed: 1 | Page: 789577 Trashed: 1 | Page: 789587 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789661 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789701 Trashed: 1 | Page: 789719 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789793 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789821 Trashed: 1 | Page: 789823 Trashed: 1 | Page: 789841 Trashed: 1 | Page: 789852 Trashed: 1 | Page: 789873 Trashed: 1 | Page: 789893 Trashed: 1 | Page: 789905 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 789923 Trashed: 1 | Page: 789943 Trashed: 1 | Page: 789946 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 790013 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790177 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790198 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790267 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790281 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790298 Trashed: 2 | Page: 790307 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790543 Trashed: 2 | Page: 790554 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790564 Trashed: 2 | Page: 790611 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790659 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790750 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790769 Trashed: 2 | Page: 790770 Trashed: 1 | Page: 790782 Trashed: 2 | Page: 790785 Trashed: 1 | Page: 790795 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790841 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790870 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790925 Trashed: 2 | Page: 790928 Trashed: 1 | Page: 790938 Trashed: 1 | Page: 790939 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790960 Trashed: 2 | Page: 790966 Trashed: 1 | Page: 790973 Trashed: 2 | Page: 790996 Trashed: 1 | Page: 790997 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791116 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791231 Trashed: 1 | Page: 791243 Trashed: 2 | Page: 791252 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791313 Trashed: 2 | Page: 791315 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791357 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791403 Trashed: 2 | Page: 791408 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791464 Trashed: 2 | Page: 791469 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791537 Trashed: 1 | Total 294
Shader2: Page: 787659 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788054 Trashed: 2 | Page: 788067 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788156 Trashed: 2 | Page: 788187 Trashed: 1 | Page: 788190 Trashed: 2 | Page: 788209 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788388 Trashed: 2 | Page: 788392 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788491 Trashed: 2 | Page: 788510 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788714 Trashed: 3 | Page: 788730 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788894 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788941 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789000 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789126 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789153 Trashed: 1 | Page: 789160 Trashed: 1 | Page: 789172 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789263 Trashed: 2 | Page: 789270 Trashed: 1 | Page: 789278 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789420 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789501 Trashed: 2 | Page: 789707 Trashed: 1 | Page: 789748 Trashed: 1 | Page: 789766 Trashed: 1 | Page: 789809 Trashed: 1 | Page: 789890 Trashed: 1 | Page: 789916 Trashed: 1 | Page: 789947 Trashed: 1 | Page: 790012 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790086 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790102 Trashed: 2 | Page: 790115 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790204 Trashed: 2 | Page: 790235 Trashed: 1 | Page: 790238 Trashed: 2 | Page: 790257 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790436 Trashed: 2 | Page: 790440 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790539 Trashed: 2 | Page: 790558 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790614 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790762 Trashed: 3 | Page: 790778 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790942 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790989 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791048 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791174 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791201 Trashed: 1 | Page: 791208 Trashed: 1 | Page: 791220 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791311 Trashed: 2 | Page: 791318 Trashed: 1 | Page: 791326 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791468 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791549 Trashed: 2 | Total 260
Shader3: Page: 787539 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788175 Trashed: 2 | Page: 788186 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788614 Trashed: 2 | Page: 788625 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788993 Trashed: 2 | Page: 789013 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789032 Trashed: 1 | Page: 789052 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789244 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789322 Trashed: 2 | Page: 789324 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789457 Trashed: 1 | Page: 789464 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789587 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789694 Trashed: 1 | Page: 789725 Trashed: 1 | Page: 789788 Trashed: 1 | Page: 789806 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789876 Trashed: 1 | Page: 789880 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790223 Trashed: 2 | Page: 790234 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790371 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790382 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790417 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790662 Trashed: 2 | Page: 790673 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790835 Trashed: 1 | Page: 790846 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790945 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790953 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791041 Trashed: 2 | Page: 791061 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791080 Trashed: 1 | Page: 791100 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791292 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791370 Trashed: 2 | Page: 791372 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791505 Trashed: 1 | Page: 791512 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791545 Trashed: 1 | Total 236
Shader4: Page: 787492 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788004 Trashed: 2 | Page: 788007 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788116 Trashed: 2 | Page: 788128 Trashed: 1 | Page: 788141 Trashed: 2 | Page: 788146 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788206 Trashed: 2 | Page: 788225 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788514 Trashed: 3 | Page: 788557 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788591 Trashed: 2 | Page: 788594 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788706 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788813 Trashed: 2 | Page: 788828 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789042 Trashed: 2 | Page: 789051 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789077 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789234 Trashed: 2 | Page: 789249 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789422 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 789540 Trashed: 1 | Page: 789555 Trashed: 1 | Page: 789585 Trashed: 1 | Page: 789631 Trashed: 1 | Page: 789666 Trashed: 1 | Page: 789677 Trashed: 1 | Page: 789729 Trashed: 1 | Page: 789770 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789848 Trashed: 1 | Page: 789900 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790052 Trashed: 2 | Page: 790055 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790118 Trashed: 1 | Page: 790121 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790155 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790164 Trashed: 2 | Page: 790176 Trashed: 1 | Page: 790189 Trashed: 2 | Page: 790194 Trashed: 1 | Page: 790206 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790254 Trashed: 2 | Page: 790273 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790291 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790355 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790396 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790562 Trashed: 3 | Page: 790605 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790639 Trashed: 2 | Page: 790642 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790686 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790713 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790754 Trashed: 2 | Page: 790759 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790861 Trashed: 2 | Page: 790876 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791090 Trashed: 2 | Page: 791099 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791125 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791282 Trashed: 2 | Page: 791297 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791470 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791534 Trashed: 1 | Total 266
Shader5: Page: 787485 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787603 Trashed: 2 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 788001 Trashed: 2 | Page: 788019 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788076 Trashed: 2 | Page: 788115 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788239 Trashed: 2 | Page: 788246 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788256 Trashed: 2 | Page: 788269 Trashed: 2 | Page: 788277 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788531 Trashed: 2 | Page: 788552 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789087 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789116 Trashed: 2 | Page: 789145 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789178 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789264 Trashed: 3 | Page: 789270 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789396 Trashed: 3 | Page: 789416 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789651 Trashed: 2 | Page: 789747 Trashed: 1 | Page: 789748 Trashed: 1 | Page: 789776 Trashed: 1 | Page: 789864 Trashed: 1 | Page: 789955 Trashed: 1 | Page: 789969 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790049 Trashed: 2 | Page: 790067 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790124 Trashed: 2 | Page: 790163 Trashed: 1 | Page: 790175 Trashed: 1 | Page: 790178 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790182 Trashed: 1 | Page: 790187 Trashed: 1 | Page: 790203 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790287 Trashed: 2 | Page: 790294 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790304 Trashed: 2 | Page: 790317 Trashed: 2 | Page: 790325 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790397 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790454 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790579 Trashed: 2 | Page: 790600 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790664 Trashed: 1 | Page: 790666 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790707 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791135 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791164 Trashed: 2 | Page: 791193 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791226 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791312 Trashed: 3 | Page: 791318 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791444 Trashed: 3 | Page: 791464 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791539 Trashed: 1 | Total 252
Shader6: Page: 787479 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787499 Trashed: 2 | Page: 787567 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788150 Trashed: 2 | Page: 788156 Trashed: 1 | Page: 788159 Trashed: 2 | Page: 788180 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788652 Trashed: 2 | Page: 788686 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788738 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789024 Trashed: 2 | Page: 789036 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789119 Trashed: 2 | Page: 789120 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789137 Trashed: 2 | Page: 789149 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789321 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789503 Trashed: 2 | Page: 789527 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789547 Trashed: 2 | Page: 789615 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789723 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789876 Trashed: 1 | Page: 789884 Trashed: 1 | Page: 789951 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790198 Trashed: 2 | Page: 790204 Trashed: 1 | Page: 790207 Trashed: 2 | Page: 790228 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790287 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790487 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790508 Trashed: 1 | Page: 790516 Trashed: 1 | Page: 790536 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790700 Trashed: 2 | Page: 790734 Trashed: 1 | Page: 790773 Trashed: 1 | Page: 790786 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790846 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791072 Trashed: 2 | Page: 791084 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791167 Trashed: 2 | Page: 791168 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791185 Trashed: 2 | Page: 791197 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791369 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791547 Trashed: 1 | Page: 791551 Trashed: 2 | Total 260
Shader7: Page: 787469 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788114 Trashed: 2 | Page: 788119 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788126 Trashed: 2 | Page: 788128 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788462 Trashed: 2 | Page: 788477 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788592 Trashed: 2 | Page: 788593 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788668 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788880 Trashed: 2 | Page: 788903 Trashed: 1 | Page: 788924 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789022 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789029 Trashed: 2 | Page: 789056 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789063 Trashed: 1 | Page: 789068 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789110 Trashed: 2 | Page: 789118 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789343 Trashed: 2 | Page: 789348 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789645 Trashed: 1 | Page: 789710 Trashed: 1 | Page: 789785 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789822 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789960 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790071 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790162 Trashed: 2 | Page: 790167 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790174 Trashed: 2 | Page: 790176 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790239 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790355 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790510 Trashed: 2 | Page: 790525 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790602 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790640 Trashed: 2 | Page: 790641 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790709 Trashed: 1 | Page: 790716 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790750 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790804 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790928 Trashed: 2 | Page: 790951 Trashed: 1 | Page: 790972 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791070 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791077 Trashed: 2 | Page: 791104 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791111 Trashed: 1 | Page: 791116 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791158 Trashed: 2 | Page: 791166 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791391 Trashed: 2 | Page: 791396 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791538 Trashed: 1 | Total 278
Shader8: Page: 787505 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788148 Trashed: 2 | Page: 788159 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788201 Trashed: 2 | Page: 788204 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788394 Trashed: 2 | Page: 788399 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 2 | Page: 788478 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788490 Trashed: 2 | Page: 788524 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788581 Trashed: 2 | Page: 788597 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788745 Trashed: 2 | Page: 788767 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788926 Trashed: 2 | Page: 788945 Trashed: 1 | Page: 788974 Trashed: 2 | Page: 788991 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789056 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789180 Trashed: 2 | Page: 789182 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789226 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789250 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789330 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789553 Trashed: 1 | Page: 789589 Trashed: 1 | Page: 789595 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789754 Trashed: 1 | Page: 789771 Trashed: 1 | Page: 789781 Trashed: 1 | Page: 789788 Trashed: 1 | Page: 789789 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789886 Trashed: 1 | Page: 789994 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790196 Trashed: 2 | Page: 790207 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790249 Trashed: 2 | Page: 790252 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790368 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790417 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790442 Trashed: 2 | Page: 790447 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790521 Trashed: 2 | Page: 790526 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790538 Trashed: 2 | Page: 790572 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790614 Trashed: 1 | Page: 790629 Trashed: 2 | Page: 790645 Trashed: 1 | Page: 790649 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790707 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790793 Trashed: 2 | Page: 790815 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790974 Trashed: 2 | Page: 790993 Trashed: 1 | Page: 791022 Trashed: 2 | Page: 791039 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791104 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791228 Trashed: 2 | Page: 791230 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791274 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791298 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791378 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791533 Trashed: 1 | Total 260
Shader9: Page: 787487 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787989 Trashed: 2 | Page: 787994 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788275 Trashed: 2 | Page: 788279 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788382 Trashed: 2 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788751 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788937 Trashed: 2 | Page: 788948 Trashed: 1 | Page: 788952 Trashed: 1 | Page: 788994 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789315 Trashed: 2 | Page: 789337 Trashed: 1 | Page: 789356 Trashed: 2 | Page: 789367 Trashed: 2 | Page: 789377 Trashed: 2 | Page: 789395 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789477 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789803 Trashed: 1 | Page: 789838 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789899 Trashed: 1 | Page: 789945 Trashed: 1 | Page: 789958 Trashed: 1 | Page: 790007 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790037 Trashed: 2 | Page: 790042 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790160 Trashed: 1 | Page: 790190 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790303 Trashed: 1 | Page: 790323 Trashed: 2 | Page: 790327 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790370 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790430 Trashed: 2 | Page: 790433 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790461 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790482 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790541 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790642 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790688 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790799 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790858 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790985 Trashed: 2 | Page: 790996 Trashed: 1 | Page: 791000 Trashed: 1 | Page: 791042 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791363 Trashed: 2 | Page: 791385 Trashed: 1 | Page: 791404 Trashed: 2 | Page: 791415 Trashed: 2 | Page: 791425 Trashed: 2 | Page: 791443 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791525 Trashed: 1 | Page: 791537 Trashed: 1 | Total 278
Shader10: Page: 787461 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787725 Trashed: 2 | Page: 787752 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788256 Trashed: 2 | Page: 788267 Trashed: 2 | Page: 788278 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788674 Trashed: 3 | Page: 788678 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788857 Trashed: 2 | Page: 788858 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 788986 Trashed: 1 | Page: 788989 Trashed: 1 | Page: 788993 Trashed: 2 | Page: 788996 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789062 Trashed: 2 | Page: 789070 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789283 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789654 Trashed: 1 | Page: 789671 Trashed: 1 | Page: 789692 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789773 Trashed: 2 | Page: 789800 Trashed: 1 | Page: 789819 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789870 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790118 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790203 Trashed: 1 | Page: 790209 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790304 Trashed: 2 | Page: 790315 Trashed: 2 | Page: 790326 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790440 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790720 Trashed: 1 | Page: 790722 Trashed: 3 | Page: 790726 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790739 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790905 Trashed: 2 | Page: 790906 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 791014 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791041 Trashed: 2 | Page: 791044 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791110 Trashed: 2 | Page: 791118 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791331 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791543 Trashed: 1 | Total 264
Shader11: Page: 787481 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788227 Trashed: 2 | Page: 788236 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 2 | Page: 788479 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788518 Trashed: 2 | Page: 788521 Trashed: 2 | Page: 788528 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788634 Trashed: 2 | Page: 788635 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788829 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788910 Trashed: 2 | Page: 788911 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789016 Trashed: 3 | Page: 789033 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789179 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789529 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789765 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789827 Trashed: 1 | Page: 789871 Trashed: 1 | Page: 789878 Trashed: 1 | Page: 789890 Trashed: 1 | Page: 789903 Trashed: 1 | Page: 789914 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790029 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790131 Trashed: 1 | Page: 790144 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790227 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790275 Trashed: 2 | Page: 790284 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790454 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790519 Trashed: 2 | Page: 790527 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790566 Trashed: 2 | Page: 790569 Trashed: 2 | Page: 790576 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790682 Trashed: 2 | Page: 790683 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790749 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790877 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790958 Trashed: 2 | Page: 790959 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791064 Trashed: 3 | Page: 791081 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791551 Trashed: 1 | Total 248
Shader12: Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788301 Trashed: 2 | Page: 788344 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788516 Trashed: 2 | Page: 788545 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788575 Trashed: 2 | Page: 788589 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788718 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788738 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788940 Trashed: 2 | Page: 788959 Trashed: 1 | Page: 788967 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789030 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789140 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789182 Trashed: 2 | Page: 789186 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789330 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789600 Trashed: 1 | Page: 789601 Trashed: 1 | Page: 789608 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789737 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789826 Trashed: 1 | Page: 789910 Trashed: 1 | Page: 789912 Trashed: 1 | Page: 789941 Trashed: 1 | Page: 789954 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790131 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790349 Trashed: 2 | Page: 790392 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790526 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790546 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790554 Trashed: 1 | Page: 790564 Trashed: 2 | Page: 790593 Trashed: 1 | Page: 790597 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790623 Trashed: 2 | Page: 790637 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790654 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790713 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790752 Trashed: 2 | Page: 790766 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790786 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790988 Trashed: 2 | Page: 791007 Trashed: 1 | Page: 791015 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791078 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791188 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791230 Trashed: 2 | Page: 791234 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791378 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791549 Trashed: 1 | Total 276
Shader13: Page: 787459 Trashed: 2 | Page: 787514 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788123 Trashed: 2 | Page: 788134 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788878 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788960 Trashed: 2 | Page: 789005 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789017 Trashed: 2 | Page: 789040 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789255 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789320 Trashed: 2 | Page: 789376 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 789507 Trashed: 2 | Page: 789562 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789630 Trashed: 1 | Page: 789737 Trashed: 1 | Page: 789756 Trashed: 1 | Page: 789764 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789817 Trashed: 1 | Page: 789830 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789856 Trashed: 1 | Page: 789949 Trashed: 1 | Page: 790005 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790171 Trashed: 2 | Page: 790182 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790266 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790341 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790465 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790497 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790595 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790926 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791008 Trashed: 2 | Page: 791053 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791065 Trashed: 2 | Page: 791088 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791187 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791303 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791368 Trashed: 2 | Page: 791424 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791548 Trashed: 1 | Total 270
Shader14: Page: 787523 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788933 Trashed: 1 | Page: 788989 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789292 Trashed: 2 | Page: 789300 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789457 Trashed: 1 | Page: 789475 Trashed: 2 | Page: 789483 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789502 Trashed: 1 | Page: 789571 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789669 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789753 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789812 Trashed: 1 | Page: 789872 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789963 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790158 Trashed: 1 | Page: 790160 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790341 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790360 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790646 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790739 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790981 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791340 Trashed: 2 | Page: 791348 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791505 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791531 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791550 Trashed: 1 | Total 236
Shader15: Page: 787480 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787768 Trashed: 2 | Page: 787775 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787972 Trashed: 2 | Page: 787984 Trashed: 2 | Page: 787985 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788467 Trashed: 2 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788530 Trashed: 2 | Page: 788536 Trashed: 2 | Page: 788546 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788754 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788923 Trashed: 2 | Page: 788925 Trashed: 2 | Page: 788933 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789030 Trashed: 1 | Page: 789052 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789220 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789301 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789346 Trashed: 3 | Page: 789355 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789528 Trashed: 1 | Page: 789579 Trashed: 1 | Page: 789597 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789816 Trashed: 2 | Page: 789823 Trashed: 1 | Page: 789853 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789912 Trashed: 1 | Page: 789916 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790020 Trashed: 2 | Page: 790032 Trashed: 2 | Page: 790033 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790278 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790341 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790405 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790515 Trashed: 2 | Page: 790518 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790575 Trashed: 1 | Page: 790578 Trashed: 2 | Page: 790584 Trashed: 2 | Page: 790594 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790658 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790703 Trashed: 1 | Page: 790720 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790802 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790858 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790971 Trashed: 2 | Page: 790973 Trashed: 2 | Page: 790981 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791078 Trashed: 1 | Page: 791100 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791268 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791349 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791394 Trashed: 3 | Page: 791403 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791538 Trashed: 1 | Total 270
Shader16: Page: 787467 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788105 Trashed: 2 | Page: 788130 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788267 Trashed: 2 | Page: 788281 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788639 Trashed: 2 | Page: 788685 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788778 Trashed: 3 | Page: 788815 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788945 Trashed: 2 | Page: 788954 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789137 Trashed: 2 | Page: 789155 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789197 Trashed: 2 | Page: 789204 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789326 Trashed: 2 | Page: 789385 Trashed: 1 | Page: 789420 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789452 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789515 Trashed: 1 | Page: 789554 Trashed: 1 | Page: 789557 Trashed: 1 | Page: 789577 Trashed: 1 | Page: 789595 Trashed: 1 | Page: 789894 Trashed: 1 | Page: 789902 Trashed: 1 | Page: 789919 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790044 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790096 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790153 Trashed: 2 | Page: 790178 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790270 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790315 Trashed: 2 | Page: 790329 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790415 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790546 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790633 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790687 Trashed: 2 | Page: 790733 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790756 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790826 Trashed: 3 | Page: 790863 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 790993 Trashed: 2 | Page: 791002 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791185 Trashed: 2 | Page: 791203 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791245 Trashed: 2 | Page: 791252 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791374 Trashed: 2 | Page: 791433 Trashed: 1 | Page: 791468 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791500 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791531 Trashed: 1 | Total 246
Shader17: Page: 787491 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788017 Trashed: 2 | Page: 788024 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788167 Trashed: 2 | Page: 788172 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788317 Trashed: 2 | Page: 788349 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788523 Trashed: 2 | Page: 788526 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788654 Trashed: 2 | Page: 788672 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788795 Trashed: 2 | Page: 788833 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788990 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789118 Trashed: 2 | Page: 789134 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789146 Trashed: 2 | Page: 789154 Trashed: 1 | Page: 789157 Trashed: 2 | Page: 789170 Trashed: 2 | Page: 789174 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789380 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789409 Trashed: 1 | Page: 789436 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789467 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789542 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789581 Trashed: 1 | Page: 789588 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789680 Trashed: 1 | Page: 789696 Trashed: 1 | Page: 789702 Trashed: 1 | Page: 789726 Trashed: 1 | Page: 789754 Trashed: 1 | Page: 789837 Trashed: 1 | Page: 789860 Trashed: 1 | Page: 789936 Trashed: 1 | Page: 789953 Trashed: 1 | Page: 789970 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790065 Trashed: 2 | Page: 790072 Trashed: 1 | Page: 790077 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790215 Trashed: 2 | Page: 790220 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790365 Trashed: 2 | Page: 790397 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790571 Trashed: 2 | Page: 790574 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790702 Trashed: 2 | Page: 790720 Trashed: 1 | Page: 790728 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790804 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790843 Trashed: 2 | Page: 790881 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791038 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791166 Trashed: 2 | Page: 791182 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791194 Trashed: 2 | Page: 791202 Trashed: 1 | Page: 791205 Trashed: 2 | Page: 791218 Trashed: 2 | Page: 791222 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791428 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791484 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791515 Trashed: 1 | Page: 791520 Trashed: 1 | Total 254
Shader18: Page: 787469 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 2 | Page: 788101 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 2 | Page: 788330 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788505 Trashed: 2 | Page: 788522 Trashed: 1 | Page: 788546 Trashed: 2 | Page: 788555 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788866 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788980 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789244 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789259 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789321 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789382 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789454 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789464 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789582 Trashed: 1 | Page: 789669 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789706 Trashed: 1 | Page: 789782 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790003 Trashed: 1 | Page: 790023 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790043 Trashed: 1 | Page: 790044 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790148 Trashed: 2 | Page: 790149 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790359 Trashed: 2 | Page: 790378 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790463 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790553 Trashed: 2 | Page: 790570 Trashed: 1 | Page: 790594 Trashed: 2 | Page: 790603 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790664 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790841 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790914 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791028 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791292 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791307 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791369 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791430 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791502 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791512 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791551 Trashed: 1 | Total 250
Shader19: Page: 787518 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787980 Trashed: 2 | Page: 787994 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788228 Trashed: 2 | Page: 788236 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788274 Trashed: 2 | Page: 788276 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788287 Trashed: 2 | Page: 788288 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788314 Trashed: 2 | Page: 788355 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788559 Trashed: 2 | Page: 788578 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788622 Trashed: 2 | Page: 788629 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788818 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788933 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789170 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789181 Trashed: 2 | Page: 789185 Trashed: 1 | Page: 789195 Trashed: 1 | Page: 789199 Trashed: 2 | Page: 789215 Trashed: 1 | Page: 789236 Trashed: 2 | Page: 789239 Trashed: 1 | Page: 789254 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789386 Trashed: 2 | Page: 789388 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789423 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789462 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789566 Trashed: 1 | Page: 789583 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789899 Trashed: 1 | Page: 789944 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 789988 Trashed: 1 | Page: 789995 Trashed: 1 | Page: 790028 Trashed: 2 | Page: 790042 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790276 Trashed: 2 | Page: 790284 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790322 Trashed: 2 | Page: 790324 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790335 Trashed: 2 | Page: 790336 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790362 Trashed: 2 | Page: 790403 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790541 Trashed: 1 | Page: 790544 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790607 Trashed: 2 | Page: 790626 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790670 Trashed: 2 | Page: 790677 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790866 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790953 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790981 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791218 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791229 Trashed: 2 | Page: 791233 Trashed: 1 | Page: 791243 Trashed: 1 | Page: 791247 Trashed: 2 | Page: 791263 Trashed: 1 | Page: 791284 Trashed: 2 | Page: 791287 Trashed: 1 | Page: 791302 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791434 Trashed: 2 | Page: 791436 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791471 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791510 Trashed: 1 | Page: 791526 Trashed: 1 | Total 258
Shader20: Page: 787476 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788137 Trashed: 2 | Page: 788186 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788892 Trashed: 2 | Page: 788911 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788977 Trashed: 2 | Page: 788981 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789089 Trashed: 2 | Page: 789094 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789105 Trashed: 2 | Page: 789118 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789161 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789238 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789430 Trashed: 2 | Page: 789464 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789524 Trashed: 1 | Page: 789672 Trashed: 1 | Page: 789683 Trashed: 1 | Page: 789749 Trashed: 1 | Page: 789801 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789947 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790064 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790086 Trashed: 1 | Page: 790096 Trashed: 1 | Page: 790113 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790185 Trashed: 2 | Page: 790234 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790427 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790459 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790528 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790624 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790858 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790904 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790940 Trashed: 2 | Page: 790959 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 791025 Trashed: 2 | Page: 791029 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791137 Trashed: 2 | Page: 791142 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791153 Trashed: 2 | Page: 791166 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791209 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791286 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791478 Trashed: 2 | Page: 791512 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791547 Trashed: 1 | Total 252
Shader21: Page: 787471 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788087 Trashed: 2 | Page: 788095 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788121 Trashed: 2 | Page: 788133 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788340 Trashed: 2 | Page: 788380 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788439 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789033 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789052 Trashed: 1 | Page: 789068 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789240 Trashed: 2 | Page: 789255 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789407 Trashed: 1 | Page: 789422 Trashed: 1 | Page: 789438 Trashed: 1 | Page: 789440 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789462 Trashed: 2 | Page: 789467 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789519 Trashed: 1 | Page: 789606 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789705 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789733 Trashed: 1 | Page: 789742 Trashed: 1 | Page: 789746 Trashed: 1 | Page: 789788 Trashed: 1 | Page: 789831 Trashed: 1 | Page: 789880 Trashed: 1 | Page: 789929 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789967 Trashed: 1 | Page: 789980 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790111 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790135 Trashed: 2 | Page: 790143 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790169 Trashed: 2 | Page: 790181 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790388 Trashed: 2 | Page: 790428 Trashed: 1 | Page: 790484 Trashed: 2 | Page: 790487 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790574 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790634 Trashed: 1 | Page: 790651 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790739 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791081 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791100 Trashed: 1 | Page: 791116 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791288 Trashed: 2 | Page: 791303 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791455 Trashed: 1 | Page: 791470 Trashed: 1 | Page: 791486 Trashed: 1 | Page: 791488 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791510 Trashed: 2 | Page: 791515 Trashed: 1 | Page: 791529 Trashed: 1 | Total 270
Shader22: Page: 787580 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788023 Trashed: 2 | Page: 788042 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788100 Trashed: 2 | Page: 788116 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788166 Trashed: 2 | Page: 788174 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788547 Trashed: 2 | Page: 788548 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788895 Trashed: 2 | Page: 788929 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 788993 Trashed: 2 | Page: 789002 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789202 Trashed: 2 | Page: 789213 Trashed: 2 | Page: 789232 Trashed: 1 | Page: 789255 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789331 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789348 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789628 Trashed: 1 | Page: 789819 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789883 Trashed: 1 | Page: 789927 Trashed: 1 | Page: 789966 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790013 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790071 Trashed: 2 | Page: 790090 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790148 Trashed: 2 | Page: 790164 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790214 Trashed: 2 | Page: 790222 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790369 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790591 Trashed: 1 | Page: 790595 Trashed: 2 | Page: 790596 Trashed: 1 | Page: 790599 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790903 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790943 Trashed: 2 | Page: 790977 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791041 Trashed: 2 | Page: 791050 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791250 Trashed: 2 | Page: 791261 Trashed: 2 | Page: 791280 Trashed: 1 | Page: 791303 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791379 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791396 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791533 Trashed: 1 | Total 232
Shader23: Page: 787527 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788206 Trashed: 2 | Page: 788208 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788234 Trashed: 2 | Page: 788236 Trashed: 1 | Page: 788245 Trashed: 2 | Page: 788305 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788393 Trashed: 2 | Page: 788402 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788437 Trashed: 2 | Page: 788440 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788455 Trashed: 2 | Page: 788471 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788564 Trashed: 2 | Page: 788577 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788668 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788800 Trashed: 2 | Page: 788817 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789041 Trashed: 2 | Page: 789049 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789080 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789153 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789263 Trashed: 2 | Page: 789274 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789575 Trashed: 1 | Page: 789583 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789648 Trashed: 1 | Page: 789705 Trashed: 1 | Page: 789708 Trashed: 1 | Page: 789743 Trashed: 1 | Page: 789761 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789843 Trashed: 1 | Page: 789858 Trashed: 1 | Page: 789887 Trashed: 1 | Page: 789896 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 789934 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790009 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790070 Trashed: 1 | Page: 790073 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790113 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790254 Trashed: 2 | Page: 790256 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790282 Trashed: 2 | Page: 790284 Trashed: 1 | Page: 790293 Trashed: 2 | Page: 790353 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790441 Trashed: 2 | Page: 790450 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790485 Trashed: 2 | Page: 790488 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790503 Trashed: 2 | Page: 790519 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790591 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790612 Trashed: 2 | Page: 790625 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790654 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790687 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790716 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790734 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790780 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790848 Trashed: 2 | Page: 790865 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791089 Trashed: 2 | Page: 791097 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791128 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791201 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791311 Trashed: 2 | Page: 791322 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791542 Trashed: 1 | Total 314
Shader24: Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788111 Trashed: 2 | Page: 788137 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788232 Trashed: 2 | Page: 788247 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788580 Trashed: 2 | Page: 788584 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788867 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788878 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788949 Trashed: 2 | Page: 788956 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789035 Trashed: 1 | Page: 789049 Trashed: 2 | Page: 789071 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789272 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789351 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789401 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789505 Trashed: 1 | Page: 789506 Trashed: 1 | Page: 789532 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789663 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789820 Trashed: 1 | Page: 789823 Trashed: 1 | Page: 789828 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789921 Trashed: 1 | Page: 790000 Trashed: 1 | Page: 790009 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790096 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790134 Trashed: 1 | Page: 790159 Trashed: 2 | Page: 790185 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790198 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790280 Trashed: 2 | Page: 790295 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790575 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790588 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790628 Trashed: 2 | Page: 790632 Trashed: 1 | Page: 790637 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790915 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790926 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 790997 Trashed: 2 | Page: 791004 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791083 Trashed: 1 | Page: 791097 Trashed: 2 | Page: 791119 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791320 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791399 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791449 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791541 Trashed: 1 | Total 248
Shader25: Page: 787485 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788232 Trashed: 2 | Page: 788233 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788425 Trashed: 2 | Page: 788447 Trashed: 2 | Page: 788456 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788478 Trashed: 2 | Page: 788481 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788823 Trashed: 2 | Page: 788839 Trashed: 1 | Page: 788878 Trashed: 2 | Page: 788879 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788947 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788986 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789053 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789162 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789212 Trashed: 2 | Page: 789252 Trashed: 2 | Page: 789265 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789282 Trashed: 2 | Page: 789288 Trashed: 1 | Page: 789291 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789436 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789855 Trashed: 1 | Page: 789951 Trashed: 1 | Page: 789994 Trashed: 1 | Page: 790001 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790142 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790231 Trashed: 1 | Page: 790252 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790280 Trashed: 2 | Page: 790281 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790338 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790407 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790459 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790473 Trashed: 2 | Page: 790495 Trashed: 2 | Page: 790504 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790526 Trashed: 2 | Page: 790529 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790871 Trashed: 2 | Page: 790887 Trashed: 1 | Page: 790926 Trashed: 2 | Page: 790927 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 790995 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791101 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791260 Trashed: 2 | Page: 791300 Trashed: 2 | Page: 791313 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791330 Trashed: 2 | Page: 791336 Trashed: 1 | Page: 791339 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791484 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791526 Trashed: 1 | Total 242
Shader26: Page: 787491 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788209 Trashed: 2 | Page: 788214 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788389 Trashed: 2 | Page: 788407 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788457 Trashed: 2 | Page: 788502 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788575 Trashed: 2 | Page: 788583 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788819 Trashed: 2 | Page: 788827 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789030 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789064 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789237 Trashed: 3 | Page: 789269 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789289 Trashed: 2 | Page: 789296 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789316 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789379 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789409 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789475 Trashed: 2 | Page: 789478 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789497 Trashed: 2 | Page: 789539 Trashed: 1 | Page: 789607 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789618 Trashed: 1 | Page: 789662 Trashed: 1 | Page: 789790 Trashed: 1 | Page: 789842 Trashed: 1 | Page: 789909 Trashed: 1 | Page: 789913 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790202 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790257 Trashed: 2 | Page: 790262 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790291 Trashed: 1 | Page: 790319 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790437 Trashed: 2 | Page: 790455 Trashed: 1 | Page: 790463 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790505 Trashed: 2 | Page: 790550 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790623 Trashed: 2 | Page: 790631 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790698 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790867 Trashed: 2 | Page: 790875 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791078 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791112 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791285 Trashed: 3 | Page: 791317 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791337 Trashed: 2 | Page: 791344 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791364 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791427 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791526 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791545 Trashed: 2 | Total 252
Shader27: Page: 787460 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788184 Trashed: 2 | Page: 788190 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788224 Trashed: 2 | Page: 788247 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788518 Trashed: 2 | Page: 788539 Trashed: 2 | Page: 788555 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788750 Trashed: 2 | Page: 788752 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788821 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788934 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788988 Trashed: 2 | Page: 788991 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789019 Trashed: 2 | Page: 789020 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789276 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789306 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789338 Trashed: 2 | Page: 789344 Trashed: 2 | Page: 789366 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789527 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789589 Trashed: 1 | Page: 789605 Trashed: 1 | Page: 789619 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789708 Trashed: 1 | Page: 789834 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789964 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790223 Trashed: 1 | Page: 790232 Trashed: 2 | Page: 790238 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790272 Trashed: 2 | Page: 790295 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790375 Trashed: 1 | Page: 790418 Trashed: 1 | Page: 790449 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790487 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790509 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790566 Trashed: 2 | Page: 790587 Trashed: 2 | Page: 790603 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790618 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790651 Trashed: 1 | Page: 790665 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790701 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790729 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790798 Trashed: 2 | Page: 790800 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790869 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790982 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791036 Trashed: 2 | Page: 791039 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791067 Trashed: 2 | Page: 791068 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791324 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791354 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791386 Trashed: 2 | Page: 791392 Trashed: 2 | Page: 791414 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791540 Trashed: 1 | Total 268
Tlb_tot_thrash: 7340
========================================Page fault statistics==============================
Shader0: Page_table_access:8704 Page_hit: 7968 Page_miss: 736 Page_hit_rate: 0.915441
Shader1: Page_table_access:8731 Page_hit: 7969 Page_miss: 762 Page_hit_rate: 0.912725
Shader2: Page_table_access:8593 Page_hit: 7891 Page_miss: 702 Page_hit_rate: 0.918306
Shader3: Page_table_access:8542 Page_hit: 7808 Page_miss: 734 Page_hit_rate: 0.914072
Shader4: Page_table_access:8544 Page_hit: 7782 Page_miss: 762 Page_hit_rate: 0.910815
Shader5: Page_table_access:8639 Page_hit: 7893 Page_miss: 746 Page_hit_rate: 0.913647
Shader6: Page_table_access:8552 Page_hit: 7798 Page_miss: 754 Page_hit_rate: 0.911833
Shader7: Page_table_access:8614 Page_hit: 7848 Page_miss: 766 Page_hit_rate: 0.911075
Shader8: Page_table_access:8515 Page_hit: 7797 Page_miss: 718 Page_hit_rate: 0.915678
Shader9: Page_table_access:8575 Page_hit: 7827 Page_miss: 748 Page_hit_rate: 0.912770
Shader10: Page_table_access:8658 Page_hit: 7894 Page_miss: 764 Page_hit_rate: 0.911758
Shader11: Page_table_access:8539 Page_hit: 7765 Page_miss: 774 Page_hit_rate: 0.909357
Shader12: Page_table_access:8616 Page_hit: 7836 Page_miss: 780 Page_hit_rate: 0.909471
Shader13: Page_table_access:8610 Page_hit: 7806 Page_miss: 804 Page_hit_rate: 0.906620
Shader14: Page_table_access:8574 Page_hit: 7842 Page_miss: 732 Page_hit_rate: 0.914626
Shader15: Page_table_access:8539 Page_hit: 7823 Page_miss: 716 Page_hit_rate: 0.916149
Shader16: Page_table_access:8647 Page_hit: 7919 Page_miss: 728 Page_hit_rate: 0.915809
Shader17: Page_table_access:8744 Page_hit: 8002 Page_miss: 742 Page_hit_rate: 0.915142
Shader18: Page_table_access:8448 Page_hit: 7762 Page_miss: 686 Page_hit_rate: 0.918797
Shader19: Page_table_access:8608 Page_hit: 7878 Page_miss: 730 Page_hit_rate: 0.915195
Shader20: Page_table_access:8736 Page_hit: 7976 Page_miss: 760 Page_hit_rate: 0.913004
Shader21: Page_table_access:8635 Page_hit: 7875 Page_miss: 760 Page_hit_rate: 0.911986
Shader22: Page_table_access:8744 Page_hit: 7962 Page_miss: 782 Page_hit_rate: 0.910567
Shader23: Page_table_access:8585 Page_hit: 7801 Page_miss: 784 Page_hit_rate: 0.908678
Shader24: Page_table_access:8597 Page_hit: 7905 Page_miss: 692 Page_hit_rate: 0.919507
Shader25: Page_table_access:8707 Page_hit: 7913 Page_miss: 794 Page_hit_rate: 0.908809
Shader26: Page_table_access:8513 Page_hit: 7813 Page_miss: 700 Page_hit_rate: 0.917773
Shader27: Page_table_access:8675 Page_hit: 7947 Page_miss: 728 Page_hit_rate: 0.916081
Page_table_tot_access: 241184 Page_tot_hit: 220300, Page_tot_miss 20884, Page_tot_hit_rate: 0.913410 Page_tot_fault: 541 Page_tot_pending: 20343
Total_memory_access_page_fault: 541, Average_latency: 23898516.000000
========================================Page thrashing statistics==============================
Page_validate: 35840 Page_evict_dirty: 0 Page_evict_not_dirty: 30720
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 3
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 3
Page: 787485 Thrashed: 3
Page: 787486 Thrashed: 3
Page: 787487 Thrashed: 3
Page: 787488 Thrashed: 3
Page: 787489 Thrashed: 3
Page: 787490 Thrashed: 3
Page: 787491 Thrashed: 3
Page: 787492 Thrashed: 3
Page: 787493 Thrashed: 3
Page: 787494 Thrashed: 3
Page: 787495 Thrashed: 3
Page: 787496 Thrashed: 3
Page: 787497 Thrashed: 3
Page: 787498 Thrashed: 3
Page: 787499 Thrashed: 3
Page: 787500 Thrashed: 3
Page: 787501 Thrashed: 3
Page: 787502 Thrashed: 3
Page: 787503 Thrashed: 3
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 3
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 3
Page: 787509 Thrashed: 3
Page: 787510 Thrashed: 3
Page: 787511 Thrashed: 3
Page: 787512 Thrashed: 3
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 3
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 3
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 3
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 3
Page: 787553 Thrashed: 3
Page: 787554 Thrashed: 3
Page: 787555 Thrashed: 3
Page: 787556 Thrashed: 3
Page: 787557 Thrashed: 3
Page: 787558 Thrashed: 3
Page: 787559 Thrashed: 3
Page: 787560 Thrashed: 3
Page: 787561 Thrashed: 3
Page: 787562 Thrashed: 3
Page: 787563 Thrashed: 3
Page: 787564 Thrashed: 3
Page: 787565 Thrashed: 3
Page: 787566 Thrashed: 3
Page: 787567 Thrashed: 3
Page: 787568 Thrashed: 3
Page: 787569 Thrashed: 3
Page: 787570 Thrashed: 3
Page: 787571 Thrashed: 3
Page: 787572 Thrashed: 3
Page: 787573 Thrashed: 3
Page: 787574 Thrashed: 3
Page: 787575 Thrashed: 3
Page: 787576 Thrashed: 3
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 3
Page: 787579 Thrashed: 3
Page: 787580 Thrashed: 3
Page: 787581 Thrashed: 3
Page: 787582 Thrashed: 3
Page: 787583 Thrashed: 3
Page: 787584 Thrashed: 3
Page: 787585 Thrashed: 3
Page: 787586 Thrashed: 3
Page: 787587 Thrashed: 3
Page: 787588 Thrashed: 3
Page: 787589 Thrashed: 3
Page: 787590 Thrashed: 3
Page: 787591 Thrashed: 3
Page: 787592 Thrashed: 3
Page: 787593 Thrashed: 3
Page: 787594 Thrashed: 3
Page: 787595 Thrashed: 3
Page: 787596 Thrashed: 3
Page: 787597 Thrashed: 3
Page: 787598 Thrashed: 3
Page: 787599 Thrashed: 3
Page: 787600 Thrashed: 3
Page: 787601 Thrashed: 3
Page: 787602 Thrashed: 3
Page: 787603 Thrashed: 3
Page: 787604 Thrashed: 3
Page: 787605 Thrashed: 3
Page: 787606 Thrashed: 3
Page: 787607 Thrashed: 3
Page: 787608 Thrashed: 3
Page: 787609 Thrashed: 3
Page: 787610 Thrashed: 3
Page: 787611 Thrashed: 3
Page: 787612 Thrashed: 3
Page: 787613 Thrashed: 3
Page: 787614 Thrashed: 3
Page: 787615 Thrashed: 3
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 3
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 3
Page: 787627 Thrashed: 3
Page: 787628 Thrashed: 3
Page: 787629 Thrashed: 3
Page: 787630 Thrashed: 3
Page: 787631 Thrashed: 3
Page: 787632 Thrashed: 3
Page: 787633 Thrashed: 3
Page: 787634 Thrashed: 3
Page: 787635 Thrashed: 3
Page: 787636 Thrashed: 3
Page: 787637 Thrashed: 3
Page: 787638 Thrashed: 3
Page: 787639 Thrashed: 3
Page: 787640 Thrashed: 3
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 3
Page: 787645 Thrashed: 3
Page: 787646 Thrashed: 3
Page: 787647 Thrashed: 3
Page: 787648 Thrashed: 3
Page: 787649 Thrashed: 3
Page: 787650 Thrashed: 3
Page: 787651 Thrashed: 3
Page: 787652 Thrashed: 3
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 3
Page: 787657 Thrashed: 3
Page: 787658 Thrashed: 3
Page: 787659 Thrashed: 3
Page: 787660 Thrashed: 3
Page: 787661 Thrashed: 3
Page: 787662 Thrashed: 3
Page: 787663 Thrashed: 3
Page: 787664 Thrashed: 3
Page: 787665 Thrashed: 3
Page: 787666 Thrashed: 3
Page: 787667 Thrashed: 3
Page: 787668 Thrashed: 3
Page: 787669 Thrashed: 3
Page: 787670 Thrashed: 3
Page: 787671 Thrashed: 3
Page: 787672 Thrashed: 3
Page: 787673 Thrashed: 3
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 3
Page: 787677 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 3
Page: 787680 Thrashed: 3
Page: 787681 Thrashed: 3
Page: 787682 Thrashed: 3
Page: 787683 Thrashed: 3
Page: 787684 Thrashed: 3
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 3
Page: 787687 Thrashed: 3
Page: 787688 Thrashed: 3
Page: 787689 Thrashed: 3
Page: 787690 Thrashed: 3
Page: 787691 Thrashed: 3
Page: 787692 Thrashed: 3
Page: 787693 Thrashed: 3
Page: 787694 Thrashed: 3
Page: 787695 Thrashed: 3
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 3
Page: 787699 Thrashed: 3
Page: 787700 Thrashed: 3
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 3
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 3
Page: 787712 Thrashed: 3
Page: 787713 Thrashed: 3
Page: 787714 Thrashed: 3
Page: 787715 Thrashed: 3
Page: 787716 Thrashed: 3
Page: 787717 Thrashed: 3
Page: 787718 Thrashed: 3
Page: 787719 Thrashed: 3
Page: 787720 Thrashed: 3
Page: 787721 Thrashed: 3
Page: 787722 Thrashed: 3
Page: 787723 Thrashed: 3
Page: 787724 Thrashed: 3
Page: 787725 Thrashed: 3
Page: 787726 Thrashed: 3
Page: 787727 Thrashed: 3
Page: 787728 Thrashed: 3
Page: 787729 Thrashed: 3
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787732 Thrashed: 3
Page: 787733 Thrashed: 3
Page: 787734 Thrashed: 3
Page: 787735 Thrashed: 3
Page: 787736 Thrashed: 3
Page: 787737 Thrashed: 3
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 3
Page: 787740 Thrashed: 3
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 3
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 3
Page: 787750 Thrashed: 3
Page: 787751 Thrashed: 3
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 3
Page: 787765 Thrashed: 3
Page: 787766 Thrashed: 3
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 3
Page: 787769 Thrashed: 3
Page: 787770 Thrashed: 3
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 3
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 3
Page: 787777 Thrashed: 3
Page: 787778 Thrashed: 3
Page: 787779 Thrashed: 3
Page: 787780 Thrashed: 3
Page: 787781 Thrashed: 3
Page: 787782 Thrashed: 3
Page: 787783 Thrashed: 3
Page: 787784 Thrashed: 3
Page: 787785 Thrashed: 3
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 3
Page: 787788 Thrashed: 3
Page: 787789 Thrashed: 3
Page: 787790 Thrashed: 3
Page: 787791 Thrashed: 3
Page: 787792 Thrashed: 3
Page: 787793 Thrashed: 3
Page: 787794 Thrashed: 3
Page: 787795 Thrashed: 3
Page: 787796 Thrashed: 3
Page: 787797 Thrashed: 3
Page: 787798 Thrashed: 3
Page: 787799 Thrashed: 3
Page: 787800 Thrashed: 3
Page: 787801 Thrashed: 3
Page: 787802 Thrashed: 3
Page: 787803 Thrashed: 3
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 3
Page: 787809 Thrashed: 3
Page: 787810 Thrashed: 3
Page: 787811 Thrashed: 3
Page: 787812 Thrashed: 3
Page: 787813 Thrashed: 3
Page: 787814 Thrashed: 3
Page: 787815 Thrashed: 3
Page: 787816 Thrashed: 3
Page: 787817 Thrashed: 3
Page: 787818 Thrashed: 3
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787821 Thrashed: 3
Page: 787822 Thrashed: 3
Page: 787823 Thrashed: 3
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 3
Page: 787827 Thrashed: 3
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 3
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 3
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 3
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 3
Page: 787841 Thrashed: 3
Page: 787842 Thrashed: 3
Page: 787843 Thrashed: 3
Page: 787844 Thrashed: 3
Page: 787845 Thrashed: 3
Page: 787846 Thrashed: 3
Page: 787847 Thrashed: 3
Page: 787848 Thrashed: 3
Page: 787849 Thrashed: 3
Page: 787850 Thrashed: 3
Page: 787851 Thrashed: 3
Page: 787852 Thrashed: 3
Page: 787853 Thrashed: 3
Page: 787854 Thrashed: 3
Page: 787855 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 3
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 3
Page: 787873 Thrashed: 3
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 3
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 3
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 3
Page: 787888 Thrashed: 3
Page: 787889 Thrashed: 3
Page: 787890 Thrashed: 3
Page: 787891 Thrashed: 3
Page: 787892 Thrashed: 3
Page: 787893 Thrashed: 3
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 3
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 3
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 3
Page: 787903 Thrashed: 3
Page: 787904 Thrashed: 3
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 3
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 3
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 3
Page: 787937 Thrashed: 3
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 3
Page: 787940 Thrashed: 3
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 3
Page: 787943 Thrashed: 3
Page: 787944 Thrashed: 3
Page: 787945 Thrashed: 3
Page: 787946 Thrashed: 3
Page: 787947 Thrashed: 3
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 7
Page: 787969 Thrashed: 7
Page: 787970 Thrashed: 7
Page: 787971 Thrashed: 7
Page: 787972 Thrashed: 7
Page: 787973 Thrashed: 7
Page: 787974 Thrashed: 7
Page: 787975 Thrashed: 7
Page: 787976 Thrashed: 7
Page: 787977 Thrashed: 7
Page: 787978 Thrashed: 7
Page: 787979 Thrashed: 7
Page: 787980 Thrashed: 7
Page: 787981 Thrashed: 7
Page: 787982 Thrashed: 7
Page: 787983 Thrashed: 7
Page: 787984 Thrashed: 7
Page: 787985 Thrashed: 7
Page: 787986 Thrashed: 7
Page: 787987 Thrashed: 7
Page: 787988 Thrashed: 7
Page: 787989 Thrashed: 7
Page: 787990 Thrashed: 7
Page: 787991 Thrashed: 7
Page: 787992 Thrashed: 7
Page: 787993 Thrashed: 7
Page: 787994 Thrashed: 7
Page: 787995 Thrashed: 7
Page: 787996 Thrashed: 7
Page: 787997 Thrashed: 7
Page: 787998 Thrashed: 7
Page: 787999 Thrashed: 7
Page: 788000 Thrashed: 7
Page: 788001 Thrashed: 7
Page: 788002 Thrashed: 7
Page: 788003 Thrashed: 7
Page: 788004 Thrashed: 7
Page: 788005 Thrashed: 7
Page: 788006 Thrashed: 7
Page: 788007 Thrashed: 7
Page: 788008 Thrashed: 7
Page: 788009 Thrashed: 7
Page: 788010 Thrashed: 7
Page: 788011 Thrashed: 7
Page: 788012 Thrashed: 7
Page: 788013 Thrashed: 7
Page: 788014 Thrashed: 7
Page: 788015 Thrashed: 7
Page: 788016 Thrashed: 7
Page: 788017 Thrashed: 7
Page: 788018 Thrashed: 7
Page: 788019 Thrashed: 7
Page: 788020 Thrashed: 7
Page: 788021 Thrashed: 7
Page: 788022 Thrashed: 7
Page: 788023 Thrashed: 7
Page: 788024 Thrashed: 7
Page: 788025 Thrashed: 7
Page: 788026 Thrashed: 7
Page: 788027 Thrashed: 7
Page: 788028 Thrashed: 7
Page: 788029 Thrashed: 7
Page: 788030 Thrashed: 7
Page: 788031 Thrashed: 7
Page: 788032 Thrashed: 7
Page: 788033 Thrashed: 7
Page: 788034 Thrashed: 7
Page: 788035 Thrashed: 7
Page: 788036 Thrashed: 7
Page: 788037 Thrashed: 7
Page: 788038 Thrashed: 7
Page: 788039 Thrashed: 7
Page: 788040 Thrashed: 7
Page: 788041 Thrashed: 7
Page: 788042 Thrashed: 7
Page: 788043 Thrashed: 7
Page: 788044 Thrashed: 7
Page: 788045 Thrashed: 7
Page: 788046 Thrashed: 7
Page: 788047 Thrashed: 7
Page: 788048 Thrashed: 7
Page: 788049 Thrashed: 7
Page: 788050 Thrashed: 7
Page: 788051 Thrashed: 7
Page: 788052 Thrashed: 7
Page: 788053 Thrashed: 7
Page: 788054 Thrashed: 7
Page: 788055 Thrashed: 7
Page: 788056 Thrashed: 7
Page: 788057 Thrashed: 7
Page: 788058 Thrashed: 7
Page: 788059 Thrashed: 7
Page: 788060 Thrashed: 7
Page: 788061 Thrashed: 7
Page: 788062 Thrashed: 7
Page: 788063 Thrashed: 7
Page: 788064 Thrashed: 7
Page: 788065 Thrashed: 7
Page: 788066 Thrashed: 7
Page: 788067 Thrashed: 7
Page: 788068 Thrashed: 7
Page: 788069 Thrashed: 7
Page: 788070 Thrashed: 7
Page: 788071 Thrashed: 7
Page: 788072 Thrashed: 7
Page: 788073 Thrashed: 7
Page: 788074 Thrashed: 7
Page: 788075 Thrashed: 7
Page: 788076 Thrashed: 7
Page: 788077 Thrashed: 7
Page: 788078 Thrashed: 7
Page: 788079 Thrashed: 7
Page: 788080 Thrashed: 7
Page: 788081 Thrashed: 7
Page: 788082 Thrashed: 7
Page: 788083 Thrashed: 7
Page: 788084 Thrashed: 7
Page: 788085 Thrashed: 7
Page: 788086 Thrashed: 7
Page: 788087 Thrashed: 7
Page: 788088 Thrashed: 7
Page: 788089 Thrashed: 7
Page: 788090 Thrashed: 7
Page: 788091 Thrashed: 7
Page: 788092 Thrashed: 7
Page: 788093 Thrashed: 7
Page: 788094 Thrashed: 7
Page: 788095 Thrashed: 7
Page: 788096 Thrashed: 7
Page: 788097 Thrashed: 7
Page: 788098 Thrashed: 7
Page: 788099 Thrashed: 7
Page: 788100 Thrashed: 7
Page: 788101 Thrashed: 7
Page: 788102 Thrashed: 7
Page: 788103 Thrashed: 7
Page: 788104 Thrashed: 7
Page: 788105 Thrashed: 7
Page: 788106 Thrashed: 7
Page: 788107 Thrashed: 7
Page: 788108 Thrashed: 7
Page: 788109 Thrashed: 7
Page: 788110 Thrashed: 7
Page: 788111 Thrashed: 7
Page: 788112 Thrashed: 7
Page: 788113 Thrashed: 7
Page: 788114 Thrashed: 7
Page: 788115 Thrashed: 7
Page: 788116 Thrashed: 7
Page: 788117 Thrashed: 7
Page: 788118 Thrashed: 7
Page: 788119 Thrashed: 7
Page: 788120 Thrashed: 7
Page: 788121 Thrashed: 7
Page: 788122 Thrashed: 7
Page: 788123 Thrashed: 7
Page: 788124 Thrashed: 7
Page: 788125 Thrashed: 7
Page: 788126 Thrashed: 7
Page: 788127 Thrashed: 7
Page: 788128 Thrashed: 7
Page: 788129 Thrashed: 7
Page: 788130 Thrashed: 7
Page: 788131 Thrashed: 7
Page: 788132 Thrashed: 7
Page: 788133 Thrashed: 7
Page: 788134 Thrashed: 7
Page: 788135 Thrashed: 7
Page: 788136 Thrashed: 7
Page: 788137 Thrashed: 7
Page: 788138 Thrashed: 7
Page: 788139 Thrashed: 7
Page: 788140 Thrashed: 7
Page: 788141 Thrashed: 7
Page: 788142 Thrashed: 7
Page: 788143 Thrashed: 7
Page: 788144 Thrashed: 7
Page: 788145 Thrashed: 7
Page: 788146 Thrashed: 7
Page: 788147 Thrashed: 7
Page: 788148 Thrashed: 7
Page: 788149 Thrashed: 7
Page: 788150 Thrashed: 7
Page: 788151 Thrashed: 7
Page: 788152 Thrashed: 7
Page: 788153 Thrashed: 7
Page: 788154 Thrashed: 7
Page: 788155 Thrashed: 7
Page: 788156 Thrashed: 7
Page: 788157 Thrashed: 7
Page: 788158 Thrashed: 7
Page: 788159 Thrashed: 7
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 9
Page: 788481 Thrashed: 9
Page: 788482 Thrashed: 9
Page: 788483 Thrashed: 9
Page: 788484 Thrashed: 9
Page: 788485 Thrashed: 9
Page: 788486 Thrashed: 9
Page: 788487 Thrashed: 9
Page: 788488 Thrashed: 9
Page: 788489 Thrashed: 9
Page: 788490 Thrashed: 9
Page: 788491 Thrashed: 9
Page: 788492 Thrashed: 9
Page: 788493 Thrashed: 9
Page: 788494 Thrashed: 9
Page: 788495 Thrashed: 9
Page: 788496 Thrashed: 9
Page: 788497 Thrashed: 9
Page: 788498 Thrashed: 9
Page: 788499 Thrashed: 9
Page: 788500 Thrashed: 9
Page: 788501 Thrashed: 9
Page: 788502 Thrashed: 9
Page: 788503 Thrashed: 9
Page: 788504 Thrashed: 9
Page: 788505 Thrashed: 9
Page: 788506 Thrashed: 9
Page: 788507 Thrashed: 9
Page: 788508 Thrashed: 9
Page: 788509 Thrashed: 9
Page: 788510 Thrashed: 9
Page: 788511 Thrashed: 9
Page: 788512 Thrashed: 9
Page: 788513 Thrashed: 9
Page: 788514 Thrashed: 9
Page: 788515 Thrashed: 9
Page: 788516 Thrashed: 9
Page: 788517 Thrashed: 9
Page: 788518 Thrashed: 9
Page: 788519 Thrashed: 9
Page: 788520 Thrashed: 9
Page: 788521 Thrashed: 9
Page: 788522 Thrashed: 9
Page: 788523 Thrashed: 9
Page: 788524 Thrashed: 9
Page: 788525 Thrashed: 9
Page: 788526 Thrashed: 9
Page: 788527 Thrashed: 9
Page: 788528 Thrashed: 9
Page: 788529 Thrashed: 9
Page: 788530 Thrashed: 9
Page: 788531 Thrashed: 9
Page: 788532 Thrashed: 9
Page: 788533 Thrashed: 9
Page: 788534 Thrashed: 9
Page: 788535 Thrashed: 9
Page: 788536 Thrashed: 9
Page: 788537 Thrashed: 9
Page: 788538 Thrashed: 9
Page: 788539 Thrashed: 9
Page: 788540 Thrashed: 9
Page: 788541 Thrashed: 9
Page: 788542 Thrashed: 9
Page: 788543 Thrashed: 9
Page: 788544 Thrashed: 9
Page: 788545 Thrashed: 9
Page: 788546 Thrashed: 9
Page: 788547 Thrashed: 9
Page: 788548 Thrashed: 9
Page: 788549 Thrashed: 9
Page: 788550 Thrashed: 9
Page: 788551 Thrashed: 9
Page: 788552 Thrashed: 9
Page: 788553 Thrashed: 9
Page: 788554 Thrashed: 9
Page: 788555 Thrashed: 9
Page: 788556 Thrashed: 9
Page: 788557 Thrashed: 9
Page: 788558 Thrashed: 9
Page: 788559 Thrashed: 9
Page: 788560 Thrashed: 9
Page: 788561 Thrashed: 9
Page: 788562 Thrashed: 9
Page: 788563 Thrashed: 9
Page: 788564 Thrashed: 9
Page: 788565 Thrashed: 9
Page: 788566 Thrashed: 9
Page: 788567 Thrashed: 9
Page: 788568 Thrashed: 9
Page: 788569 Thrashed: 9
Page: 788570 Thrashed: 9
Page: 788571 Thrashed: 9
Page: 788572 Thrashed: 9
Page: 788573 Thrashed: 9
Page: 788574 Thrashed: 9
Page: 788575 Thrashed: 9
Page: 788576 Thrashed: 9
Page: 788577 Thrashed: 9
Page: 788578 Thrashed: 9
Page: 788579 Thrashed: 9
Page: 788580 Thrashed: 9
Page: 788581 Thrashed: 9
Page: 788582 Thrashed: 9
Page: 788583 Thrashed: 9
Page: 788584 Thrashed: 9
Page: 788585 Thrashed: 9
Page: 788586 Thrashed: 9
Page: 788587 Thrashed: 9
Page: 788588 Thrashed: 9
Page: 788589 Thrashed: 9
Page: 788590 Thrashed: 9
Page: 788591 Thrashed: 9
Page: 788592 Thrashed: 9
Page: 788593 Thrashed: 9
Page: 788594 Thrashed: 9
Page: 788595 Thrashed: 9
Page: 788596 Thrashed: 9
Page: 788597 Thrashed: 9
Page: 788598 Thrashed: 9
Page: 788599 Thrashed: 9
Page: 788600 Thrashed: 9
Page: 788601 Thrashed: 9
Page: 788602 Thrashed: 9
Page: 788603 Thrashed: 9
Page: 788604 Thrashed: 9
Page: 788605 Thrashed: 9
Page: 788606 Thrashed: 9
Page: 788607 Thrashed: 9
Page: 788608 Thrashed: 9
Page: 788609 Thrashed: 9
Page: 788610 Thrashed: 9
Page: 788611 Thrashed: 9
Page: 788612 Thrashed: 9
Page: 788613 Thrashed: 9
Page: 788614 Thrashed: 9
Page: 788615 Thrashed: 9
Page: 788616 Thrashed: 9
Page: 788617 Thrashed: 9
Page: 788618 Thrashed: 9
Page: 788619 Thrashed: 9
Page: 788620 Thrashed: 9
Page: 788621 Thrashed: 9
Page: 788622 Thrashed: 9
Page: 788623 Thrashed: 9
Page: 788624 Thrashed: 9
Page: 788625 Thrashed: 9
Page: 788626 Thrashed: 9
Page: 788627 Thrashed: 9
Page: 788628 Thrashed: 9
Page: 788629 Thrashed: 9
Page: 788630 Thrashed: 9
Page: 788631 Thrashed: 9
Page: 788632 Thrashed: 9
Page: 788633 Thrashed: 9
Page: 788634 Thrashed: 9
Page: 788635 Thrashed: 9
Page: 788636 Thrashed: 9
Page: 788637 Thrashed: 9
Page: 788638 Thrashed: 9
Page: 788639 Thrashed: 9
Page: 788640 Thrashed: 9
Page: 788641 Thrashed: 9
Page: 788642 Thrashed: 9
Page: 788643 Thrashed: 9
Page: 788644 Thrashed: 9
Page: 788645 Thrashed: 9
Page: 788646 Thrashed: 9
Page: 788647 Thrashed: 9
Page: 788648 Thrashed: 9
Page: 788649 Thrashed: 9
Page: 788650 Thrashed: 9
Page: 788651 Thrashed: 9
Page: 788652 Thrashed: 9
Page: 788653 Thrashed: 9
Page: 788654 Thrashed: 9
Page: 788655 Thrashed: 9
Page: 788656 Thrashed: 9
Page: 788657 Thrashed: 9
Page: 788658 Thrashed: 9
Page: 788659 Thrashed: 9
Page: 788660 Thrashed: 9
Page: 788661 Thrashed: 9
Page: 788662 Thrashed: 9
Page: 788663 Thrashed: 9
Page: 788664 Thrashed: 9
Page: 788665 Thrashed: 9
Page: 788666 Thrashed: 9
Page: 788667 Thrashed: 9
Page: 788668 Thrashed: 9
Page: 788669 Thrashed: 9
Page: 788670 Thrashed: 9
Page: 788671 Thrashed: 9
Page: 788672 Thrashed: 9
Page: 788673 Thrashed: 9
Page: 788674 Thrashed: 9
Page: 788675 Thrashed: 9
Page: 788676 Thrashed: 9
Page: 788677 Thrashed: 9
Page: 788678 Thrashed: 9
Page: 788679 Thrashed: 9
Page: 788680 Thrashed: 9
Page: 788681 Thrashed: 9
Page: 788682 Thrashed: 9
Page: 788683 Thrashed: 9
Page: 788684 Thrashed: 9
Page: 788685 Thrashed: 9
Page: 788686 Thrashed: 9
Page: 788687 Thrashed: 9
Page: 788688 Thrashed: 9
Page: 788689 Thrashed: 9
Page: 788690 Thrashed: 9
Page: 788691 Thrashed: 9
Page: 788692 Thrashed: 9
Page: 788693 Thrashed: 9
Page: 788694 Thrashed: 9
Page: 788695 Thrashed: 9
Page: 788696 Thrashed: 9
Page: 788697 Thrashed: 9
Page: 788698 Thrashed: 9
Page: 788699 Thrashed: 9
Page: 788700 Thrashed: 9
Page: 788701 Thrashed: 9
Page: 788702 Thrashed: 9
Page: 788703 Thrashed: 9
Page: 788704 Thrashed: 9
Page: 788705 Thrashed: 9
Page: 788706 Thrashed: 9
Page: 788707 Thrashed: 9
Page: 788708 Thrashed: 9
Page: 788709 Thrashed: 9
Page: 788710 Thrashed: 9
Page: 788711 Thrashed: 9
Page: 788712 Thrashed: 9
Page: 788713 Thrashed: 9
Page: 788714 Thrashed: 9
Page: 788715 Thrashed: 9
Page: 788716 Thrashed: 9
Page: 788717 Thrashed: 9
Page: 788718 Thrashed: 9
Page: 788719 Thrashed: 9
Page: 788720 Thrashed: 9
Page: 788721 Thrashed: 9
Page: 788722 Thrashed: 9
Page: 788723 Thrashed: 9
Page: 788724 Thrashed: 9
Page: 788725 Thrashed: 9
Page: 788726 Thrashed: 9
Page: 788727 Thrashed: 9
Page: 788728 Thrashed: 9
Page: 788729 Thrashed: 9
Page: 788730 Thrashed: 9
Page: 788731 Thrashed: 9
Page: 788732 Thrashed: 9
Page: 788733 Thrashed: 9
Page: 788734 Thrashed: 9
Page: 788735 Thrashed: 9
Page: 788736 Thrashed: 9
Page: 788737 Thrashed: 9
Page: 788738 Thrashed: 9
Page: 788739 Thrashed: 9
Page: 788740 Thrashed: 9
Page: 788741 Thrashed: 9
Page: 788742 Thrashed: 9
Page: 788743 Thrashed: 9
Page: 788744 Thrashed: 9
Page: 788745 Thrashed: 9
Page: 788746 Thrashed: 9
Page: 788747 Thrashed: 9
Page: 788748 Thrashed: 9
Page: 788749 Thrashed: 9
Page: 788750 Thrashed: 9
Page: 788751 Thrashed: 9
Page: 788752 Thrashed: 9
Page: 788753 Thrashed: 9
Page: 788754 Thrashed: 9
Page: 788755 Thrashed: 9
Page: 788756 Thrashed: 9
Page: 788757 Thrashed: 9
Page: 788758 Thrashed: 9
Page: 788759 Thrashed: 9
Page: 788760 Thrashed: 9
Page: 788761 Thrashed: 9
Page: 788762 Thrashed: 9
Page: 788763 Thrashed: 9
Page: 788764 Thrashed: 9
Page: 788765 Thrashed: 9
Page: 788766 Thrashed: 9
Page: 788767 Thrashed: 9
Page: 788768 Thrashed: 9
Page: 788769 Thrashed: 9
Page: 788770 Thrashed: 9
Page: 788771 Thrashed: 9
Page: 788772 Thrashed: 9
Page: 788773 Thrashed: 9
Page: 788774 Thrashed: 9
Page: 788775 Thrashed: 9
Page: 788776 Thrashed: 9
Page: 788777 Thrashed: 9
Page: 788778 Thrashed: 9
Page: 788779 Thrashed: 9
Page: 788780 Thrashed: 9
Page: 788781 Thrashed: 9
Page: 788782 Thrashed: 9
Page: 788783 Thrashed: 9
Page: 788784 Thrashed: 9
Page: 788785 Thrashed: 9
Page: 788786 Thrashed: 9
Page: 788787 Thrashed: 9
Page: 788788 Thrashed: 9
Page: 788789 Thrashed: 9
Page: 788790 Thrashed: 9
Page: 788791 Thrashed: 9
Page: 788792 Thrashed: 9
Page: 788793 Thrashed: 9
Page: 788794 Thrashed: 9
Page: 788795 Thrashed: 9
Page: 788796 Thrashed: 9
Page: 788797 Thrashed: 9
Page: 788798 Thrashed: 9
Page: 788799 Thrashed: 9
Page: 788800 Thrashed: 9
Page: 788801 Thrashed: 9
Page: 788802 Thrashed: 9
Page: 788803 Thrashed: 9
Page: 788804 Thrashed: 9
Page: 788805 Thrashed: 9
Page: 788806 Thrashed: 9
Page: 788807 Thrashed: 9
Page: 788808 Thrashed: 9
Page: 788809 Thrashed: 9
Page: 788810 Thrashed: 9
Page: 788811 Thrashed: 9
Page: 788812 Thrashed: 9
Page: 788813 Thrashed: 9
Page: 788814 Thrashed: 9
Page: 788815 Thrashed: 9
Page: 788816 Thrashed: 9
Page: 788817 Thrashed: 9
Page: 788818 Thrashed: 9
Page: 788819 Thrashed: 9
Page: 788820 Thrashed: 9
Page: 788821 Thrashed: 9
Page: 788822 Thrashed: 9
Page: 788823 Thrashed: 9
Page: 788824 Thrashed: 9
Page: 788825 Thrashed: 9
Page: 788826 Thrashed: 9
Page: 788827 Thrashed: 9
Page: 788828 Thrashed: 9
Page: 788829 Thrashed: 9
Page: 788830 Thrashed: 9
Page: 788831 Thrashed: 9
Page: 788832 Thrashed: 9
Page: 788833 Thrashed: 9
Page: 788834 Thrashed: 9
Page: 788835 Thrashed: 9
Page: 788836 Thrashed: 9
Page: 788837 Thrashed: 9
Page: 788838 Thrashed: 9
Page: 788839 Thrashed: 9
Page: 788840 Thrashed: 9
Page: 788841 Thrashed: 9
Page: 788842 Thrashed: 9
Page: 788843 Thrashed: 9
Page: 788844 Thrashed: 9
Page: 788845 Thrashed: 9
Page: 788846 Thrashed: 9
Page: 788847 Thrashed: 9
Page: 788848 Thrashed: 9
Page: 788849 Thrashed: 9
Page: 788850 Thrashed: 9
Page: 788851 Thrashed: 9
Page: 788852 Thrashed: 9
Page: 788853 Thrashed: 9
Page: 788854 Thrashed: 9
Page: 788855 Thrashed: 9
Page: 788856 Thrashed: 9
Page: 788857 Thrashed: 9
Page: 788858 Thrashed: 9
Page: 788859 Thrashed: 9
Page: 788860 Thrashed: 9
Page: 788861 Thrashed: 9
Page: 788862 Thrashed: 9
Page: 788863 Thrashed: 9
Page: 788864 Thrashed: 9
Page: 788865 Thrashed: 9
Page: 788866 Thrashed: 9
Page: 788867 Thrashed: 9
Page: 788868 Thrashed: 9
Page: 788869 Thrashed: 9
Page: 788870 Thrashed: 9
Page: 788871 Thrashed: 9
Page: 788872 Thrashed: 9
Page: 788873 Thrashed: 9
Page: 788874 Thrashed: 9
Page: 788875 Thrashed: 9
Page: 788876 Thrashed: 9
Page: 788877 Thrashed: 9
Page: 788878 Thrashed: 9
Page: 788879 Thrashed: 9
Page: 788880 Thrashed: 9
Page: 788881 Thrashed: 9
Page: 788882 Thrashed: 9
Page: 788883 Thrashed: 9
Page: 788884 Thrashed: 9
Page: 788885 Thrashed: 9
Page: 788886 Thrashed: 9
Page: 788887 Thrashed: 9
Page: 788888 Thrashed: 9
Page: 788889 Thrashed: 9
Page: 788890 Thrashed: 9
Page: 788891 Thrashed: 9
Page: 788892 Thrashed: 9
Page: 788893 Thrashed: 9
Page: 788894 Thrashed: 9
Page: 788895 Thrashed: 9
Page: 788896 Thrashed: 9
Page: 788897 Thrashed: 9
Page: 788898 Thrashed: 9
Page: 788899 Thrashed: 9
Page: 788900 Thrashed: 9
Page: 788901 Thrashed: 9
Page: 788902 Thrashed: 9
Page: 788903 Thrashed: 9
Page: 788904 Thrashed: 9
Page: 788905 Thrashed: 9
Page: 788906 Thrashed: 9
Page: 788907 Thrashed: 9
Page: 788908 Thrashed: 9
Page: 788909 Thrashed: 9
Page: 788910 Thrashed: 9
Page: 788911 Thrashed: 9
Page: 788912 Thrashed: 9
Page: 788913 Thrashed: 9
Page: 788914 Thrashed: 9
Page: 788915 Thrashed: 9
Page: 788916 Thrashed: 9
Page: 788917 Thrashed: 9
Page: 788918 Thrashed: 9
Page: 788919 Thrashed: 9
Page: 788920 Thrashed: 9
Page: 788921 Thrashed: 9
Page: 788922 Thrashed: 9
Page: 788923 Thrashed: 9
Page: 788924 Thrashed: 9
Page: 788925 Thrashed: 9
Page: 788926 Thrashed: 9
Page: 788927 Thrashed: 9
Page: 788928 Thrashed: 9
Page: 788929 Thrashed: 9
Page: 788930 Thrashed: 9
Page: 788931 Thrashed: 9
Page: 788932 Thrashed: 9
Page: 788933 Thrashed: 9
Page: 788934 Thrashed: 9
Page: 788935 Thrashed: 9
Page: 788936 Thrashed: 9
Page: 788937 Thrashed: 9
Page: 788938 Thrashed: 9
Page: 788939 Thrashed: 9
Page: 788940 Thrashed: 9
Page: 788941 Thrashed: 9
Page: 788942 Thrashed: 9
Page: 788943 Thrashed: 9
Page: 788944 Thrashed: 9
Page: 788945 Thrashed: 9
Page: 788946 Thrashed: 9
Page: 788947 Thrashed: 9
Page: 788948 Thrashed: 9
Page: 788949 Thrashed: 9
Page: 788950 Thrashed: 9
Page: 788951 Thrashed: 9
Page: 788952 Thrashed: 9
Page: 788953 Thrashed: 9
Page: 788954 Thrashed: 9
Page: 788955 Thrashed: 9
Page: 788956 Thrashed: 9
Page: 788957 Thrashed: 9
Page: 788958 Thrashed: 9
Page: 788959 Thrashed: 9
Page: 788960 Thrashed: 9
Page: 788961 Thrashed: 9
Page: 788962 Thrashed: 9
Page: 788963 Thrashed: 9
Page: 788964 Thrashed: 9
Page: 788965 Thrashed: 9
Page: 788966 Thrashed: 9
Page: 788967 Thrashed: 9
Page: 788968 Thrashed: 9
Page: 788969 Thrashed: 9
Page: 788970 Thrashed: 9
Page: 788971 Thrashed: 9
Page: 788972 Thrashed: 9
Page: 788973 Thrashed: 9
Page: 788974 Thrashed: 9
Page: 788975 Thrashed: 9
Page: 788976 Thrashed: 9
Page: 788977 Thrashed: 9
Page: 788978 Thrashed: 9
Page: 788979 Thrashed: 9
Page: 788980 Thrashed: 9
Page: 788981 Thrashed: 9
Page: 788982 Thrashed: 9
Page: 788983 Thrashed: 9
Page: 788984 Thrashed: 9
Page: 788985 Thrashed: 9
Page: 788986 Thrashed: 9
Page: 788987 Thrashed: 9
Page: 788988 Thrashed: 9
Page: 788989 Thrashed: 9
Page: 788990 Thrashed: 9
Page: 788991 Thrashed: 9
Page: 788992 Thrashed: 9
Page: 788993 Thrashed: 9
Page: 788994 Thrashed: 9
Page: 788995 Thrashed: 9
Page: 788996 Thrashed: 9
Page: 788997 Thrashed: 9
Page: 788998 Thrashed: 9
Page: 788999 Thrashed: 9
Page: 789000 Thrashed: 9
Page: 789001 Thrashed: 9
Page: 789002 Thrashed: 9
Page: 789003 Thrashed: 9
Page: 789004 Thrashed: 9
Page: 789005 Thrashed: 9
Page: 789006 Thrashed: 9
Page: 789007 Thrashed: 9
Page: 789008 Thrashed: 9
Page: 789009 Thrashed: 9
Page: 789010 Thrashed: 9
Page: 789011 Thrashed: 9
Page: 789012 Thrashed: 9
Page: 789013 Thrashed: 9
Page: 789014 Thrashed: 9
Page: 789015 Thrashed: 9
Page: 789016 Thrashed: 9
Page: 789017 Thrashed: 9
Page: 789018 Thrashed: 9
Page: 789019 Thrashed: 9
Page: 789020 Thrashed: 9
Page: 789021 Thrashed: 9
Page: 789022 Thrashed: 9
Page: 789023 Thrashed: 9
Page: 789024 Thrashed: 9
Page: 789025 Thrashed: 9
Page: 789026 Thrashed: 9
Page: 789027 Thrashed: 9
Page: 789028 Thrashed: 9
Page: 789029 Thrashed: 9
Page: 789030 Thrashed: 9
Page: 789031 Thrashed: 9
Page: 789032 Thrashed: 9
Page: 789033 Thrashed: 9
Page: 789034 Thrashed: 9
Page: 789035 Thrashed: 9
Page: 789036 Thrashed: 9
Page: 789037 Thrashed: 9
Page: 789038 Thrashed: 9
Page: 789039 Thrashed: 9
Page: 789040 Thrashed: 9
Page: 789041 Thrashed: 9
Page: 789042 Thrashed: 9
Page: 789043 Thrashed: 9
Page: 789044 Thrashed: 9
Page: 789045 Thrashed: 9
Page: 789046 Thrashed: 9
Page: 789047 Thrashed: 9
Page: 789048 Thrashed: 9
Page: 789049 Thrashed: 9
Page: 789050 Thrashed: 9
Page: 789051 Thrashed: 9
Page: 789052 Thrashed: 9
Page: 789053 Thrashed: 9
Page: 789054 Thrashed: 9
Page: 789055 Thrashed: 9
Page: 789056 Thrashed: 9
Page: 789057 Thrashed: 9
Page: 789058 Thrashed: 9
Page: 789059 Thrashed: 9
Page: 789060 Thrashed: 9
Page: 789061 Thrashed: 9
Page: 789062 Thrashed: 9
Page: 789063 Thrashed: 9
Page: 789064 Thrashed: 9
Page: 789065 Thrashed: 9
Page: 789066 Thrashed: 9
Page: 789067 Thrashed: 9
Page: 789068 Thrashed: 9
Page: 789069 Thrashed: 9
Page: 789070 Thrashed: 9
Page: 789071 Thrashed: 9
Page: 789072 Thrashed: 9
Page: 789073 Thrashed: 9
Page: 789074 Thrashed: 9
Page: 789075 Thrashed: 9
Page: 789076 Thrashed: 9
Page: 789077 Thrashed: 9
Page: 789078 Thrashed: 9
Page: 789079 Thrashed: 9
Page: 789080 Thrashed: 9
Page: 789081 Thrashed: 9
Page: 789082 Thrashed: 9
Page: 789083 Thrashed: 9
Page: 789084 Thrashed: 9
Page: 789085 Thrashed: 9
Page: 789086 Thrashed: 9
Page: 789087 Thrashed: 9
Page: 789088 Thrashed: 9
Page: 789089 Thrashed: 9
Page: 789090 Thrashed: 9
Page: 789091 Thrashed: 9
Page: 789092 Thrashed: 9
Page: 789093 Thrashed: 9
Page: 789094 Thrashed: 9
Page: 789095 Thrashed: 9
Page: 789096 Thrashed: 9
Page: 789097 Thrashed: 9
Page: 789098 Thrashed: 9
Page: 789099 Thrashed: 9
Page: 789100 Thrashed: 9
Page: 789101 Thrashed: 9
Page: 789102 Thrashed: 9
Page: 789103 Thrashed: 9
Page: 789104 Thrashed: 9
Page: 789105 Thrashed: 9
Page: 789106 Thrashed: 9
Page: 789107 Thrashed: 9
Page: 789108 Thrashed: 9
Page: 789109 Thrashed: 9
Page: 789110 Thrashed: 9
Page: 789111 Thrashed: 9
Page: 789112 Thrashed: 9
Page: 789113 Thrashed: 9
Page: 789114 Thrashed: 9
Page: 789115 Thrashed: 9
Page: 789116 Thrashed: 9
Page: 789117 Thrashed: 9
Page: 789118 Thrashed: 9
Page: 789119 Thrashed: 9
Page: 789120 Thrashed: 9
Page: 789121 Thrashed: 9
Page: 789122 Thrashed: 9
Page: 789123 Thrashed: 9
Page: 789124 Thrashed: 9
Page: 789125 Thrashed: 9
Page: 789126 Thrashed: 9
Page: 789127 Thrashed: 9
Page: 789128 Thrashed: 9
Page: 789129 Thrashed: 9
Page: 789130 Thrashed: 9
Page: 789131 Thrashed: 9
Page: 789132 Thrashed: 9
Page: 789133 Thrashed: 9
Page: 789134 Thrashed: 9
Page: 789135 Thrashed: 9
Page: 789136 Thrashed: 9
Page: 789137 Thrashed: 9
Page: 789138 Thrashed: 9
Page: 789139 Thrashed: 9
Page: 789140 Thrashed: 9
Page: 789141 Thrashed: 9
Page: 789142 Thrashed: 9
Page: 789143 Thrashed: 9
Page: 789144 Thrashed: 9
Page: 789145 Thrashed: 9
Page: 789146 Thrashed: 9
Page: 789147 Thrashed: 9
Page: 789148 Thrashed: 9
Page: 789149 Thrashed: 9
Page: 789150 Thrashed: 9
Page: 789151 Thrashed: 9
Page: 789152 Thrashed: 9
Page: 789153 Thrashed: 9
Page: 789154 Thrashed: 9
Page: 789155 Thrashed: 9
Page: 789156 Thrashed: 9
Page: 789157 Thrashed: 9
Page: 789158 Thrashed: 9
Page: 789159 Thrashed: 9
Page: 789160 Thrashed: 9
Page: 789161 Thrashed: 9
Page: 789162 Thrashed: 9
Page: 789163 Thrashed: 9
Page: 789164 Thrashed: 9
Page: 789165 Thrashed: 9
Page: 789166 Thrashed: 9
Page: 789167 Thrashed: 9
Page: 789168 Thrashed: 9
Page: 789169 Thrashed: 9
Page: 789170 Thrashed: 9
Page: 789171 Thrashed: 9
Page: 789172 Thrashed: 9
Page: 789173 Thrashed: 9
Page: 789174 Thrashed: 9
Page: 789175 Thrashed: 9
Page: 789176 Thrashed: 9
Page: 789177 Thrashed: 9
Page: 789178 Thrashed: 9
Page: 789179 Thrashed: 9
Page: 789180 Thrashed: 9
Page: 789181 Thrashed: 9
Page: 789182 Thrashed: 9
Page: 789183 Thrashed: 9
Page: 789184 Thrashed: 9
Page: 789185 Thrashed: 9
Page: 789186 Thrashed: 9
Page: 789187 Thrashed: 9
Page: 789188 Thrashed: 9
Page: 789189 Thrashed: 9
Page: 789190 Thrashed: 9
Page: 789191 Thrashed: 9
Page: 789192 Thrashed: 9
Page: 789193 Thrashed: 9
Page: 789194 Thrashed: 9
Page: 789195 Thrashed: 9
Page: 789196 Thrashed: 9
Page: 789197 Thrashed: 9
Page: 789198 Thrashed: 9
Page: 789199 Thrashed: 9
Page: 789200 Thrashed: 9
Page: 789201 Thrashed: 9
Page: 789202 Thrashed: 9
Page: 789203 Thrashed: 9
Page: 789204 Thrashed: 9
Page: 789205 Thrashed: 9
Page: 789206 Thrashed: 9
Page: 789207 Thrashed: 9
Page: 789208 Thrashed: 9
Page: 789209 Thrashed: 9
Page: 789210 Thrashed: 9
Page: 789211 Thrashed: 9
Page: 789212 Thrashed: 9
Page: 789213 Thrashed: 9
Page: 789214 Thrashed: 9
Page: 789215 Thrashed: 9
Page: 789216 Thrashed: 9
Page: 789217 Thrashed: 9
Page: 789218 Thrashed: 9
Page: 789219 Thrashed: 9
Page: 789220 Thrashed: 9
Page: 789221 Thrashed: 9
Page: 789222 Thrashed: 9
Page: 789223 Thrashed: 9
Page: 789224 Thrashed: 9
Page: 789225 Thrashed: 9
Page: 789226 Thrashed: 9
Page: 789227 Thrashed: 9
Page: 789228 Thrashed: 9
Page: 789229 Thrashed: 9
Page: 789230 Thrashed: 9
Page: 789231 Thrashed: 9
Page: 789232 Thrashed: 9
Page: 789233 Thrashed: 9
Page: 789234 Thrashed: 9
Page: 789235 Thrashed: 9
Page: 789236 Thrashed: 9
Page: 789237 Thrashed: 9
Page: 789238 Thrashed: 9
Page: 789239 Thrashed: 9
Page: 789240 Thrashed: 9
Page: 789241 Thrashed: 9
Page: 789242 Thrashed: 9
Page: 789243 Thrashed: 9
Page: 789244 Thrashed: 9
Page: 789245 Thrashed: 9
Page: 789246 Thrashed: 9
Page: 789247 Thrashed: 9
Page: 789248 Thrashed: 9
Page: 789249 Thrashed: 9
Page: 789250 Thrashed: 9
Page: 789251 Thrashed: 9
Page: 789252 Thrashed: 9
Page: 789253 Thrashed: 9
Page: 789254 Thrashed: 9
Page: 789255 Thrashed: 9
Page: 789256 Thrashed: 9
Page: 789257 Thrashed: 9
Page: 789258 Thrashed: 9
Page: 789259 Thrashed: 9
Page: 789260 Thrashed: 9
Page: 789261 Thrashed: 9
Page: 789262 Thrashed: 9
Page: 789263 Thrashed: 9
Page: 789264 Thrashed: 9
Page: 789265 Thrashed: 9
Page: 789266 Thrashed: 9
Page: 789267 Thrashed: 9
Page: 789268 Thrashed: 9
Page: 789269 Thrashed: 9
Page: 789270 Thrashed: 9
Page: 789271 Thrashed: 9
Page: 789272 Thrashed: 9
Page: 789273 Thrashed: 9
Page: 789274 Thrashed: 9
Page: 789275 Thrashed: 9
Page: 789276 Thrashed: 9
Page: 789277 Thrashed: 9
Page: 789278 Thrashed: 9
Page: 789279 Thrashed: 9
Page: 789280 Thrashed: 9
Page: 789281 Thrashed: 9
Page: 789282 Thrashed: 9
Page: 789283 Thrashed: 9
Page: 789284 Thrashed: 9
Page: 789285 Thrashed: 9
Page: 789286 Thrashed: 9
Page: 789287 Thrashed: 9
Page: 789288 Thrashed: 9
Page: 789289 Thrashed: 9
Page: 789290 Thrashed: 9
Page: 789291 Thrashed: 9
Page: 789292 Thrashed: 9
Page: 789293 Thrashed: 9
Page: 789294 Thrashed: 9
Page: 789295 Thrashed: 9
Page: 789296 Thrashed: 9
Page: 789297 Thrashed: 9
Page: 789298 Thrashed: 9
Page: 789299 Thrashed: 9
Page: 789300 Thrashed: 9
Page: 789301 Thrashed: 9
Page: 789302 Thrashed: 9
Page: 789303 Thrashed: 9
Page: 789304 Thrashed: 9
Page: 789305 Thrashed: 9
Page: 789306 Thrashed: 9
Page: 789307 Thrashed: 9
Page: 789308 Thrashed: 9
Page: 789309 Thrashed: 9
Page: 789310 Thrashed: 9
Page: 789311 Thrashed: 9
Page: 789312 Thrashed: 9
Page: 789313 Thrashed: 9
Page: 789314 Thrashed: 9
Page: 789315 Thrashed: 9
Page: 789316 Thrashed: 9
Page: 789317 Thrashed: 9
Page: 789318 Thrashed: 9
Page: 789319 Thrashed: 9
Page: 789320 Thrashed: 9
Page: 789321 Thrashed: 9
Page: 789322 Thrashed: 9
Page: 789323 Thrashed: 9
Page: 789324 Thrashed: 9
Page: 789325 Thrashed: 9
Page: 789326 Thrashed: 9
Page: 789327 Thrashed: 9
Page: 789328 Thrashed: 9
Page: 789329 Thrashed: 9
Page: 789330 Thrashed: 9
Page: 789331 Thrashed: 9
Page: 789332 Thrashed: 9
Page: 789333 Thrashed: 9
Page: 789334 Thrashed: 9
Page: 789335 Thrashed: 9
Page: 789336 Thrashed: 9
Page: 789337 Thrashed: 9
Page: 789338 Thrashed: 9
Page: 789339 Thrashed: 9
Page: 789340 Thrashed: 9
Page: 789341 Thrashed: 9
Page: 789342 Thrashed: 9
Page: 789343 Thrashed: 9
Page: 789344 Thrashed: 9
Page: 789345 Thrashed: 9
Page: 789346 Thrashed: 9
Page: 789347 Thrashed: 9
Page: 789348 Thrashed: 9
Page: 789349 Thrashed: 9
Page: 789350 Thrashed: 9
Page: 789351 Thrashed: 9
Page: 789352 Thrashed: 9
Page: 789353 Thrashed: 9
Page: 789354 Thrashed: 9
Page: 789355 Thrashed: 9
Page: 789356 Thrashed: 9
Page: 789357 Thrashed: 9
Page: 789358 Thrashed: 9
Page: 789359 Thrashed: 9
Page: 789360 Thrashed: 9
Page: 789361 Thrashed: 9
Page: 789362 Thrashed: 9
Page: 789363 Thrashed: 9
Page: 789364 Thrashed: 9
Page: 789365 Thrashed: 9
Page: 789366 Thrashed: 9
Page: 789367 Thrashed: 9
Page: 789368 Thrashed: 9
Page: 789369 Thrashed: 9
Page: 789370 Thrashed: 9
Page: 789371 Thrashed: 9
Page: 789372 Thrashed: 9
Page: 789373 Thrashed: 9
Page: 789374 Thrashed: 9
Page: 789375 Thrashed: 9
Page: 789376 Thrashed: 9
Page: 789377 Thrashed: 9
Page: 789378 Thrashed: 9
Page: 789379 Thrashed: 9
Page: 789380 Thrashed: 9
Page: 789381 Thrashed: 9
Page: 789382 Thrashed: 9
Page: 789383 Thrashed: 9
Page: 789384 Thrashed: 9
Page: 789385 Thrashed: 9
Page: 789386 Thrashed: 9
Page: 789387 Thrashed: 9
Page: 789388 Thrashed: 9
Page: 789389 Thrashed: 9
Page: 789390 Thrashed: 9
Page: 789391 Thrashed: 9
Page: 789392 Thrashed: 9
Page: 789393 Thrashed: 9
Page: 789394 Thrashed: 9
Page: 789395 Thrashed: 9
Page: 789396 Thrashed: 9
Page: 789397 Thrashed: 9
Page: 789398 Thrashed: 9
Page: 789399 Thrashed: 9
Page: 789400 Thrashed: 9
Page: 789401 Thrashed: 9
Page: 789402 Thrashed: 9
Page: 789403 Thrashed: 9
Page: 789404 Thrashed: 9
Page: 789405 Thrashed: 9
Page: 789406 Thrashed: 9
Page: 789407 Thrashed: 9
Page: 789408 Thrashed: 9
Page: 789409 Thrashed: 9
Page: 789410 Thrashed: 9
Page: 789411 Thrashed: 9
Page: 789412 Thrashed: 9
Page: 789413 Thrashed: 9
Page: 789414 Thrashed: 9
Page: 789415 Thrashed: 9
Page: 789416 Thrashed: 9
Page: 789417 Thrashed: 9
Page: 789418 Thrashed: 9
Page: 789419 Thrashed: 9
Page: 789420 Thrashed: 9
Page: 789421 Thrashed: 9
Page: 789422 Thrashed: 9
Page: 789423 Thrashed: 9
Page: 789424 Thrashed: 9
Page: 789425 Thrashed: 9
Page: 789426 Thrashed: 9
Page: 789427 Thrashed: 9
Page: 789428 Thrashed: 9
Page: 789429 Thrashed: 9
Page: 789430 Thrashed: 9
Page: 789431 Thrashed: 9
Page: 789432 Thrashed: 9
Page: 789433 Thrashed: 9
Page: 789434 Thrashed: 9
Page: 789435 Thrashed: 9
Page: 789436 Thrashed: 9
Page: 789437 Thrashed: 9
Page: 789438 Thrashed: 9
Page: 789439 Thrashed: 9
Page: 789440 Thrashed: 9
Page: 789441 Thrashed: 9
Page: 789442 Thrashed: 9
Page: 789443 Thrashed: 9
Page: 789444 Thrashed: 9
Page: 789445 Thrashed: 9
Page: 789446 Thrashed: 9
Page: 789447 Thrashed: 9
Page: 789448 Thrashed: 9
Page: 789449 Thrashed: 9
Page: 789450 Thrashed: 9
Page: 789451 Thrashed: 9
Page: 789452 Thrashed: 9
Page: 789453 Thrashed: 9
Page: 789454 Thrashed: 9
Page: 789455 Thrashed: 9
Page: 789456 Thrashed: 9
Page: 789457 Thrashed: 9
Page: 789458 Thrashed: 9
Page: 789459 Thrashed: 9
Page: 789460 Thrashed: 9
Page: 789461 Thrashed: 9
Page: 789462 Thrashed: 9
Page: 789463 Thrashed: 9
Page: 789464 Thrashed: 9
Page: 789465 Thrashed: 9
Page: 789466 Thrashed: 9
Page: 789467 Thrashed: 9
Page: 789468 Thrashed: 9
Page: 789469 Thrashed: 9
Page: 789470 Thrashed: 9
Page: 789471 Thrashed: 9
Page: 789472 Thrashed: 9
Page: 789473 Thrashed: 9
Page: 789474 Thrashed: 9
Page: 789475 Thrashed: 9
Page: 789476 Thrashed: 9
Page: 789477 Thrashed: 9
Page: 789478 Thrashed: 9
Page: 789479 Thrashed: 9
Page: 789480 Thrashed: 9
Page: 789481 Thrashed: 9
Page: 789482 Thrashed: 9
Page: 789483 Thrashed: 9
Page: 789484 Thrashed: 9
Page: 789485 Thrashed: 9
Page: 789486 Thrashed: 9
Page: 789487 Thrashed: 9
Page: 789488 Thrashed: 9
Page: 789489 Thrashed: 9
Page: 789490 Thrashed: 9
Page: 789491 Thrashed: 9
Page: 789492 Thrashed: 9
Page: 789493 Thrashed: 9
Page: 789494 Thrashed: 9
Page: 789495 Thrashed: 9
Page: 789496 Thrashed: 9
Page: 789497 Thrashed: 9
Page: 789498 Thrashed: 9
Page: 789499 Thrashed: 9
Page: 789500 Thrashed: 9
Page: 789501 Thrashed: 9
Page: 789502 Thrashed: 9
Page: 789503 Thrashed: 9
Page: 789504 Thrashed: 3
Page: 789505 Thrashed: 3
Page: 789506 Thrashed: 3
Page: 789507 Thrashed: 3
Page: 789508 Thrashed: 3
Page: 789509 Thrashed: 3
Page: 789510 Thrashed: 3
Page: 789511 Thrashed: 3
Page: 789512 Thrashed: 3
Page: 789513 Thrashed: 3
Page: 789514 Thrashed: 3
Page: 789515 Thrashed: 3
Page: 789516 Thrashed: 3
Page: 789517 Thrashed: 3
Page: 789518 Thrashed: 3
Page: 789519 Thrashed: 3
Page: 789520 Thrashed: 3
Page: 789521 Thrashed: 3
Page: 789522 Thrashed: 3
Page: 789523 Thrashed: 3
Page: 789524 Thrashed: 3
Page: 789525 Thrashed: 3
Page: 789526 Thrashed: 3
Page: 789527 Thrashed: 3
Page: 789528 Thrashed: 3
Page: 789529 Thrashed: 3
Page: 789530 Thrashed: 3
Page: 789531 Thrashed: 3
Page: 789532 Thrashed: 3
Page: 789533 Thrashed: 3
Page: 789534 Thrashed: 3
Page: 789535 Thrashed: 3
Page: 789536 Thrashed: 3
Page: 789537 Thrashed: 3
Page: 789538 Thrashed: 3
Page: 789539 Thrashed: 3
Page: 789540 Thrashed: 3
Page: 789541 Thrashed: 3
Page: 789542 Thrashed: 3
Page: 789543 Thrashed: 3
Page: 789544 Thrashed: 3
Page: 789545 Thrashed: 3
Page: 789546 Thrashed: 3
Page: 789547 Thrashed: 3
Page: 789548 Thrashed: 3
Page: 789549 Thrashed: 3
Page: 789550 Thrashed: 3
Page: 789551 Thrashed: 3
Page: 789552 Thrashed: 3
Page: 789553 Thrashed: 3
Page: 789554 Thrashed: 3
Page: 789555 Thrashed: 3
Page: 789556 Thrashed: 3
Page: 789557 Thrashed: 3
Page: 789558 Thrashed: 3
Page: 789559 Thrashed: 3
Page: 789560 Thrashed: 3
Page: 789561 Thrashed: 3
Page: 789562 Thrashed: 3
Page: 789563 Thrashed: 3
Page: 789564 Thrashed: 3
Page: 789565 Thrashed: 3
Page: 789566 Thrashed: 3
Page: 789567 Thrashed: 3
Page: 789568 Thrashed: 3
Page: 789569 Thrashed: 3
Page: 789570 Thrashed: 3
Page: 789571 Thrashed: 3
Page: 789572 Thrashed: 3
Page: 789573 Thrashed: 3
Page: 789574 Thrashed: 3
Page: 789575 Thrashed: 3
Page: 789576 Thrashed: 3
Page: 789577 Thrashed: 3
Page: 789578 Thrashed: 3
Page: 789579 Thrashed: 3
Page: 789580 Thrashed: 3
Page: 789581 Thrashed: 3
Page: 789582 Thrashed: 3
Page: 789583 Thrashed: 3
Page: 789584 Thrashed: 3
Page: 789585 Thrashed: 3
Page: 789586 Thrashed: 3
Page: 789587 Thrashed: 3
Page: 789588 Thrashed: 3
Page: 789589 Thrashed: 3
Page: 789590 Thrashed: 3
Page: 789591 Thrashed: 3
Page: 789592 Thrashed: 3
Page: 789593 Thrashed: 3
Page: 789594 Thrashed: 3
Page: 789595 Thrashed: 3
Page: 789596 Thrashed: 3
Page: 789597 Thrashed: 3
Page: 789598 Thrashed: 3
Page: 789599 Thrashed: 3
Page: 789600 Thrashed: 3
Page: 789601 Thrashed: 3
Page: 789602 Thrashed: 3
Page: 789603 Thrashed: 3
Page: 789604 Thrashed: 3
Page: 789605 Thrashed: 3
Page: 789606 Thrashed: 3
Page: 789607 Thrashed: 3
Page: 789608 Thrashed: 3
Page: 789609 Thrashed: 3
Page: 789610 Thrashed: 3
Page: 789611 Thrashed: 3
Page: 789612 Thrashed: 3
Page: 789613 Thrashed: 3
Page: 789614 Thrashed: 3
Page: 789615 Thrashed: 3
Page: 789616 Thrashed: 3
Page: 789617 Thrashed: 3
Page: 789618 Thrashed: 3
Page: 789619 Thrashed: 3
Page: 789620 Thrashed: 3
Page: 789621 Thrashed: 3
Page: 789622 Thrashed: 3
Page: 789623 Thrashed: 3
Page: 789624 Thrashed: 3
Page: 789625 Thrashed: 3
Page: 789626 Thrashed: 3
Page: 789627 Thrashed: 3
Page: 789628 Thrashed: 3
Page: 789629 Thrashed: 3
Page: 789630 Thrashed: 3
Page: 789631 Thrashed: 3
Page: 789632 Thrashed: 3
Page: 789633 Thrashed: 3
Page: 789634 Thrashed: 3
Page: 789635 Thrashed: 3
Page: 789636 Thrashed: 3
Page: 789637 Thrashed: 3
Page: 789638 Thrashed: 3
Page: 789639 Thrashed: 3
Page: 789640 Thrashed: 3
Page: 789641 Thrashed: 3
Page: 789642 Thrashed: 3
Page: 789643 Thrashed: 3
Page: 789644 Thrashed: 3
Page: 789645 Thrashed: 3
Page: 789646 Thrashed: 3
Page: 789647 Thrashed: 3
Page: 789648 Thrashed: 3
Page: 789649 Thrashed: 3
Page: 789650 Thrashed: 3
Page: 789651 Thrashed: 3
Page: 789652 Thrashed: 3
Page: 789653 Thrashed: 3
Page: 789654 Thrashed: 3
Page: 789655 Thrashed: 3
Page: 789656 Thrashed: 3
Page: 789657 Thrashed: 3
Page: 789658 Thrashed: 3
Page: 789659 Thrashed: 3
Page: 789660 Thrashed: 3
Page: 789661 Thrashed: 3
Page: 789662 Thrashed: 3
Page: 789663 Thrashed: 3
Page: 789664 Thrashed: 3
Page: 789665 Thrashed: 3
Page: 789666 Thrashed: 3
Page: 789667 Thrashed: 3
Page: 789668 Thrashed: 3
Page: 789669 Thrashed: 3
Page: 789670 Thrashed: 3
Page: 789671 Thrashed: 3
Page: 789672 Thrashed: 3
Page: 789673 Thrashed: 3
Page: 789674 Thrashed: 3
Page: 789675 Thrashed: 3
Page: 789676 Thrashed: 3
Page: 789677 Thrashed: 3
Page: 789678 Thrashed: 3
Page: 789679 Thrashed: 3
Page: 789680 Thrashed: 3
Page: 789681 Thrashed: 3
Page: 789682 Thrashed: 3
Page: 789683 Thrashed: 3
Page: 789684 Thrashed: 3
Page: 789685 Thrashed: 3
Page: 789686 Thrashed: 3
Page: 789687 Thrashed: 3
Page: 789688 Thrashed: 3
Page: 789689 Thrashed: 3
Page: 789690 Thrashed: 3
Page: 789691 Thrashed: 3
Page: 789692 Thrashed: 3
Page: 789693 Thrashed: 3
Page: 789694 Thrashed: 3
Page: 789695 Thrashed: 3
Page: 789696 Thrashed: 3
Page: 789697 Thrashed: 3
Page: 789698 Thrashed: 3
Page: 789699 Thrashed: 3
Page: 789700 Thrashed: 3
Page: 789701 Thrashed: 3
Page: 789702 Thrashed: 3
Page: 789703 Thrashed: 3
Page: 789704 Thrashed: 3
Page: 789705 Thrashed: 3
Page: 789706 Thrashed: 3
Page: 789707 Thrashed: 3
Page: 789708 Thrashed: 3
Page: 789709 Thrashed: 3
Page: 789710 Thrashed: 3
Page: 789711 Thrashed: 3
Page: 789712 Thrashed: 3
Page: 789713 Thrashed: 3
Page: 789714 Thrashed: 3
Page: 789715 Thrashed: 3
Page: 789716 Thrashed: 3
Page: 789717 Thrashed: 3
Page: 789718 Thrashed: 3
Page: 789719 Thrashed: 3
Page: 789720 Thrashed: 3
Page: 789721 Thrashed: 3
Page: 789722 Thrashed: 3
Page: 789723 Thrashed: 3
Page: 789724 Thrashed: 3
Page: 789725 Thrashed: 3
Page: 789726 Thrashed: 3
Page: 789727 Thrashed: 3
Page: 789728 Thrashed: 3
Page: 789729 Thrashed: 3
Page: 789730 Thrashed: 3
Page: 789731 Thrashed: 3
Page: 789732 Thrashed: 3
Page: 789733 Thrashed: 3
Page: 789734 Thrashed: 3
Page: 789735 Thrashed: 3
Page: 789736 Thrashed: 3
Page: 789737 Thrashed: 3
Page: 789738 Thrashed: 3
Page: 789739 Thrashed: 3
Page: 789740 Thrashed: 3
Page: 789741 Thrashed: 3
Page: 789742 Thrashed: 3
Page: 789743 Thrashed: 3
Page: 789744 Thrashed: 3
Page: 789745 Thrashed: 3
Page: 789746 Thrashed: 3
Page: 789747 Thrashed: 3
Page: 789748 Thrashed: 3
Page: 789749 Thrashed: 3
Page: 789750 Thrashed: 3
Page: 789751 Thrashed: 3
Page: 789752 Thrashed: 3
Page: 789753 Thrashed: 3
Page: 789754 Thrashed: 3
Page: 789755 Thrashed: 3
Page: 789756 Thrashed: 3
Page: 789757 Thrashed: 3
Page: 789758 Thrashed: 3
Page: 789759 Thrashed: 3
Page: 789760 Thrashed: 3
Page: 789761 Thrashed: 3
Page: 789762 Thrashed: 3
Page: 789763 Thrashed: 3
Page: 789764 Thrashed: 3
Page: 789765 Thrashed: 3
Page: 789766 Thrashed: 3
Page: 789767 Thrashed: 3
Page: 789768 Thrashed: 3
Page: 789769 Thrashed: 3
Page: 789770 Thrashed: 3
Page: 789771 Thrashed: 3
Page: 789772 Thrashed: 3
Page: 789773 Thrashed: 3
Page: 789774 Thrashed: 3
Page: 789775 Thrashed: 3
Page: 789776 Thrashed: 3
Page: 789777 Thrashed: 3
Page: 789778 Thrashed: 3
Page: 789779 Thrashed: 3
Page: 789780 Thrashed: 3
Page: 789781 Thrashed: 3
Page: 789782 Thrashed: 3
Page: 789783 Thrashed: 3
Page: 789784 Thrashed: 3
Page: 789785 Thrashed: 3
Page: 789786 Thrashed: 3
Page: 789787 Thrashed: 3
Page: 789788 Thrashed: 3
Page: 789789 Thrashed: 3
Page: 789790 Thrashed: 3
Page: 789791 Thrashed: 3
Page: 789792 Thrashed: 3
Page: 789793 Thrashed: 3
Page: 789794 Thrashed: 3
Page: 789795 Thrashed: 3
Page: 789796 Thrashed: 3
Page: 789797 Thrashed: 3
Page: 789798 Thrashed: 3
Page: 789799 Thrashed: 3
Page: 789800 Thrashed: 3
Page: 789801 Thrashed: 3
Page: 789802 Thrashed: 3
Page: 789803 Thrashed: 3
Page: 789804 Thrashed: 3
Page: 789805 Thrashed: 3
Page: 789806 Thrashed: 3
Page: 789807 Thrashed: 3
Page: 789808 Thrashed: 3
Page: 789809 Thrashed: 3
Page: 789810 Thrashed: 3
Page: 789811 Thrashed: 3
Page: 789812 Thrashed: 3
Page: 789813 Thrashed: 3
Page: 789814 Thrashed: 3
Page: 789815 Thrashed: 3
Page: 789816 Thrashed: 3
Page: 789817 Thrashed: 3
Page: 789818 Thrashed: 3
Page: 789819 Thrashed: 3
Page: 789820 Thrashed: 3
Page: 789821 Thrashed: 3
Page: 789822 Thrashed: 3
Page: 789823 Thrashed: 3
Page: 789824 Thrashed: 3
Page: 789825 Thrashed: 3
Page: 789826 Thrashed: 3
Page: 789827 Thrashed: 3
Page: 789828 Thrashed: 3
Page: 789829 Thrashed: 3
Page: 789830 Thrashed: 3
Page: 789831 Thrashed: 3
Page: 789832 Thrashed: 3
Page: 789833 Thrashed: 3
Page: 789834 Thrashed: 3
Page: 789835 Thrashed: 3
Page: 789836 Thrashed: 3
Page: 789837 Thrashed: 3
Page: 789838 Thrashed: 3
Page: 789839 Thrashed: 3
Page: 789840 Thrashed: 3
Page: 789841 Thrashed: 3
Page: 789842 Thrashed: 3
Page: 789843 Thrashed: 3
Page: 789844 Thrashed: 3
Page: 789845 Thrashed: 3
Page: 789846 Thrashed: 3
Page: 789847 Thrashed: 3
Page: 789848 Thrashed: 3
Page: 789849 Thrashed: 3
Page: 789850 Thrashed: 3
Page: 789851 Thrashed: 3
Page: 789852 Thrashed: 3
Page: 789853 Thrashed: 3
Page: 789854 Thrashed: 3
Page: 789855 Thrashed: 3
Page: 789856 Thrashed: 3
Page: 789857 Thrashed: 3
Page: 789858 Thrashed: 3
Page: 789859 Thrashed: 3
Page: 789860 Thrashed: 3
Page: 789861 Thrashed: 3
Page: 789862 Thrashed: 3
Page: 789863 Thrashed: 3
Page: 789864 Thrashed: 3
Page: 789865 Thrashed: 3
Page: 789866 Thrashed: 3
Page: 789867 Thrashed: 3
Page: 789868 Thrashed: 3
Page: 789869 Thrashed: 3
Page: 789870 Thrashed: 3
Page: 789871 Thrashed: 3
Page: 789872 Thrashed: 3
Page: 789873 Thrashed: 3
Page: 789874 Thrashed: 3
Page: 789875 Thrashed: 3
Page: 789876 Thrashed: 3
Page: 789877 Thrashed: 3
Page: 789878 Thrashed: 3
Page: 789879 Thrashed: 3
Page: 789880 Thrashed: 3
Page: 789881 Thrashed: 3
Page: 789882 Thrashed: 3
Page: 789883 Thrashed: 3
Page: 789884 Thrashed: 3
Page: 789885 Thrashed: 3
Page: 789886 Thrashed: 3
Page: 789887 Thrashed: 3
Page: 789888 Thrashed: 3
Page: 789889 Thrashed: 3
Page: 789890 Thrashed: 3
Page: 789891 Thrashed: 3
Page: 789892 Thrashed: 3
Page: 789893 Thrashed: 3
Page: 789894 Thrashed: 3
Page: 789895 Thrashed: 3
Page: 789896 Thrashed: 3
Page: 789897 Thrashed: 3
Page: 789898 Thrashed: 3
Page: 789899 Thrashed: 3
Page: 789900 Thrashed: 3
Page: 789901 Thrashed: 3
Page: 789902 Thrashed: 3
Page: 789903 Thrashed: 3
Page: 789904 Thrashed: 3
Page: 789905 Thrashed: 3
Page: 789906 Thrashed: 3
Page: 789907 Thrashed: 3
Page: 789908 Thrashed: 3
Page: 789909 Thrashed: 3
Page: 789910 Thrashed: 3
Page: 789911 Thrashed: 3
Page: 789912 Thrashed: 3
Page: 789913 Thrashed: 3
Page: 789914 Thrashed: 3
Page: 789915 Thrashed: 3
Page: 789916 Thrashed: 3
Page: 789917 Thrashed: 3
Page: 789918 Thrashed: 3
Page: 789919 Thrashed: 3
Page: 789920 Thrashed: 3
Page: 789921 Thrashed: 3
Page: 789922 Thrashed: 3
Page: 789923 Thrashed: 3
Page: 789924 Thrashed: 3
Page: 789925 Thrashed: 3
Page: 789926 Thrashed: 3
Page: 789927 Thrashed: 3
Page: 789928 Thrashed: 3
Page: 789929 Thrashed: 3
Page: 789930 Thrashed: 3
Page: 789931 Thrashed: 3
Page: 789932 Thrashed: 3
Page: 789933 Thrashed: 3
Page: 789934 Thrashed: 3
Page: 789935 Thrashed: 3
Page: 789936 Thrashed: 3
Page: 789937 Thrashed: 3
Page: 789938 Thrashed: 3
Page: 789939 Thrashed: 3
Page: 789940 Thrashed: 3
Page: 789941 Thrashed: 3
Page: 789942 Thrashed: 3
Page: 789943 Thrashed: 3
Page: 789944 Thrashed: 3
Page: 789945 Thrashed: 3
Page: 789946 Thrashed: 3
Page: 789947 Thrashed: 3
Page: 789948 Thrashed: 3
Page: 789949 Thrashed: 3
Page: 789950 Thrashed: 3
Page: 789951 Thrashed: 3
Page: 789952 Thrashed: 3
Page: 789953 Thrashed: 3
Page: 789954 Thrashed: 3
Page: 789955 Thrashed: 3
Page: 789956 Thrashed: 3
Page: 789957 Thrashed: 3
Page: 789958 Thrashed: 3
Page: 789959 Thrashed: 3
Page: 789960 Thrashed: 3
Page: 789961 Thrashed: 3
Page: 789962 Thrashed: 3
Page: 789963 Thrashed: 3
Page: 789964 Thrashed: 3
Page: 789965 Thrashed: 3
Page: 789966 Thrashed: 3
Page: 789967 Thrashed: 3
Page: 789968 Thrashed: 3
Page: 789969 Thrashed: 3
Page: 789970 Thrashed: 3
Page: 789971 Thrashed: 3
Page: 789972 Thrashed: 3
Page: 789973 Thrashed: 3
Page: 789974 Thrashed: 3
Page: 789975 Thrashed: 3
Page: 789976 Thrashed: 3
Page: 789977 Thrashed: 3
Page: 789978 Thrashed: 3
Page: 789979 Thrashed: 3
Page: 789980 Thrashed: 3
Page: 789981 Thrashed: 3
Page: 789982 Thrashed: 3
Page: 789983 Thrashed: 3
Page: 789984 Thrashed: 3
Page: 789985 Thrashed: 3
Page: 789986 Thrashed: 3
Page: 789987 Thrashed: 3
Page: 789988 Thrashed: 3
Page: 789989 Thrashed: 3
Page: 789990 Thrashed: 3
Page: 789991 Thrashed: 3
Page: 789992 Thrashed: 3
Page: 789993 Thrashed: 3
Page: 789994 Thrashed: 3
Page: 789995 Thrashed: 3
Page: 789996 Thrashed: 3
Page: 789997 Thrashed: 3
Page: 789998 Thrashed: 3
Page: 789999 Thrashed: 3
Page: 790000 Thrashed: 3
Page: 790001 Thrashed: 3
Page: 790002 Thrashed: 3
Page: 790003 Thrashed: 3
Page: 790004 Thrashed: 3
Page: 790005 Thrashed: 3
Page: 790006 Thrashed: 3
Page: 790007 Thrashed: 3
Page: 790008 Thrashed: 3
Page: 790009 Thrashed: 3
Page: 790010 Thrashed: 3
Page: 790011 Thrashed: 3
Page: 790012 Thrashed: 3
Page: 790013 Thrashed: 3
Page: 790014 Thrashed: 3
Page: 790015 Thrashed: 3
Page: 790016 Thrashed: 7
Page: 790017 Thrashed: 7
Page: 790018 Thrashed: 7
Page: 790019 Thrashed: 7
Page: 790020 Thrashed: 7
Page: 790021 Thrashed: 7
Page: 790022 Thrashed: 7
Page: 790023 Thrashed: 7
Page: 790024 Thrashed: 7
Page: 790025 Thrashed: 7
Page: 790026 Thrashed: 7
Page: 790027 Thrashed: 7
Page: 790028 Thrashed: 7
Page: 790029 Thrashed: 7
Page: 790030 Thrashed: 7
Page: 790031 Thrashed: 7
Page: 790032 Thrashed: 7
Page: 790033 Thrashed: 7
Page: 790034 Thrashed: 7
Page: 790035 Thrashed: 7
Page: 790036 Thrashed: 7
Page: 790037 Thrashed: 7
Page: 790038 Thrashed: 7
Page: 790039 Thrashed: 7
Page: 790040 Thrashed: 7
Page: 790041 Thrashed: 7
Page: 790042 Thrashed: 7
Page: 790043 Thrashed: 7
Page: 790044 Thrashed: 7
Page: 790045 Thrashed: 7
Page: 790046 Thrashed: 7
Page: 790047 Thrashed: 7
Page: 790048 Thrashed: 7
Page: 790049 Thrashed: 7
Page: 790050 Thrashed: 7
Page: 790051 Thrashed: 7
Page: 790052 Thrashed: 7
Page: 790053 Thrashed: 7
Page: 790054 Thrashed: 7
Page: 790055 Thrashed: 7
Page: 790056 Thrashed: 7
Page: 790057 Thrashed: 7
Page: 790058 Thrashed: 7
Page: 790059 Thrashed: 7
Page: 790060 Thrashed: 7
Page: 790061 Thrashed: 7
Page: 790062 Thrashed: 7
Page: 790063 Thrashed: 7
Page: 790064 Thrashed: 7
Page: 790065 Thrashed: 7
Page: 790066 Thrashed: 7
Page: 790067 Thrashed: 7
Page: 790068 Thrashed: 7
Page: 790069 Thrashed: 7
Page: 790070 Thrashed: 7
Page: 790071 Thrashed: 7
Page: 790072 Thrashed: 7
Page: 790073 Thrashed: 7
Page: 790074 Thrashed: 7
Page: 790075 Thrashed: 7
Page: 790076 Thrashed: 7
Page: 790077 Thrashed: 7
Page: 790078 Thrashed: 7
Page: 790079 Thrashed: 7
Page: 790080 Thrashed: 7
Page: 790081 Thrashed: 7
Page: 790082 Thrashed: 7
Page: 790083 Thrashed: 7
Page: 790084 Thrashed: 7
Page: 790085 Thrashed: 7
Page: 790086 Thrashed: 7
Page: 790087 Thrashed: 7
Page: 790088 Thrashed: 7
Page: 790089 Thrashed: 7
Page: 790090 Thrashed: 7
Page: 790091 Thrashed: 7
Page: 790092 Thrashed: 7
Page: 790093 Thrashed: 7
Page: 790094 Thrashed: 7
Page: 790095 Thrashed: 7
Page: 790096 Thrashed: 7
Page: 790097 Thrashed: 7
Page: 790098 Thrashed: 7
Page: 790099 Thrashed: 7
Page: 790100 Thrashed: 7
Page: 790101 Thrashed: 7
Page: 790102 Thrashed: 7
Page: 790103 Thrashed: 7
Page: 790104 Thrashed: 7
Page: 790105 Thrashed: 7
Page: 790106 Thrashed: 7
Page: 790107 Thrashed: 7
Page: 790108 Thrashed: 7
Page: 790109 Thrashed: 7
Page: 790110 Thrashed: 7
Page: 790111 Thrashed: 7
Page: 790112 Thrashed: 7
Page: 790113 Thrashed: 7
Page: 790114 Thrashed: 7
Page: 790115 Thrashed: 7
Page: 790116 Thrashed: 7
Page: 790117 Thrashed: 7
Page: 790118 Thrashed: 7
Page: 790119 Thrashed: 7
Page: 790120 Thrashed: 7
Page: 790121 Thrashed: 7
Page: 790122 Thrashed: 7
Page: 790123 Thrashed: 7
Page: 790124 Thrashed: 7
Page: 790125 Thrashed: 7
Page: 790126 Thrashed: 7
Page: 790127 Thrashed: 7
Page: 790128 Thrashed: 7
Page: 790129 Thrashed: 7
Page: 790130 Thrashed: 7
Page: 790131 Thrashed: 7
Page: 790132 Thrashed: 7
Page: 790133 Thrashed: 7
Page: 790134 Thrashed: 7
Page: 790135 Thrashed: 7
Page: 790136 Thrashed: 7
Page: 790137 Thrashed: 7
Page: 790138 Thrashed: 7
Page: 790139 Thrashed: 7
Page: 790140 Thrashed: 7
Page: 790141 Thrashed: 7
Page: 790142 Thrashed: 7
Page: 790143 Thrashed: 7
Page: 790144 Thrashed: 7
Page: 790145 Thrashed: 7
Page: 790146 Thrashed: 7
Page: 790147 Thrashed: 7
Page: 790148 Thrashed: 7
Page: 790149 Thrashed: 7
Page: 790150 Thrashed: 7
Page: 790151 Thrashed: 7
Page: 790152 Thrashed: 7
Page: 790153 Thrashed: 7
Page: 790154 Thrashed: 7
Page: 790155 Thrashed: 7
Page: 790156 Thrashed: 7
Page: 790157 Thrashed: 7
Page: 790158 Thrashed: 7
Page: 790159 Thrashed: 7
Page: 790160 Thrashed: 7
Page: 790161 Thrashed: 7
Page: 790162 Thrashed: 7
Page: 790163 Thrashed: 7
Page: 790164 Thrashed: 7
Page: 790165 Thrashed: 7
Page: 790166 Thrashed: 7
Page: 790167 Thrashed: 7
Page: 790168 Thrashed: 7
Page: 790169 Thrashed: 7
Page: 790170 Thrashed: 7
Page: 790171 Thrashed: 7
Page: 790172 Thrashed: 7
Page: 790173 Thrashed: 7
Page: 790174 Thrashed: 7
Page: 790175 Thrashed: 7
Page: 790176 Thrashed: 7
Page: 790177 Thrashed: 7
Page: 790178 Thrashed: 7
Page: 790179 Thrashed: 7
Page: 790180 Thrashed: 7
Page: 790181 Thrashed: 7
Page: 790182 Thrashed: 7
Page: 790183 Thrashed: 7
Page: 790184 Thrashed: 7
Page: 790185 Thrashed: 7
Page: 790186 Thrashed: 7
Page: 790187 Thrashed: 7
Page: 790188 Thrashed: 7
Page: 790189 Thrashed: 7
Page: 790190 Thrashed: 7
Page: 790191 Thrashed: 7
Page: 790192 Thrashed: 7
Page: 790193 Thrashed: 7
Page: 790194 Thrashed: 7
Page: 790195 Thrashed: 7
Page: 790196 Thrashed: 7
Page: 790197 Thrashed: 7
Page: 790198 Thrashed: 7
Page: 790199 Thrashed: 7
Page: 790200 Thrashed: 7
Page: 790201 Thrashed: 7
Page: 790202 Thrashed: 7
Page: 790203 Thrashed: 7
Page: 790204 Thrashed: 7
Page: 790205 Thrashed: 7
Page: 790206 Thrashed: 7
Page: 790207 Thrashed: 7
Page: 790208 Thrashed: 7
Page: 790209 Thrashed: 7
Page: 790210 Thrashed: 7
Page: 790211 Thrashed: 7
Page: 790212 Thrashed: 7
Page: 790213 Thrashed: 7
Page: 790214 Thrashed: 7
Page: 790215 Thrashed: 7
Page: 790216 Thrashed: 7
Page: 790217 Thrashed: 7
Page: 790218 Thrashed: 7
Page: 790219 Thrashed: 7
Page: 790220 Thrashed: 7
Page: 790221 Thrashed: 7
Page: 790222 Thrashed: 7
Page: 790223 Thrashed: 7
Page: 790224 Thrashed: 7
Page: 790225 Thrashed: 7
Page: 790226 Thrashed: 7
Page: 790227 Thrashed: 7
Page: 790228 Thrashed: 7
Page: 790229 Thrashed: 7
Page: 790230 Thrashed: 7
Page: 790231 Thrashed: 7
Page: 790232 Thrashed: 7
Page: 790233 Thrashed: 7
Page: 790234 Thrashed: 7
Page: 790235 Thrashed: 7
Page: 790236 Thrashed: 7
Page: 790237 Thrashed: 7
Page: 790238 Thrashed: 7
Page: 790239 Thrashed: 7
Page: 790240 Thrashed: 7
Page: 790241 Thrashed: 7
Page: 790242 Thrashed: 7
Page: 790243 Thrashed: 7
Page: 790244 Thrashed: 7
Page: 790245 Thrashed: 7
Page: 790246 Thrashed: 7
Page: 790247 Thrashed: 7
Page: 790248 Thrashed: 7
Page: 790249 Thrashed: 7
Page: 790250 Thrashed: 7
Page: 790251 Thrashed: 7
Page: 790252 Thrashed: 7
Page: 790253 Thrashed: 7
Page: 790254 Thrashed: 7
Page: 790255 Thrashed: 7
Page: 790256 Thrashed: 7
Page: 790257 Thrashed: 7
Page: 790258 Thrashed: 7
Page: 790259 Thrashed: 7
Page: 790260 Thrashed: 7
Page: 790261 Thrashed: 7
Page: 790262 Thrashed: 7
Page: 790263 Thrashed: 7
Page: 790264 Thrashed: 7
Page: 790265 Thrashed: 7
Page: 790266 Thrashed: 7
Page: 790267 Thrashed: 7
Page: 790268 Thrashed: 7
Page: 790269 Thrashed: 7
Page: 790270 Thrashed: 7
Page: 790271 Thrashed: 7
Page: 790272 Thrashed: 7
Page: 790273 Thrashed: 7
Page: 790274 Thrashed: 7
Page: 790275 Thrashed: 7
Page: 790276 Thrashed: 7
Page: 790277 Thrashed: 7
Page: 790278 Thrashed: 7
Page: 790279 Thrashed: 7
Page: 790280 Thrashed: 7
Page: 790281 Thrashed: 7
Page: 790282 Thrashed: 7
Page: 790283 Thrashed: 7
Page: 790284 Thrashed: 7
Page: 790285 Thrashed: 7
Page: 790286 Thrashed: 7
Page: 790287 Thrashed: 7
Page: 790288 Thrashed: 7
Page: 790289 Thrashed: 7
Page: 790290 Thrashed: 7
Page: 790291 Thrashed: 7
Page: 790292 Thrashed: 7
Page: 790293 Thrashed: 7
Page: 790294 Thrashed: 7
Page: 790295 Thrashed: 7
Page: 790296 Thrashed: 7
Page: 790297 Thrashed: 7
Page: 790298 Thrashed: 7
Page: 790299 Thrashed: 7
Page: 790300 Thrashed: 7
Page: 790301 Thrashed: 7
Page: 790302 Thrashed: 7
Page: 790303 Thrashed: 7
Page: 790304 Thrashed: 7
Page: 790305 Thrashed: 7
Page: 790306 Thrashed: 7
Page: 790307 Thrashed: 7
Page: 790308 Thrashed: 7
Page: 790309 Thrashed: 7
Page: 790310 Thrashed: 7
Page: 790311 Thrashed: 7
Page: 790312 Thrashed: 7
Page: 790313 Thrashed: 7
Page: 790314 Thrashed: 7
Page: 790315 Thrashed: 7
Page: 790316 Thrashed: 7
Page: 790317 Thrashed: 7
Page: 790318 Thrashed: 7
Page: 790319 Thrashed: 7
Page: 790320 Thrashed: 7
Page: 790321 Thrashed: 7
Page: 790322 Thrashed: 7
Page: 790323 Thrashed: 7
Page: 790324 Thrashed: 7
Page: 790325 Thrashed: 7
Page: 790326 Thrashed: 7
Page: 790327 Thrashed: 7
Page: 790328 Thrashed: 7
Page: 790329 Thrashed: 7
Page: 790330 Thrashed: 7
Page: 790331 Thrashed: 7
Page: 790332 Thrashed: 7
Page: 790333 Thrashed: 7
Page: 790334 Thrashed: 7
Page: 790335 Thrashed: 7
Page: 790336 Thrashed: 7
Page: 790337 Thrashed: 7
Page: 790338 Thrashed: 7
Page: 790339 Thrashed: 7
Page: 790340 Thrashed: 7
Page: 790341 Thrashed: 7
Page: 790342 Thrashed: 7
Page: 790343 Thrashed: 7
Page: 790344 Thrashed: 7
Page: 790345 Thrashed: 7
Page: 790346 Thrashed: 7
Page: 790347 Thrashed: 7
Page: 790348 Thrashed: 7
Page: 790349 Thrashed: 7
Page: 790350 Thrashed: 7
Page: 790351 Thrashed: 7
Page: 790352 Thrashed: 7
Page: 790353 Thrashed: 7
Page: 790354 Thrashed: 7
Page: 790355 Thrashed: 7
Page: 790356 Thrashed: 7
Page: 790357 Thrashed: 7
Page: 790358 Thrashed: 7
Page: 790359 Thrashed: 7
Page: 790360 Thrashed: 7
Page: 790361 Thrashed: 7
Page: 790362 Thrashed: 7
Page: 790363 Thrashed: 7
Page: 790364 Thrashed: 7
Page: 790365 Thrashed: 7
Page: 790366 Thrashed: 7
Page: 790367 Thrashed: 7
Page: 790368 Thrashed: 7
Page: 790369 Thrashed: 7
Page: 790370 Thrashed: 7
Page: 790371 Thrashed: 7
Page: 790372 Thrashed: 7
Page: 790373 Thrashed: 7
Page: 790374 Thrashed: 7
Page: 790375 Thrashed: 7
Page: 790376 Thrashed: 7
Page: 790377 Thrashed: 7
Page: 790378 Thrashed: 7
Page: 790379 Thrashed: 7
Page: 790380 Thrashed: 7
Page: 790381 Thrashed: 7
Page: 790382 Thrashed: 7
Page: 790383 Thrashed: 7
Page: 790384 Thrashed: 7
Page: 790385 Thrashed: 7
Page: 790386 Thrashed: 7
Page: 790387 Thrashed: 7
Page: 790388 Thrashed: 7
Page: 790389 Thrashed: 7
Page: 790390 Thrashed: 7
Page: 790391 Thrashed: 7
Page: 790392 Thrashed: 7
Page: 790393 Thrashed: 7
Page: 790394 Thrashed: 7
Page: 790395 Thrashed: 7
Page: 790396 Thrashed: 7
Page: 790397 Thrashed: 7
Page: 790398 Thrashed: 7
Page: 790399 Thrashed: 7
Page: 790400 Thrashed: 7
Page: 790401 Thrashed: 7
Page: 790402 Thrashed: 7
Page: 790403 Thrashed: 7
Page: 790404 Thrashed: 7
Page: 790405 Thrashed: 7
Page: 790406 Thrashed: 7
Page: 790407 Thrashed: 7
Page: 790408 Thrashed: 7
Page: 790409 Thrashed: 7
Page: 790410 Thrashed: 7
Page: 790411 Thrashed: 7
Page: 790412 Thrashed: 7
Page: 790413 Thrashed: 7
Page: 790414 Thrashed: 7
Page: 790415 Thrashed: 7
Page: 790416 Thrashed: 7
Page: 790417 Thrashed: 7
Page: 790418 Thrashed: 7
Page: 790419 Thrashed: 7
Page: 790420 Thrashed: 7
Page: 790421 Thrashed: 7
Page: 790422 Thrashed: 7
Page: 790423 Thrashed: 7
Page: 790424 Thrashed: 7
Page: 790425 Thrashed: 7
Page: 790426 Thrashed: 7
Page: 790427 Thrashed: 7
Page: 790428 Thrashed: 7
Page: 790429 Thrashed: 7
Page: 790430 Thrashed: 7
Page: 790431 Thrashed: 7
Page: 790432 Thrashed: 7
Page: 790433 Thrashed: 7
Page: 790434 Thrashed: 7
Page: 790435 Thrashed: 7
Page: 790436 Thrashed: 7
Page: 790437 Thrashed: 7
Page: 790438 Thrashed: 7
Page: 790439 Thrashed: 7
Page: 790440 Thrashed: 7
Page: 790441 Thrashed: 7
Page: 790442 Thrashed: 7
Page: 790443 Thrashed: 7
Page: 790444 Thrashed: 7
Page: 790445 Thrashed: 7
Page: 790446 Thrashed: 7
Page: 790447 Thrashed: 7
Page: 790448 Thrashed: 7
Page: 790449 Thrashed: 7
Page: 790450 Thrashed: 7
Page: 790451 Thrashed: 7
Page: 790452 Thrashed: 7
Page: 790453 Thrashed: 7
Page: 790454 Thrashed: 7
Page: 790455 Thrashed: 7
Page: 790456 Thrashed: 7
Page: 790457 Thrashed: 7
Page: 790458 Thrashed: 7
Page: 790459 Thrashed: 7
Page: 790460 Thrashed: 7
Page: 790461 Thrashed: 7
Page: 790462 Thrashed: 7
Page: 790463 Thrashed: 7
Page: 790464 Thrashed: 7
Page: 790465 Thrashed: 7
Page: 790466 Thrashed: 7
Page: 790467 Thrashed: 7
Page: 790468 Thrashed: 7
Page: 790469 Thrashed: 7
Page: 790470 Thrashed: 7
Page: 790471 Thrashed: 7
Page: 790472 Thrashed: 7
Page: 790473 Thrashed: 7
Page: 790474 Thrashed: 7
Page: 790475 Thrashed: 7
Page: 790476 Thrashed: 7
Page: 790477 Thrashed: 7
Page: 790478 Thrashed: 7
Page: 790479 Thrashed: 7
Page: 790480 Thrashed: 7
Page: 790481 Thrashed: 7
Page: 790482 Thrashed: 7
Page: 790483 Thrashed: 7
Page: 790484 Thrashed: 7
Page: 790485 Thrashed: 7
Page: 790486 Thrashed: 7
Page: 790487 Thrashed: 7
Page: 790488 Thrashed: 7
Page: 790489 Thrashed: 7
Page: 790490 Thrashed: 7
Page: 790491 Thrashed: 7
Page: 790492 Thrashed: 7
Page: 790493 Thrashed: 7
Page: 790494 Thrashed: 7
Page: 790495 Thrashed: 7
Page: 790496 Thrashed: 7
Page: 790497 Thrashed: 7
Page: 790498 Thrashed: 7
Page: 790499 Thrashed: 7
Page: 790500 Thrashed: 7
Page: 790501 Thrashed: 7
Page: 790502 Thrashed: 7
Page: 790503 Thrashed: 7
Page: 790504 Thrashed: 7
Page: 790505 Thrashed: 7
Page: 790506 Thrashed: 7
Page: 790507 Thrashed: 7
Page: 790508 Thrashed: 7
Page: 790509 Thrashed: 7
Page: 790510 Thrashed: 7
Page: 790511 Thrashed: 7
Page: 790512 Thrashed: 7
Page: 790513 Thrashed: 7
Page: 790514 Thrashed: 7
Page: 790515 Thrashed: 7
Page: 790516 Thrashed: 7
Page: 790517 Thrashed: 7
Page: 790518 Thrashed: 7
Page: 790519 Thrashed: 7
Page: 790520 Thrashed: 7
Page: 790521 Thrashed: 7
Page: 790522 Thrashed: 7
Page: 790523 Thrashed: 7
Page: 790524 Thrashed: 7
Page: 790525 Thrashed: 7
Page: 790526 Thrashed: 7
Page: 790527 Thrashed: 7
Page: 790528 Thrashed: 9
Page: 790529 Thrashed: 9
Page: 790530 Thrashed: 9
Page: 790531 Thrashed: 9
Page: 790532 Thrashed: 9
Page: 790533 Thrashed: 9
Page: 790534 Thrashed: 9
Page: 790535 Thrashed: 9
Page: 790536 Thrashed: 9
Page: 790537 Thrashed: 9
Page: 790538 Thrashed: 9
Page: 790539 Thrashed: 9
Page: 790540 Thrashed: 9
Page: 790541 Thrashed: 9
Page: 790542 Thrashed: 9
Page: 790543 Thrashed: 9
Page: 790544 Thrashed: 9
Page: 790545 Thrashed: 9
Page: 790546 Thrashed: 9
Page: 790547 Thrashed: 9
Page: 790548 Thrashed: 9
Page: 790549 Thrashed: 9
Page: 790550 Thrashed: 9
Page: 790551 Thrashed: 9
Page: 790552 Thrashed: 9
Page: 790553 Thrashed: 9
Page: 790554 Thrashed: 9
Page: 790555 Thrashed: 9
Page: 790556 Thrashed: 9
Page: 790557 Thrashed: 9
Page: 790558 Thrashed: 9
Page: 790559 Thrashed: 9
Page: 790560 Thrashed: 9
Page: 790561 Thrashed: 9
Page: 790562 Thrashed: 9
Page: 790563 Thrashed: 9
Page: 790564 Thrashed: 9
Page: 790565 Thrashed: 9
Page: 790566 Thrashed: 9
Page: 790567 Thrashed: 9
Page: 790568 Thrashed: 9
Page: 790569 Thrashed: 9
Page: 790570 Thrashed: 9
Page: 790571 Thrashed: 9
Page: 790572 Thrashed: 9
Page: 790573 Thrashed: 9
Page: 790574 Thrashed: 9
Page: 790575 Thrashed: 9
Page: 790576 Thrashed: 9
Page: 790577 Thrashed: 9
Page: 790578 Thrashed: 9
Page: 790579 Thrashed: 9
Page: 790580 Thrashed: 9
Page: 790581 Thrashed: 9
Page: 790582 Thrashed: 9
Page: 790583 Thrashed: 9
Page: 790584 Thrashed: 9
Page: 790585 Thrashed: 9
Page: 790586 Thrashed: 9
Page: 790587 Thrashed: 9
Page: 790588 Thrashed: 9
Page: 790589 Thrashed: 9
Page: 790590 Thrashed: 9
Page: 790591 Thrashed: 9
Page: 790592 Thrashed: 9
Page: 790593 Thrashed: 9
Page: 790594 Thrashed: 9
Page: 790595 Thrashed: 9
Page: 790596 Thrashed: 9
Page: 790597 Thrashed: 9
Page: 790598 Thrashed: 9
Page: 790599 Thrashed: 9
Page: 790600 Thrashed: 9
Page: 790601 Thrashed: 9
Page: 790602 Thrashed: 9
Page: 790603 Thrashed: 9
Page: 790604 Thrashed: 9
Page: 790605 Thrashed: 9
Page: 790606 Thrashed: 9
Page: 790607 Thrashed: 9
Page: 790608 Thrashed: 9
Page: 790609 Thrashed: 9
Page: 790610 Thrashed: 9
Page: 790611 Thrashed: 9
Page: 790612 Thrashed: 9
Page: 790613 Thrashed: 9
Page: 790614 Thrashed: 9
Page: 790615 Thrashed: 9
Page: 790616 Thrashed: 9
Page: 790617 Thrashed: 9
Page: 790618 Thrashed: 9
Page: 790619 Thrashed: 9
Page: 790620 Thrashed: 9
Page: 790621 Thrashed: 9
Page: 790622 Thrashed: 9
Page: 790623 Thrashed: 9
Page: 790624 Thrashed: 9
Page: 790625 Thrashed: 9
Page: 790626 Thrashed: 9
Page: 790627 Thrashed: 9
Page: 790628 Thrashed: 9
Page: 790629 Thrashed: 9
Page: 790630 Thrashed: 9
Page: 790631 Thrashed: 9
Page: 790632 Thrashed: 9
Page: 790633 Thrashed: 9
Page: 790634 Thrashed: 9
Page: 790635 Thrashed: 9
Page: 790636 Thrashed: 9
Page: 790637 Thrashed: 9
Page: 790638 Thrashed: 9
Page: 790639 Thrashed: 9
Page: 790640 Thrashed: 9
Page: 790641 Thrashed: 9
Page: 790642 Thrashed: 9
Page: 790643 Thrashed: 9
Page: 790644 Thrashed: 9
Page: 790645 Thrashed: 9
Page: 790646 Thrashed: 9
Page: 790647 Thrashed: 9
Page: 790648 Thrashed: 9
Page: 790649 Thrashed: 9
Page: 790650 Thrashed: 9
Page: 790651 Thrashed: 9
Page: 790652 Thrashed: 9
Page: 790653 Thrashed: 9
Page: 790654 Thrashed: 9
Page: 790655 Thrashed: 9
Page: 790656 Thrashed: 9
Page: 790657 Thrashed: 9
Page: 790658 Thrashed: 9
Page: 790659 Thrashed: 9
Page: 790660 Thrashed: 9
Page: 790661 Thrashed: 9
Page: 790662 Thrashed: 9
Page: 790663 Thrashed: 9
Page: 790664 Thrashed: 9
Page: 790665 Thrashed: 9
Page: 790666 Thrashed: 9
Page: 790667 Thrashed: 9
Page: 790668 Thrashed: 9
Page: 790669 Thrashed: 9
Page: 790670 Thrashed: 9
Page: 790671 Thrashed: 9
Page: 790672 Thrashed: 9
Page: 790673 Thrashed: 9
Page: 790674 Thrashed: 9
Page: 790675 Thrashed: 9
Page: 790676 Thrashed: 9
Page: 790677 Thrashed: 9
Page: 790678 Thrashed: 9
Page: 790679 Thrashed: 9
Page: 790680 Thrashed: 9
Page: 790681 Thrashed: 9
Page: 790682 Thrashed: 9
Page: 790683 Thrashed: 9
Page: 790684 Thrashed: 9
Page: 790685 Thrashed: 9
Page: 790686 Thrashed: 9
Page: 790687 Thrashed: 9
Page: 790688 Thrashed: 9
Page: 790689 Thrashed: 9
Page: 790690 Thrashed: 9
Page: 790691 Thrashed: 9
Page: 790692 Thrashed: 9
Page: 790693 Thrashed: 9
Page: 790694 Thrashed: 9
Page: 790695 Thrashed: 9
Page: 790696 Thrashed: 9
Page: 790697 Thrashed: 9
Page: 790698 Thrashed: 9
Page: 790699 Thrashed: 9
Page: 790700 Thrashed: 9
Page: 790701 Thrashed: 9
Page: 790702 Thrashed: 9
Page: 790703 Thrashed: 9
Page: 790704 Thrashed: 9
Page: 790705 Thrashed: 9
Page: 790706 Thrashed: 9
Page: 790707 Thrashed: 9
Page: 790708 Thrashed: 9
Page: 790709 Thrashed: 9
Page: 790710 Thrashed: 9
Page: 790711 Thrashed: 9
Page: 790712 Thrashed: 9
Page: 790713 Thrashed: 9
Page: 790714 Thrashed: 9
Page: 790715 Thrashed: 9
Page: 790716 Thrashed: 9
Page: 790717 Thrashed: 9
Page: 790718 Thrashed: 9
Page: 790719 Thrashed: 9
Page: 790720 Thrashed: 9
Page: 790721 Thrashed: 9
Page: 790722 Thrashed: 9
Page: 790723 Thrashed: 9
Page: 790724 Thrashed: 9
Page: 790725 Thrashed: 9
Page: 790726 Thrashed: 9
Page: 790727 Thrashed: 9
Page: 790728 Thrashed: 9
Page: 790729 Thrashed: 9
Page: 790730 Thrashed: 9
Page: 790731 Thrashed: 9
Page: 790732 Thrashed: 9
Page: 790733 Thrashed: 9
Page: 790734 Thrashed: 9
Page: 790735 Thrashed: 9
Page: 790736 Thrashed: 9
Page: 790737 Thrashed: 9
Page: 790738 Thrashed: 9
Page: 790739 Thrashed: 9
Page: 790740 Thrashed: 9
Page: 790741 Thrashed: 9
Page: 790742 Thrashed: 9
Page: 790743 Thrashed: 9
Page: 790744 Thrashed: 9
Page: 790745 Thrashed: 9
Page: 790746 Thrashed: 9
Page: 790747 Thrashed: 9
Page: 790748 Thrashed: 9
Page: 790749 Thrashed: 9
Page: 790750 Thrashed: 9
Page: 790751 Thrashed: 9
Page: 790752 Thrashed: 9
Page: 790753 Thrashed: 9
Page: 790754 Thrashed: 9
Page: 790755 Thrashed: 9
Page: 790756 Thrashed: 9
Page: 790757 Thrashed: 9
Page: 790758 Thrashed: 9
Page: 790759 Thrashed: 9
Page: 790760 Thrashed: 9
Page: 790761 Thrashed: 9
Page: 790762 Thrashed: 9
Page: 790763 Thrashed: 9
Page: 790764 Thrashed: 9
Page: 790765 Thrashed: 9
Page: 790766 Thrashed: 9
Page: 790767 Thrashed: 9
Page: 790768 Thrashed: 9
Page: 790769 Thrashed: 9
Page: 790770 Thrashed: 9
Page: 790771 Thrashed: 9
Page: 790772 Thrashed: 9
Page: 790773 Thrashed: 9
Page: 790774 Thrashed: 9
Page: 790775 Thrashed: 9
Page: 790776 Thrashed: 9
Page: 790777 Thrashed: 9
Page: 790778 Thrashed: 9
Page: 790779 Thrashed: 9
Page: 790780 Thrashed: 9
Page: 790781 Thrashed: 9
Page: 790782 Thrashed: 9
Page: 790783 Thrashed: 9
Page: 790784 Thrashed: 9
Page: 790785 Thrashed: 9
Page: 790786 Thrashed: 9
Page: 790787 Thrashed: 9
Page: 790788 Thrashed: 9
Page: 790789 Thrashed: 9
Page: 790790 Thrashed: 9
Page: 790791 Thrashed: 9
Page: 790792 Thrashed: 9
Page: 790793 Thrashed: 9
Page: 790794 Thrashed: 9
Page: 790795 Thrashed: 9
Page: 790796 Thrashed: 9
Page: 790797 Thrashed: 9
Page: 790798 Thrashed: 9
Page: 790799 Thrashed: 9
Page: 790800 Thrashed: 9
Page: 790801 Thrashed: 9
Page: 790802 Thrashed: 9
Page: 790803 Thrashed: 9
Page: 790804 Thrashed: 9
Page: 790805 Thrashed: 9
Page: 790806 Thrashed: 9
Page: 790807 Thrashed: 9
Page: 790808 Thrashed: 9
Page: 790809 Thrashed: 9
Page: 790810 Thrashed: 9
Page: 790811 Thrashed: 9
Page: 790812 Thrashed: 9
Page: 790813 Thrashed: 9
Page: 790814 Thrashed: 9
Page: 790815 Thrashed: 9
Page: 790816 Thrashed: 9
Page: 790817 Thrashed: 9
Page: 790818 Thrashed: 9
Page: 790819 Thrashed: 9
Page: 790820 Thrashed: 9
Page: 790821 Thrashed: 9
Page: 790822 Thrashed: 9
Page: 790823 Thrashed: 9
Page: 790824 Thrashed: 9
Page: 790825 Thrashed: 9
Page: 790826 Thrashed: 9
Page: 790827 Thrashed: 9
Page: 790828 Thrashed: 9
Page: 790829 Thrashed: 9
Page: 790830 Thrashed: 9
Page: 790831 Thrashed: 9
Page: 790832 Thrashed: 9
Page: 790833 Thrashed: 9
Page: 790834 Thrashed: 9
Page: 790835 Thrashed: 9
Page: 790836 Thrashed: 9
Page: 790837 Thrashed: 9
Page: 790838 Thrashed: 9
Page: 790839 Thrashed: 9
Page: 790840 Thrashed: 9
Page: 790841 Thrashed: 9
Page: 790842 Thrashed: 9
Page: 790843 Thrashed: 9
Page: 790844 Thrashed: 9
Page: 790845 Thrashed: 9
Page: 790846 Thrashed: 9
Page: 790847 Thrashed: 9
Page: 790848 Thrashed: 9
Page: 790849 Thrashed: 9
Page: 790850 Thrashed: 9
Page: 790851 Thrashed: 9
Page: 790852 Thrashed: 9
Page: 790853 Thrashed: 9
Page: 790854 Thrashed: 9
Page: 790855 Thrashed: 9
Page: 790856 Thrashed: 9
Page: 790857 Thrashed: 9
Page: 790858 Thrashed: 9
Page: 790859 Thrashed: 9
Page: 790860 Thrashed: 9
Page: 790861 Thrashed: 9
Page: 790862 Thrashed: 9
Page: 790863 Thrashed: 9
Page: 790864 Thrashed: 9
Page: 790865 Thrashed: 9
Page: 790866 Thrashed: 9
Page: 790867 Thrashed: 9
Page: 790868 Thrashed: 9
Page: 790869 Thrashed: 9
Page: 790870 Thrashed: 9
Page: 790871 Thrashed: 9
Page: 790872 Thrashed: 9
Page: 790873 Thrashed: 9
Page: 790874 Thrashed: 9
Page: 790875 Thrashed: 9
Page: 790876 Thrashed: 9
Page: 790877 Thrashed: 9
Page: 790878 Thrashed: 9
Page: 790879 Thrashed: 9
Page: 790880 Thrashed: 9
Page: 790881 Thrashed: 9
Page: 790882 Thrashed: 9
Page: 790883 Thrashed: 9
Page: 790884 Thrashed: 9
Page: 790885 Thrashed: 9
Page: 790886 Thrashed: 9
Page: 790887 Thrashed: 9
Page: 790888 Thrashed: 9
Page: 790889 Thrashed: 9
Page: 790890 Thrashed: 9
Page: 790891 Thrashed: 9
Page: 790892 Thrashed: 9
Page: 790893 Thrashed: 9
Page: 790894 Thrashed: 9
Page: 790895 Thrashed: 9
Page: 790896 Thrashed: 9
Page: 790897 Thrashed: 9
Page: 790898 Thrashed: 9
Page: 790899 Thrashed: 9
Page: 790900 Thrashed: 9
Page: 790901 Thrashed: 9
Page: 790902 Thrashed: 9
Page: 790903 Thrashed: 9
Page: 790904 Thrashed: 9
Page: 790905 Thrashed: 9
Page: 790906 Thrashed: 9
Page: 790907 Thrashed: 9
Page: 790908 Thrashed: 9
Page: 790909 Thrashed: 9
Page: 790910 Thrashed: 9
Page: 790911 Thrashed: 9
Page: 790912 Thrashed: 9
Page: 790913 Thrashed: 9
Page: 790914 Thrashed: 9
Page: 790915 Thrashed: 9
Page: 790916 Thrashed: 9
Page: 790917 Thrashed: 9
Page: 790918 Thrashed: 9
Page: 790919 Thrashed: 9
Page: 790920 Thrashed: 9
Page: 790921 Thrashed: 9
Page: 790922 Thrashed: 9
Page: 790923 Thrashed: 9
Page: 790924 Thrashed: 9
Page: 790925 Thrashed: 9
Page: 790926 Thrashed: 9
Page: 790927 Thrashed: 9
Page: 790928 Thrashed: 9
Page: 790929 Thrashed: 9
Page: 790930 Thrashed: 9
Page: 790931 Thrashed: 9
Page: 790932 Thrashed: 9
Page: 790933 Thrashed: 9
Page: 790934 Thrashed: 9
Page: 790935 Thrashed: 9
Page: 790936 Thrashed: 9
Page: 790937 Thrashed: 9
Page: 790938 Thrashed: 9
Page: 790939 Thrashed: 9
Page: 790940 Thrashed: 9
Page: 790941 Thrashed: 9
Page: 790942 Thrashed: 9
Page: 790943 Thrashed: 9
Page: 790944 Thrashed: 9
Page: 790945 Thrashed: 9
Page: 790946 Thrashed: 9
Page: 790947 Thrashed: 9
Page: 790948 Thrashed: 9
Page: 790949 Thrashed: 9
Page: 790950 Thrashed: 9
Page: 790951 Thrashed: 9
Page: 790952 Thrashed: 9
Page: 790953 Thrashed: 9
Page: 790954 Thrashed: 9
Page: 790955 Thrashed: 9
Page: 790956 Thrashed: 9
Page: 790957 Thrashed: 9
Page: 790958 Thrashed: 9
Page: 790959 Thrashed: 9
Page: 790960 Thrashed: 9
Page: 790961 Thrashed: 9
Page: 790962 Thrashed: 9
Page: 790963 Thrashed: 9
Page: 790964 Thrashed: 9
Page: 790965 Thrashed: 9
Page: 790966 Thrashed: 9
Page: 790967 Thrashed: 9
Page: 790968 Thrashed: 9
Page: 790969 Thrashed: 9
Page: 790970 Thrashed: 9
Page: 790971 Thrashed: 9
Page: 790972 Thrashed: 9
Page: 790973 Thrashed: 9
Page: 790974 Thrashed: 9
Page: 790975 Thrashed: 9
Page: 790976 Thrashed: 9
Page: 790977 Thrashed: 9
Page: 790978 Thrashed: 9
Page: 790979 Thrashed: 9
Page: 790980 Thrashed: 9
Page: 790981 Thrashed: 9
Page: 790982 Thrashed: 9
Page: 790983 Thrashed: 9
Page: 790984 Thrashed: 9
Page: 790985 Thrashed: 9
Page: 790986 Thrashed: 9
Page: 790987 Thrashed: 9
Page: 790988 Thrashed: 9
Page: 790989 Thrashed: 9
Page: 790990 Thrashed: 9
Page: 790991 Thrashed: 9
Page: 790992 Thrashed: 9
Page: 790993 Thrashed: 9
Page: 790994 Thrashed: 9
Page: 790995 Thrashed: 9
Page: 790996 Thrashed: 9
Page: 790997 Thrashed: 9
Page: 790998 Thrashed: 9
Page: 790999 Thrashed: 9
Page: 791000 Thrashed: 9
Page: 791001 Thrashed: 9
Page: 791002 Thrashed: 9
Page: 791003 Thrashed: 9
Page: 791004 Thrashed: 9
Page: 791005 Thrashed: 9
Page: 791006 Thrashed: 9
Page: 791007 Thrashed: 9
Page: 791008 Thrashed: 9
Page: 791009 Thrashed: 9
Page: 791010 Thrashed: 9
Page: 791011 Thrashed: 9
Page: 791012 Thrashed: 9
Page: 791013 Thrashed: 9
Page: 791014 Thrashed: 9
Page: 791015 Thrashed: 9
Page: 791016 Thrashed: 9
Page: 791017 Thrashed: 9
Page: 791018 Thrashed: 9
Page: 791019 Thrashed: 9
Page: 791020 Thrashed: 9
Page: 791021 Thrashed: 9
Page: 791022 Thrashed: 9
Page: 791023 Thrashed: 9
Page: 791024 Thrashed: 9
Page: 791025 Thrashed: 9
Page: 791026 Thrashed: 9
Page: 791027 Thrashed: 9
Page: 791028 Thrashed: 9
Page: 791029 Thrashed: 9
Page: 791030 Thrashed: 9
Page: 791031 Thrashed: 9
Page: 791032 Thrashed: 9
Page: 791033 Thrashed: 9
Page: 791034 Thrashed: 9
Page: 791035 Thrashed: 9
Page: 791036 Thrashed: 9
Page: 791037 Thrashed: 9
Page: 791038 Thrashed: 9
Page: 791039 Thrashed: 9
Page: 791040 Thrashed: 9
Page: 791041 Thrashed: 9
Page: 791042 Thrashed: 9
Page: 791043 Thrashed: 9
Page: 791044 Thrashed: 9
Page: 791045 Thrashed: 9
Page: 791046 Thrashed: 9
Page: 791047 Thrashed: 9
Page: 791048 Thrashed: 9
Page: 791049 Thrashed: 9
Page: 791050 Thrashed: 9
Page: 791051 Thrashed: 9
Page: 791052 Thrashed: 9
Page: 791053 Thrashed: 9
Page: 791054 Thrashed: 9
Page: 791055 Thrashed: 9
Page: 791056 Thrashed: 9
Page: 791057 Thrashed: 9
Page: 791058 Thrashed: 9
Page: 791059 Thrashed: 9
Page: 791060 Thrashed: 9
Page: 791061 Thrashed: 9
Page: 791062 Thrashed: 9
Page: 791063 Thrashed: 9
Page: 791064 Thrashed: 9
Page: 791065 Thrashed: 9
Page: 791066 Thrashed: 9
Page: 791067 Thrashed: 9
Page: 791068 Thrashed: 9
Page: 791069 Thrashed: 9
Page: 791070 Thrashed: 9
Page: 791071 Thrashed: 9
Page: 791072 Thrashed: 9
Page: 791073 Thrashed: 9
Page: 791074 Thrashed: 9
Page: 791075 Thrashed: 9
Page: 791076 Thrashed: 9
Page: 791077 Thrashed: 9
Page: 791078 Thrashed: 9
Page: 791079 Thrashed: 9
Page: 791080 Thrashed: 9
Page: 791081 Thrashed: 9
Page: 791082 Thrashed: 9
Page: 791083 Thrashed: 9
Page: 791084 Thrashed: 9
Page: 791085 Thrashed: 9
Page: 791086 Thrashed: 9
Page: 791087 Thrashed: 9
Page: 791088 Thrashed: 9
Page: 791089 Thrashed: 9
Page: 791090 Thrashed: 9
Page: 791091 Thrashed: 9
Page: 791092 Thrashed: 9
Page: 791093 Thrashed: 9
Page: 791094 Thrashed: 9
Page: 791095 Thrashed: 9
Page: 791096 Thrashed: 9
Page: 791097 Thrashed: 9
Page: 791098 Thrashed: 9
Page: 791099 Thrashed: 9
Page: 791100 Thrashed: 9
Page: 791101 Thrashed: 9
Page: 791102 Thrashed: 9
Page: 791103 Thrashed: 9
Page: 791104 Thrashed: 9
Page: 791105 Thrashed: 9
Page: 791106 Thrashed: 9
Page: 791107 Thrashed: 9
Page: 791108 Thrashed: 9
Page: 791109 Thrashed: 9
Page: 791110 Thrashed: 9
Page: 791111 Thrashed: 9
Page: 791112 Thrashed: 9
Page: 791113 Thrashed: 9
Page: 791114 Thrashed: 9
Page: 791115 Thrashed: 9
Page: 791116 Thrashed: 9
Page: 791117 Thrashed: 9
Page: 791118 Thrashed: 9
Page: 791119 Thrashed: 9
Page: 791120 Thrashed: 9
Page: 791121 Thrashed: 9
Page: 791122 Thrashed: 9
Page: 791123 Thrashed: 9
Page: 791124 Thrashed: 9
Page: 791125 Thrashed: 9
Page: 791126 Thrashed: 9
Page: 791127 Thrashed: 9
Page: 791128 Thrashed: 9
Page: 791129 Thrashed: 9
Page: 791130 Thrashed: 9
Page: 791131 Thrashed: 9
Page: 791132 Thrashed: 9
Page: 791133 Thrashed: 9
Page: 791134 Thrashed: 9
Page: 791135 Thrashed: 9
Page: 791136 Thrashed: 9
Page: 791137 Thrashed: 9
Page: 791138 Thrashed: 9
Page: 791139 Thrashed: 9
Page: 791140 Thrashed: 9
Page: 791141 Thrashed: 9
Page: 791142 Thrashed: 9
Page: 791143 Thrashed: 9
Page: 791144 Thrashed: 9
Page: 791145 Thrashed: 9
Page: 791146 Thrashed: 9
Page: 791147 Thrashed: 9
Page: 791148 Thrashed: 9
Page: 791149 Thrashed: 9
Page: 791150 Thrashed: 9
Page: 791151 Thrashed: 9
Page: 791152 Thrashed: 9
Page: 791153 Thrashed: 9
Page: 791154 Thrashed: 9
Page: 791155 Thrashed: 9
Page: 791156 Thrashed: 9
Page: 791157 Thrashed: 9
Page: 791158 Thrashed: 9
Page: 791159 Thrashed: 9
Page: 791160 Thrashed: 9
Page: 791161 Thrashed: 9
Page: 791162 Thrashed: 9
Page: 791163 Thrashed: 9
Page: 791164 Thrashed: 9
Page: 791165 Thrashed: 9
Page: 791166 Thrashed: 9
Page: 791167 Thrashed: 9
Page: 791168 Thrashed: 9
Page: 791169 Thrashed: 9
Page: 791170 Thrashed: 9
Page: 791171 Thrashed: 9
Page: 791172 Thrashed: 9
Page: 791173 Thrashed: 9
Page: 791174 Thrashed: 9
Page: 791175 Thrashed: 9
Page: 791176 Thrashed: 9
Page: 791177 Thrashed: 9
Page: 791178 Thrashed: 9
Page: 791179 Thrashed: 9
Page: 791180 Thrashed: 9
Page: 791181 Thrashed: 9
Page: 791182 Thrashed: 9
Page: 791183 Thrashed: 9
Page: 791184 Thrashed: 9
Page: 791185 Thrashed: 9
Page: 791186 Thrashed: 9
Page: 791187 Thrashed: 9
Page: 791188 Thrashed: 9
Page: 791189 Thrashed: 9
Page: 791190 Thrashed: 9
Page: 791191 Thrashed: 9
Page: 791192 Thrashed: 9
Page: 791193 Thrashed: 9
Page: 791194 Thrashed: 9
Page: 791195 Thrashed: 9
Page: 791196 Thrashed: 9
Page: 791197 Thrashed: 9
Page: 791198 Thrashed: 9
Page: 791199 Thrashed: 9
Page: 791200 Thrashed: 9
Page: 791201 Thrashed: 9
Page: 791202 Thrashed: 9
Page: 791203 Thrashed: 9
Page: 791204 Thrashed: 9
Page: 791205 Thrashed: 9
Page: 791206 Thrashed: 9
Page: 791207 Thrashed: 9
Page: 791208 Thrashed: 9
Page: 791209 Thrashed: 9
Page: 791210 Thrashed: 9
Page: 791211 Thrashed: 9
Page: 791212 Thrashed: 9
Page: 791213 Thrashed: 9
Page: 791214 Thrashed: 9
Page: 791215 Thrashed: 9
Page: 791216 Thrashed: 9
Page: 791217 Thrashed: 9
Page: 791218 Thrashed: 9
Page: 791219 Thrashed: 9
Page: 791220 Thrashed: 9
Page: 791221 Thrashed: 9
Page: 791222 Thrashed: 9
Page: 791223 Thrashed: 9
Page: 791224 Thrashed: 9
Page: 791225 Thrashed: 9
Page: 791226 Thrashed: 9
Page: 791227 Thrashed: 9
Page: 791228 Thrashed: 9
Page: 791229 Thrashed: 9
Page: 791230 Thrashed: 9
Page: 791231 Thrashed: 9
Page: 791232 Thrashed: 9
Page: 791233 Thrashed: 9
Page: 791234 Thrashed: 9
Page: 791235 Thrashed: 9
Page: 791236 Thrashed: 9
Page: 791237 Thrashed: 9
Page: 791238 Thrashed: 9
Page: 791239 Thrashed: 9
Page: 791240 Thrashed: 9
Page: 791241 Thrashed: 9
Page: 791242 Thrashed: 9
Page: 791243 Thrashed: 9
Page: 791244 Thrashed: 9
Page: 791245 Thrashed: 9
Page: 791246 Thrashed: 9
Page: 791247 Thrashed: 9
Page: 791248 Thrashed: 9
Page: 791249 Thrashed: 9
Page: 791250 Thrashed: 9
Page: 791251 Thrashed: 9
Page: 791252 Thrashed: 9
Page: 791253 Thrashed: 9
Page: 791254 Thrashed: 9
Page: 791255 Thrashed: 9
Page: 791256 Thrashed: 9
Page: 791257 Thrashed: 9
Page: 791258 Thrashed: 9
Page: 791259 Thrashed: 9
Page: 791260 Thrashed: 9
Page: 791261 Thrashed: 9
Page: 791262 Thrashed: 9
Page: 791263 Thrashed: 9
Page: 791264 Thrashed: 9
Page: 791265 Thrashed: 9
Page: 791266 Thrashed: 9
Page: 791267 Thrashed: 9
Page: 791268 Thrashed: 9
Page: 791269 Thrashed: 9
Page: 791270 Thrashed: 9
Page: 791271 Thrashed: 9
Page: 791272 Thrashed: 9
Page: 791273 Thrashed: 9
Page: 791274 Thrashed: 9
Page: 791275 Thrashed: 9
Page: 791276 Thrashed: 9
Page: 791277 Thrashed: 9
Page: 791278 Thrashed: 9
Page: 791279 Thrashed: 9
Page: 791280 Thrashed: 9
Page: 791281 Thrashed: 9
Page: 791282 Thrashed: 9
Page: 791283 Thrashed: 9
Page: 791284 Thrashed: 9
Page: 791285 Thrashed: 9
Page: 791286 Thrashed: 9
Page: 791287 Thrashed: 9
Page: 791288 Thrashed: 9
Page: 791289 Thrashed: 9
Page: 791290 Thrashed: 9
Page: 791291 Thrashed: 9
Page: 791292 Thrashed: 9
Page: 791293 Thrashed: 9
Page: 791294 Thrashed: 9
Page: 791295 Thrashed: 9
Page: 791296 Thrashed: 9
Page: 791297 Thrashed: 9
Page: 791298 Thrashed: 9
Page: 791299 Thrashed: 9
Page: 791300 Thrashed: 9
Page: 791301 Thrashed: 9
Page: 791302 Thrashed: 9
Page: 791303 Thrashed: 9
Page: 791304 Thrashed: 9
Page: 791305 Thrashed: 9
Page: 791306 Thrashed: 9
Page: 791307 Thrashed: 9
Page: 791308 Thrashed: 9
Page: 791309 Thrashed: 9
Page: 791310 Thrashed: 9
Page: 791311 Thrashed: 9
Page: 791312 Thrashed: 9
Page: 791313 Thrashed: 9
Page: 791314 Thrashed: 9
Page: 791315 Thrashed: 9
Page: 791316 Thrashed: 9
Page: 791317 Thrashed: 9
Page: 791318 Thrashed: 9
Page: 791319 Thrashed: 9
Page: 791320 Thrashed: 9
Page: 791321 Thrashed: 9
Page: 791322 Thrashed: 9
Page: 791323 Thrashed: 9
Page: 791324 Thrashed: 9
Page: 791325 Thrashed: 9
Page: 791326 Thrashed: 9
Page: 791327 Thrashed: 9
Page: 791328 Thrashed: 9
Page: 791329 Thrashed: 9
Page: 791330 Thrashed: 9
Page: 791331 Thrashed: 9
Page: 791332 Thrashed: 9
Page: 791333 Thrashed: 9
Page: 791334 Thrashed: 9
Page: 791335 Thrashed: 9
Page: 791336 Thrashed: 9
Page: 791337 Thrashed: 9
Page: 791338 Thrashed: 9
Page: 791339 Thrashed: 9
Page: 791340 Thrashed: 9
Page: 791341 Thrashed: 9
Page: 791342 Thrashed: 9
Page: 791343 Thrashed: 9
Page: 791344 Thrashed: 9
Page: 791345 Thrashed: 9
Page: 791346 Thrashed: 9
Page: 791347 Thrashed: 9
Page: 791348 Thrashed: 9
Page: 791349 Thrashed: 9
Page: 791350 Thrashed: 9
Page: 791351 Thrashed: 9
Page: 791352 Thrashed: 9
Page: 791353 Thrashed: 9
Page: 791354 Thrashed: 9
Page: 791355 Thrashed: 9
Page: 791356 Thrashed: 9
Page: 791357 Thrashed: 9
Page: 791358 Thrashed: 9
Page: 791359 Thrashed: 9
Page: 791360 Thrashed: 9
Page: 791361 Thrashed: 9
Page: 791362 Thrashed: 9
Page: 791363 Thrashed: 9
Page: 791364 Thrashed: 9
Page: 791365 Thrashed: 9
Page: 791366 Thrashed: 9
Page: 791367 Thrashed: 9
Page: 791368 Thrashed: 9
Page: 791369 Thrashed: 9
Page: 791370 Thrashed: 9
Page: 791371 Thrashed: 9
Page: 791372 Thrashed: 9
Page: 791373 Thrashed: 9
Page: 791374 Thrashed: 9
Page: 791375 Thrashed: 9
Page: 791376 Thrashed: 9
Page: 791377 Thrashed: 9
Page: 791378 Thrashed: 9
Page: 791379 Thrashed: 9
Page: 791380 Thrashed: 9
Page: 791381 Thrashed: 9
Page: 791382 Thrashed: 9
Page: 791383 Thrashed: 9
Page: 791384 Thrashed: 9
Page: 791385 Thrashed: 9
Page: 791386 Thrashed: 9
Page: 791387 Thrashed: 9
Page: 791388 Thrashed: 9
Page: 791389 Thrashed: 9
Page: 791390 Thrashed: 9
Page: 791391 Thrashed: 9
Page: 791392 Thrashed: 9
Page: 791393 Thrashed: 9
Page: 791394 Thrashed: 9
Page: 791395 Thrashed: 9
Page: 791396 Thrashed: 9
Page: 791397 Thrashed: 9
Page: 791398 Thrashed: 9
Page: 791399 Thrashed: 9
Page: 791400 Thrashed: 9
Page: 791401 Thrashed: 9
Page: 791402 Thrashed: 9
Page: 791403 Thrashed: 9
Page: 791404 Thrashed: 9
Page: 791405 Thrashed: 9
Page: 791406 Thrashed: 9
Page: 791407 Thrashed: 9
Page: 791408 Thrashed: 9
Page: 791409 Thrashed: 9
Page: 791410 Thrashed: 9
Page: 791411 Thrashed: 9
Page: 791412 Thrashed: 9
Page: 791413 Thrashed: 9
Page: 791414 Thrashed: 9
Page: 791415 Thrashed: 9
Page: 791416 Thrashed: 9
Page: 791417 Thrashed: 9
Page: 791418 Thrashed: 9
Page: 791419 Thrashed: 9
Page: 791420 Thrashed: 9
Page: 791421 Thrashed: 9
Page: 791422 Thrashed: 9
Page: 791423 Thrashed: 9
Page: 791424 Thrashed: 9
Page: 791425 Thrashed: 9
Page: 791426 Thrashed: 9
Page: 791427 Thrashed: 9
Page: 791428 Thrashed: 9
Page: 791429 Thrashed: 9
Page: 791430 Thrashed: 9
Page: 791431 Thrashed: 9
Page: 791432 Thrashed: 9
Page: 791433 Thrashed: 9
Page: 791434 Thrashed: 9
Page: 791435 Thrashed: 9
Page: 791436 Thrashed: 9
Page: 791437 Thrashed: 9
Page: 791438 Thrashed: 9
Page: 791439 Thrashed: 9
Page: 791440 Thrashed: 9
Page: 791441 Thrashed: 9
Page: 791442 Thrashed: 9
Page: 791443 Thrashed: 9
Page: 791444 Thrashed: 9
Page: 791445 Thrashed: 9
Page: 791446 Thrashed: 9
Page: 791447 Thrashed: 9
Page: 791448 Thrashed: 9
Page: 791449 Thrashed: 9
Page: 791450 Thrashed: 9
Page: 791451 Thrashed: 9
Page: 791452 Thrashed: 9
Page: 791453 Thrashed: 9
Page: 791454 Thrashed: 9
Page: 791455 Thrashed: 9
Page: 791456 Thrashed: 9
Page: 791457 Thrashed: 9
Page: 791458 Thrashed: 9
Page: 791459 Thrashed: 9
Page: 791460 Thrashed: 9
Page: 791461 Thrashed: 9
Page: 791462 Thrashed: 9
Page: 791463 Thrashed: 9
Page: 791464 Thrashed: 9
Page: 791465 Thrashed: 9
Page: 791466 Thrashed: 9
Page: 791467 Thrashed: 9
Page: 791468 Thrashed: 9
Page: 791469 Thrashed: 9
Page: 791470 Thrashed: 9
Page: 791471 Thrashed: 9
Page: 791472 Thrashed: 9
Page: 791473 Thrashed: 9
Page: 791474 Thrashed: 9
Page: 791475 Thrashed: 9
Page: 791476 Thrashed: 9
Page: 791477 Thrashed: 9
Page: 791478 Thrashed: 9
Page: 791479 Thrashed: 9
Page: 791480 Thrashed: 9
Page: 791481 Thrashed: 9
Page: 791482 Thrashed: 9
Page: 791483 Thrashed: 9
Page: 791484 Thrashed: 9
Page: 791485 Thrashed: 9
Page: 791486 Thrashed: 9
Page: 791487 Thrashed: 9
Page: 791488 Thrashed: 9
Page: 791489 Thrashed: 9
Page: 791490 Thrashed: 9
Page: 791491 Thrashed: 9
Page: 791492 Thrashed: 9
Page: 791493 Thrashed: 9
Page: 791494 Thrashed: 9
Page: 791495 Thrashed: 9
Page: 791496 Thrashed: 9
Page: 791497 Thrashed: 9
Page: 791498 Thrashed: 9
Page: 791499 Thrashed: 9
Page: 791500 Thrashed: 9
Page: 791501 Thrashed: 9
Page: 791502 Thrashed: 9
Page: 791503 Thrashed: 9
Page: 791504 Thrashed: 9
Page: 791505 Thrashed: 9
Page: 791506 Thrashed: 9
Page: 791507 Thrashed: 9
Page: 791508 Thrashed: 9
Page: 791509 Thrashed: 9
Page: 791510 Thrashed: 9
Page: 791511 Thrashed: 9
Page: 791512 Thrashed: 9
Page: 791513 Thrashed: 9
Page: 791514 Thrashed: 9
Page: 791515 Thrashed: 9
Page: 791516 Thrashed: 9
Page: 791517 Thrashed: 9
Page: 791518 Thrashed: 9
Page: 791519 Thrashed: 9
Page: 791520 Thrashed: 9
Page: 791521 Thrashed: 9
Page: 791522 Thrashed: 9
Page: 791523 Thrashed: 9
Page: 791524 Thrashed: 9
Page: 791525 Thrashed: 9
Page: 791526 Thrashed: 9
Page: 791527 Thrashed: 9
Page: 791528 Thrashed: 9
Page: 791529 Thrashed: 9
Page: 791530 Thrashed: 9
Page: 791531 Thrashed: 9
Page: 791532 Thrashed: 9
Page: 791533 Thrashed: 9
Page: 791534 Thrashed: 9
Page: 791535 Thrashed: 9
Page: 791536 Thrashed: 9
Page: 791537 Thrashed: 9
Page: 791538 Thrashed: 9
Page: 791539 Thrashed: 9
Page: 791540 Thrashed: 9
Page: 791541 Thrashed: 9
Page: 791542 Thrashed: 9
Page: 791543 Thrashed: 9
Page: 791544 Thrashed: 9
Page: 791545 Thrashed: 9
Page: 791546 Thrashed: 9
Page: 791547 Thrashed: 9
Page: 791548 Thrashed: 9
Page: 791549 Thrashed: 9
Page: 791550 Thrashed: 9
Page: 791551 Thrashed: 9
Page_tot_thrash: 28672
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.000647
[0-25]: 0.027883, [26-50]: 0.014834, [51-75]: 0.022061, [76-100]: 0.935221
Pcie_write_utilization: 1.055556
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1738607 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(41.420662)
F:  1678106----T:  1680711 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1680711----T:  1688951 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1688951----T:  1691556 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691556----T:  1699796 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1699796----T:  1702401 	 St: c0c00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702401----T:  1710641 	 St: c0c01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1960757----T:  2001885 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.770426)
F:  2224035----T:  2314864 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(61.329506)
F:  2244331----T:  2247131 	 St: c02d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2247131----T:  2254911 	 St: c02d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2254911----T:  2257997 	 St: c09a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2257997----T:  2265319 	 St: c09a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2265319----T:  2268405 	 St: c11a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2268405----T:  2275727 	 St: c11a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2277945----T:  2282586 	 St: c0320000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2282586----T:  2288101 	 St: c0327000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2288101----T:  2295423 	 St: c0a40000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2295423----T:  2298509 	 St: c0a4d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2298509----T:  2305831 	 St: c1240000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2305831----T:  2308917 	 St: c124d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2537014----T:  2579034 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.372721)
F:  2801184----T:  2923338 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(82.480759)
F:  2802683----T:  2806495 	 St: c0020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2806495----T:  2812907 	 St: c0025000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2812907----T:  2818868 	 St: c0440000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2818868----T:  2823087 	 St: c044a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2823087----T:  2829048 	 St: c0c40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2829048----T:  2833267 	 St: c0c4a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2844953----T:  2852733 	 St: c01c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2852733----T:  2855533 	 St: c01ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2855533----T:  2862398 	 St: c0790000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2862398----T:  2865828 	 St: c079c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2865828----T:  2872693 	 St: c0f90000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2872693----T:  2876123 	 St: c0f9c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2884805----T:  2887410 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887410----T:  2895650 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2895650----T:  2898450 	 St: c0a20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2898450----T:  2906230 	 St: c0a22000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2906230----T:  2909030 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2909030----T:  2916810 	 St: c1222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3145488----T:  3187429 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.319378)
F:  3409579----T:  3692639 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(191.127609)
F:  3411620----T:  3420322 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3420322----T:  3425837 	 St: c0030000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3425837----T:  3430478 	 St: c0039000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3430478----T:  3433083 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433083----T:  3441323 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3441323----T:  3443928 	 St: c0c70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443928----T:  3452168 	 St: c0c71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3457349----T:  3461990 	 St: c00f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3461990----T:  3467505 	 St: c00f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3467505----T:  3475285 	 St: c05e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3475285----T:  3478085 	 St: c05ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3478085----T:  3485865 	 St: c0de0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3485865----T:  3488665 	 St: c0dee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3492827----T:  3500607 	 St: c0180000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3500607----T:  3503407 	 St: c018e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3503407----T:  3508922 	 St: c0190000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3508922----T:  3513563 	 St: c0199000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3513563----T:  3519975 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3519975----T:  3523787 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3523787----T:  3526587 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3526587----T:  3534367 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3534367----T:  3540779 	 St: c0f10000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3540779----T:  3544591 	 St: c0f1b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3544591----T:  3547391 	 St: c0f30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3547391----T:  3555171 	 St: c0f32000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3559526----T:  3566848 	 St: c0220000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3566848----T:  3569934 	 St: c022d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3569934----T:  3575895 	 St: c0850000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3575895----T:  3580114 	 St: c085a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3580114----T:  3586075 	 St: c1050000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3586075----T:  3590294 	 St: c105a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3592772----T:  3598733 	 St: c0280000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3598733----T:  3602952 	 St: c028a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3602952----T:  3606038 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3606038----T:  3613360 	 St: c0913000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3613360----T:  3616446 	 St: c1110000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3616446----T:  3623768 	 St: c1113000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3630467----T:  3633267 	 St: c0380000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3633267----T:  3641047 	 St: c0382000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3641047----T:  3644477 	 St: c0b00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3644477----T:  3651342 	 St: c0b04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3651342----T:  3654772 	 St: c1300000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3654772----T:  3661637 	 St: c1304000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3664214----T:  3672916 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3673325----T:  3682027 	 St: c0bb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3682415----T:  3691117 	 St: c13b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3914789----T:  3956778 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.351789)
F:  4178928----T:  4696666 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(349.586761)
F:  4181682----T:  4191309 	 St: c0040000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  4191309----T:  4266736 	 St: c0052000 Sz: 647168 	 Sm: 0 	 T: memcpy_h2d(50.929779)
F:  4266736----T:  4328043 	 St: c0100000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  4328043----T:  4344206 	 St: c01a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4344206----T:  4367878 	 St: c01d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4367878----T:  4371308 	 St: c04a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4371308----T:  4378173 	 St: c04a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4378173----T:  4381603 	 St: c0ca0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4381603----T:  4388468 	 St: c0ca4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4389756----T:  4394830 	 St: c04e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4394830----T:  4399904 	 St: c04e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4399904----T:  4404978 	 St: c0ce0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4404978----T:  4410052 	 St: c0ce8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4411482----T:  4419262 	 St: c0540000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4419262----T:  4422062 	 St: c054e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4422062----T:  4429842 	 St: c0d40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4429842----T:  4432642 	 St: c0d4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4434543----T:  4440955 	 St: c05d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4440955----T:  4444767 	 St: c05db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4444767----T:  4453469 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4453469----T:  4459430 	 St: c05f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4459430----T:  4463649 	 St: c05fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4463649----T:  4470061 	 St: c0dd0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4470061----T:  4473873 	 St: c0ddb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4473873----T:  4482575 	 St: c0dc0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4482575----T:  4488536 	 St: c0df0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4488536----T:  4492755 	 St: c0dfa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4493973----T:  4499047 	 St: c0630000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4499047----T:  4504121 	 St: c0638000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4504121----T:  4509195 	 St: c0e30000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4509195----T:  4514269 	 St: c0e38000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4517045----T:  4519845 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4519845----T:  4527625 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4527625----T:  4536327 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4536327----T:  4539127 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4539127----T:  4546907 	 St: c0f02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4546907----T:  4555609 	 St: c0f20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4561941----T:  4567456 	 St: c0270000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4567456----T:  4572097 	 St: c0279000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4572097----T:  4574897 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4574897----T:  4582677 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4582677----T:  4585477 	 St: c10f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4585477----T:  4593257 	 St: c10f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4596488----T:  4604728 	 St: c09b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4604728----T:  4607333 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607333----T:  4615573 	 St: c11b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4615573----T:  4618178 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620171----T:  4625686 	 St: c0a50000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4625686----T:  4630327 	 St: c0a59000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4630327----T:  4635842 	 St: c1250000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4635842----T:  4640483 	 St: c1259000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4641779----T:  4648644 	 St: c0360000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4648644----T:  4652074 	 St: c036c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4652074----T:  4656715 	 St: c0ad0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4656715----T:  4662230 	 St: c0ad7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4662230----T:  4666871 	 St: c12d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4666871----T:  4672386 	 St: c12d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4673721----T:  4678795 	 St: c0b10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4678795----T:  4683869 	 St: c0b18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4683869----T:  4688943 	 St: c1310000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4688943----T:  4694017 	 St: c1318000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4918816----T:  4960768 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.326807)
F:  4960768----T:  5082328 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  5304479----T:  7251124 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(1314.412598)
F:  5306907----T:  5330579 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5330579----T:  5344401 	 St: c0450000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5344401----T:  5348213 	 St: c046b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5348213----T:  5364376 	 St: c0480000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5364376----T:  5388048 	 St: c04b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5388048----T:  5426767 	 St: c04f0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5426767----T:  5480543 	 St: c0550000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5480543----T:  5504215 	 St: c0c10000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5504215----T:  5518037 	 St: c0c50000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5518037----T:  5521849 	 St: c0c6b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5521849----T:  5538012 	 St: c0c80000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5538012----T:  5561684 	 St: c0cb0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5561684----T:  5600403 	 St: c0cf0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5600403----T:  5654179 	 St: c0d50000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5660737----T:  5668517 	 St: c0640000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5668517----T:  5671317 	 St: c064e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5671317----T:  5675958 	 St: c0660000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5675958----T:  5681473 	 St: c0667000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5681473----T:  5689253 	 St: c0e40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5689253----T:  5692053 	 St: c0e4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5692053----T:  5696694 	 St: c0e60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5696694----T:  5702209 	 St: c0e67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5703166----T:  5706978 	 St: c0690000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5706978----T:  5713390 	 St: c0695000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5713390----T:  5717609 	 St: c06a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5717609----T:  5723570 	 St: c06a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5723570----T:  5727382 	 St: c0e90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5727382----T:  5733794 	 St: c0e95000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5733794----T:  5738013 	 St: c0ea0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5738013----T:  5743974 	 St: c0ea6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5746528----T:  5770200 	 St: c0600000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5770200----T:  5778902 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5778902----T:  5795065 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5795065----T:  5833784 	 St: c06b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5833784----T:  5842486 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5842486----T:  5873679 	 St: c0750000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5873679----T:  5919926 	 St: c07a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  5919926----T:  5943598 	 St: c0e00000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5943598----T:  5952300 	 St: c0e50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5952300----T:  5968463 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5968463----T:  6007182 	 St: c0eb0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6007182----T:  6015884 	 St: c0f40000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6015884----T:  6047077 	 St: c0f50000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6047077----T:  6093324 	 St: c0fa0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6096084----T:  6102949 	 St: c0210000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6102949----T:  6106379 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6106379----T:  6111453 	 St: c0830000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6111453----T:  6116527 	 St: c0838000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6116527----T:  6121601 	 St: c1030000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6121601----T:  6126675 	 St: c1038000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6130360----T:  6134172 	 St: c02a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6134172----T:  6140584 	 St: c02a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6140584----T:  6146099 	 St: c0940000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6146099----T:  6150740 	 St: c0949000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6150740----T:  6156255 	 St: c1140000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6156255----T:  6160896 	 St: c1149000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6162008----T:  6169330 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6169330----T:  6172416 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6172416----T:  6185771 	 St: c0980000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6185771----T:  6189990 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6189990----T:  6203345 	 St: c1180000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6203345----T:  6207564 	 St: c119a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6208080----T:  6216782 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6208080----T:  6450160 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6216782----T:  6247975 	 St: c0230000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6247975----T:  6256677 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6256677----T:  6265379 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6265379----T:  6267984 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267984----T:  6291187 	 St: c02e1000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  6291187----T:  6314859 	 St: c0330000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6314859----T:  6323561 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6323561----T:  6354754 	 St: c0390000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6354754----T:  6370917 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6370917----T:  6394589 	 St: c0800000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6394589----T:  6403291 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6403291----T:  6472128 	 St: c0860000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6450161----T:  6692241 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6472128----T:  6480830 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6480830----T:  6496993 	 St: c0920000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6496993----T:  6520665 	 St: c0950000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6520665----T:  6523465 	 St: c09c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6523465----T:  6553718 	 St: c09c2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  6553718----T:  6577390 	 St: c1000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6577390----T:  6586092 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6586092----T:  6654929 	 St: c1060000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6654929----T:  6663631 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6663631----T:  6679794 	 St: c1120000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6679794----T:  6703466 	 St: c1150000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6703466----T:  6706266 	 St: c11c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6706266----T:  6736519 	 St: c11c2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  6737686----T:  6740772 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6740772----T:  6748094 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6748094----T:  6751180 	 St: c1200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6751180----T:  6758502 	 St: c1203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6759946----T:  6768648 	 St: c0a10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6759946----T:  7002026 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6768648----T:  6777350 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6777350----T:  6786977 	 St: c0a60000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6786977----T:  6832283 	 St: c0a72000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  6832283----T:  6848446 	 St: c0ae0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6848446----T:  6917283 	 St: c0b20000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6917283----T:  6948476 	 St: c0bc0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6948476----T:  6957178 	 St: c1210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6957178----T:  6965880 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6965880----T:  6975507 	 St: c1260000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6975507----T:  7020813 	 St: c1272000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  7002027----T:  7244107 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7020813----T:  7036976 	 St: c12e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7036976----T:  7105813 	 St: c1320000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  7105813----T:  7137006 	 St: c13c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  7473274----T:  7515268 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.355165)
F:  7737418----T:  9806101 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(1396.814941)
F:  7747147----T:  7755387 	 St: c0670000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7755387----T:  7757992 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7757992----T:  7761078 	 St: c0690000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7761078----T:  7768400 	 St: c0693000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7768400----T:  7776640 	 St: c0e70000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7776640----T:  7779245 	 St: c0e7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7779245----T:  7782331 	 St: c0e90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7782331----T:  7789653 	 St: c0e93000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7790605----T:  7795246 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7795246----T:  7800761 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7800761----T:  7805402 	 St: c0ec0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7805402----T:  7810917 	 St: c0ec7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7811873----T:  7818738 	 St: c0700000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7818738----T:  7822168 	 St: c070c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7822168----T:  7824773 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7824773----T:  7833013 	 St: c0721000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7833013----T:  7841715 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7841715----T:  7847230 	 St: c0730000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7847230----T:  7851871 	 St: c0739000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7851871----T:  7858736 	 St: c0f00000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7858736----T:  7862166 	 St: c0f0c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7862166----T:  7864771 	 St: c0f20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7864771----T:  7873011 	 St: c0f21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7873011----T:  7881713 	 St: c0f10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7881713----T:  7887228 	 St: c0f30000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7887228----T:  7891869 	 St: c0f39000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7892808----T:  7901048 	 St: c0740000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7901048----T:  7925190 	 St: c074f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  7925190----T:  7933430 	 St: c0f40000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7933430----T:  7957572 	 St: c0f4f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  7958504----T:  8012280 	 St: c0600000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  7958504----T:  8200584 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8012280----T:  8020982 	 St: c0680000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8020982----T:  8037145 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8037145----T:  8060817 	 St: c06d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8060817----T:  8072305 	 St: c0780000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8072305----T:  8123258 	 St: c0796000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  8123258----T:  8177034 	 St: c0e00000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  8177034----T:  8185736 	 St: c0e80000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8185736----T:  8201899 	 St: c0ea0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8200585----T:  8442665 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8201899----T:  8225571 	 St: c0ed0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8225571----T:  8237059 	 St: c0f80000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8237059----T:  8288012 	 St: c0f96000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  8444307----T:  8446912 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8446912----T:  8455152 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8455152----T:  8458964 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8458964----T:  8465376 	 St: c0825000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8465376----T:  8474078 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8474078----T:  8477164 	 St: c0830000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8477164----T:  8484486 	 St: c0833000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8484486----T:  8492726 	 St: c0840000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8492726----T:  8516868 	 St: c084f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  8516868----T:  8519473 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8519473----T:  8527713 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8527713----T:  8531525 	 St: c1020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8531525----T:  8537937 	 St: c1025000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8537937----T:  8546639 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8546639----T:  8549725 	 St: c1030000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8549725----T:  8557047 	 St: c1033000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8557047----T:  8565287 	 St: c1040000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8565287----T:  8589429 	 St: c104f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  8591106----T:  8597518 	 St: c0880000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8591106----T:  8833186 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8597518----T:  8653648 	 St: c088b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  8653648----T:  8660060 	 St: c1080000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8660060----T:  8716190 	 St: c108b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  8834766----T:  8837566 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8837566----T:  8958184 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  8837955----T:  9080035 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8958184----T:  8960984 	 St: c1100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8960984----T:  9081602 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  9085245----T:  9093485 	 St: c0a00000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9093485----T:  9096090 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9096090----T:  9104330 	 St: c1200000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9104330----T:  9106935 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9108012----T:  9112653 	 St: c0a60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9112653----T:  9118168 	 St: c0a67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9118168----T:  9120968 	 St: c0a70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9120968----T:  9128748 	 St: c0a72000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9128748----T:  9131548 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9131548----T:  9139328 	 St: c0a82000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9139328----T:  9142414 	 St: c0a90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9142414----T:  9149736 	 St: c0a93000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9149736----T:  9154377 	 St: c1260000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9154377----T:  9159892 	 St: c1267000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9159892----T:  9162692 	 St: c1270000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9162692----T:  9170472 	 St: c1272000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9170472----T:  9173272 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9173272----T:  9181052 	 St: c1282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9181052----T:  9184138 	 St: c1290000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9184138----T:  9191460 	 St: c1293000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9193319----T:  9201099 	 St: c0ae0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9201099----T:  9203899 	 St: c0aee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9203899----T:  9209414 	 St: c0af0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9209414----T:  9214055 	 St: c0af9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9214055----T:  9221377 	 St: c0b10000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9221377----T:  9224463 	 St: c0b1d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9224463----T:  9232243 	 St: c12e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9232243----T:  9235043 	 St: c12ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9235043----T:  9240558 	 St: c12f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9240558----T:  9245199 	 St: c12f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9245199----T:  9252521 	 St: c1310000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9252521----T:  9255607 	 St: c131d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9256449----T:  9259054 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9259054----T:  9267294 	 St: c0b31000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9267294----T:  9270724 	 St: c0b40000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9270724----T:  9277589 	 St: c0b44000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9277589----T:  9284911 	 St: c0b50000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9284911----T:  9287997 	 St: c0b5d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9287997----T:  9290602 	 St: c1330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9290602----T:  9298842 	 St: c1331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9298842----T:  9302272 	 St: c1340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9302272----T:  9309137 	 St: c1344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9309137----T:  9316459 	 St: c1350000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9316459----T:  9319545 	 St: c135d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9320440----T:  9329142 	 St: c0b00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9320440----T:  9562520 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9329142----T:  9337844 	 St: c0b20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9337844----T:  9347008 	 St: c0b60000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  9347008----T:  9355248 	 St: c0b71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9355248----T:  9393967 	 St: c0a10000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  9393967----T:  9425160 	 St: c0aa0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9425160----T:  9438515 	 St: c0b80000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  9438515----T:  9487585 	 St: c0b9a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  9487585----T:  9496287 	 St: c1300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9496287----T:  9504989 	 St: c1320000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9504989----T:  9514153 	 St: c1360000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  9514153----T:  9522393 	 St: c1371000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9522393----T:  9561112 	 St: c1210000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  9562521----T:  9593714 	 St: c12a0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9562521----T:  9804601 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9593714----T:  9607069 	 St: c1380000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  9607069----T:  9656139 	 St: c139a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F: 10028251----T: 10070155 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.294395)
F: 10292305----T: 12315871 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1366.351074)
F: 10300285----T: 10303085 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10303085----T: 10310865 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10310865----T: 10313665 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10313665----T: 10321445 	 St: c0e02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10322475----T: 10325080 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10325080----T: 10333320 	 St: c0651000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10333320----T: 10338835 	 St: c0660000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10338835----T: 10343476 	 St: c0669000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10343476----T: 10346081 	 St: c0e50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10346081----T: 10354321 	 St: c0e51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10354321----T: 10359836 	 St: c0e60000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10359836----T: 10364477 	 St: c0e69000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10365436----T: 10368522 	 St: c0690000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10368522----T: 10375844 	 St: c0693000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10375844----T: 10379274 	 St: c06a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10379274----T: 10386139 	 St: c06a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10386139----T: 10388744 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10388744----T: 10396984 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10396984----T: 10400070 	 St: c0e90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10400070----T: 10407392 	 St: c0e93000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10407392----T: 10410822 	 St: c0ea0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10410822----T: 10417687 	 St: c0ea4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10417687----T: 10420292 	 St: c0ec0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10420292----T: 10428532 	 St: c0ec1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10430128----T: 10434347 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10434347----T: 10440308 	 St: c0706000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10440308----T: 10442913 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10442913----T: 10451153 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10451153----T: 10458018 	 St: c0720000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10458018----T: 10468574 	 St: c072c000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F: 10458407----T: 10700487 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10468574----T: 10471374 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10471374----T: 10501627 	 St: c0742000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 10501627----T: 10505846 	 St: c0f00000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10505846----T: 10511807 	 St: c0f06000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10511807----T: 10514412 	 St: c0f10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10514412----T: 10522652 	 St: c0f11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10522652----T: 10529517 	 St: c0f20000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10529517----T: 10540073 	 St: c0f2c000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F: 10540073----T: 10542873 	 St: c0f40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10542873----T: 10573126 	 St: c0f42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 10702572----T: 10733765 	 St: c0610000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10733765----T: 10749928 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10749928----T: 10758630 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10758630----T: 10782302 	 St: c06d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10782302----T: 10797528 	 St: c0780000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10797528----T: 10844716 	 St: c079e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F: 10797916----T: 11039996 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10844716----T: 10875909 	 St: c0e10000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10875909----T: 10892072 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10892072----T: 10900774 	 St: c0eb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10900774----T: 10924446 	 St: c0ed0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10924446----T: 10939672 	 St: c0f80000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10939672----T: 10986860 	 St: c0f9e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F: 11041576----T: 11046217 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11046217----T: 11051732 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11051732----T: 11054532 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11054532----T: 11062312 	 St: c0822000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11062312----T: 11071014 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11071014----T: 11075655 	 St: c0830000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11075655----T: 11081170 	 St: c0837000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11081170----T: 11085811 	 St: c0840000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11085811----T: 11113713 	 St: c0847000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F: 11113713----T: 11118354 	 St: c1010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11118354----T: 11123869 	 St: c1017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11123869----T: 11126669 	 St: c1020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11126669----T: 11134449 	 St: c1022000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11134449----T: 11143151 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11143151----T: 11147792 	 St: c1030000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11147792----T: 11153307 	 St: c1037000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11153307----T: 11157948 	 St: c1040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11157948----T: 11185850 	 St: c1047000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F: 11187795----T: 11206772 	 St: c0880000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F: 11187795----T: 11429875 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11206772----T: 11250196 	 St: c08a6000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F: 11250196----T: 11269173 	 St: c1080000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F: 11269173----T: 11312597 	 St: c10a6000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F: 11430975----T: 11433580 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11433580----T: 11554669 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 11433969----T: 11676049 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11554669----T: 11557274 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11557274----T: 11678363 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 11682210----T: 11685010 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11685010----T: 11692790 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11692790----T: 11695876 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11695876----T: 11703198 	 St: c0a23000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11703198----T: 11707417 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11707417----T: 11713378 	 St: c0a46000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11713378----T: 11716178 	 St: c1210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11716178----T: 11723958 	 St: c1212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11723958----T: 11726563 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11726563----T: 11729363 	 St: c1221000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11729363----T: 11736685 	 St: c1223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11736685----T: 11740904 	 St: c1240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11740904----T: 11746865 	 St: c1246000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11747805----T: 11753320 	 St: c0a60000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11753320----T: 11757961 	 St: c0a69000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11757961----T: 11760761 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11760761----T: 11768541 	 St: c0a82000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11768541----T: 11771627 	 St: c0a90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11771627----T: 11778949 	 St: c0a93000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11778949----T: 11782761 	 St: c1260000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11782761----T: 11786191 	 St: c1265000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11786191----T: 11790832 	 St: c1269000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11790832----T: 11793632 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11793632----T: 11801412 	 St: c1282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11801412----T: 11804498 	 St: c1290000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11804498----T: 11811820 	 St: c1293000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11812662----T: 11816092 	 St: c0aa0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11816092----T: 11830382 	 St: c0aa4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 11816480----T: 12058560 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11830382----T: 11839084 	 St: c0a00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11839084----T: 11847786 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11847786----T: 11856488 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11856488----T: 11865190 	 St: c0a70000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11865190----T: 11869002 	 St: c0ac0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11869002----T: 11897844 	 St: c0ac5000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 11897844----T: 11900449 	 St: c12a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11900449----T: 11903535 	 St: c12a1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11903535----T: 11917825 	 St: c12a4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 11917825----T: 11926527 	 St: c1200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11926527----T: 11935229 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11935229----T: 11943931 	 St: c1250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11943931----T: 11952633 	 St: c1270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11952633----T: 11956445 	 St: c12c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11956445----T: 11985287 	 St: c12c5000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 12060047----T: 12068287 	 St: c0b00000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12068287----T: 12182786 	 St: c0b0f000 Sz: 987136 	 Sm: 0 	 T: memcpy_h2d(77.311951)
F: 12068676----T: 12310756 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12182786----T: 12191026 	 St: c1300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12191026----T: 12305525 	 St: c130f000 Sz: 987136 	 Sm: 0 	 T: memcpy_h2d(77.311951)
F: 12538021----T: 12579984 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.334234)
F: 12802134----T: 14736645 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(1306.219482)
F: 12810580----T: 12818820 	 St: c0610000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12818820----T: 12821425 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12821425----T: 12824030 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12824030----T: 12832270 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12832270----T: 12840972 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12840972----T: 12846046 	 St: c0630000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12846046----T: 12851120 	 St: c0638000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12851120----T: 12853725 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12853725----T: 12884448 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 12884448----T: 12892688 	 St: c0e10000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12892688----T: 12895293 	 St: c0e1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12895293----T: 12897898 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12897898----T: 12906138 	 St: c0e21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12906138----T: 12914840 	 St: c0e00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12914840----T: 12919059 	 St: c0e30000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12919059----T: 12921859 	 St: c0e36000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12921859----T: 12926933 	 St: c0e38000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12926933----T: 12929538 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12929538----T: 12960261 	 St: c0e41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 12961757----T: 12973711 	 St: c0680000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F: 12961757----T: 13203837 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12973711----T: 13024193 	 St: c0697000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F: 13024193----T: 13033357 	 St: c0e80000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 13033357----T: 13035962 	 St: c0e91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13035962----T: 13039774 	 St: c0e92000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 13039774----T: 13090256 	 St: c0e97000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F: 13205521----T: 13211036 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13211036----T: 13328359 	 St: c0709000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F: 13211424----T: 13453504 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13328359----T: 13333874 	 St: c0f00000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13333874----T: 13451197 	 St: c0f09000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F: 13456989----T: 13461630 	 St: c0800000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13461630----T: 13467145 	 St: c0807000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13467145----T: 13471364 	 St: c0810000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13471364----T: 13477325 	 St: c0816000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 13477325----T: 13490213 	 St: c0820000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 13490213----T: 13494854 	 St: c0839000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13494854----T: 13497459 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13497459----T: 13528182 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 13528182----T: 13532823 	 St: c1000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13532823----T: 13538338 	 St: c1007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13538338----T: 13542557 	 St: c1010000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13542557----T: 13548518 	 St: c1016000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 13548518----T: 13561406 	 St: c1020000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 13561406----T: 13566047 	 St: c1039000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13566047----T: 13568652 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13568652----T: 13599375 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 13601644----T: 13623437 	 St: c0880000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F: 13601644----T: 13843724 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13623437----T: 13664038 	 St: c08ac000 Sz: 344064 	 Sm: 0 	 T: memcpy_h2d(27.414585)
F: 13664038----T: 13685831 	 St: c1080000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F: 13685831----T: 13726432 	 St: c10ac000 Sz: 344064 	 Sm: 0 	 T: memcpy_h2d(27.414585)
F: 13844902----T: 13847702 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13847702----T: 13968320 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 13848091----T: 14090171 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13968320----T: 13971120 	 St: c1100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13971120----T: 14091738 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 14095410----T: 14102732 	 St: c0a00000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14102732----T: 14105818 	 St: c0a0d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14105818----T: 14109248 	 St: c0a10000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14109248----T: 14116113 	 St: c0a14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14116113----T: 14119925 	 St: c0a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 14119925----T: 14133747 	 St: c0a25000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 14133747----T: 14137177 	 St: c0a40000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14137177----T: 14166489 	 St: c0a44000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 14166489----T: 14173811 	 St: c1200000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14173811----T: 14176897 	 St: c120d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14176897----T: 14180327 	 St: c1210000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14180327----T: 14187192 	 St: c1214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14187192----T: 14191004 	 St: c1220000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 14191004----T: 14204826 	 St: c1225000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 14204826----T: 14208256 	 St: c1240000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14208256----T: 14237568 	 St: c1244000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 14239322----T: 14251743 	 St: c0a80000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 14239322----T: 14481402 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14251743----T: 14301755 	 St: c0a98000 Sz: 425984 	 Sm: 0 	 T: memcpy_h2d(33.769073)
F: 14301755----T: 14314176 	 St: c1280000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 14314176----T: 14364188 	 St: c1298000 Sz: 425984 	 Sm: 0 	 T: memcpy_h2d(33.769073)
F: 14482869----T: 14486299 	 St: c0b00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14486299----T: 14605976 	 St: c0b04000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 14486688----T: 14728768 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14605976----T: 14609062 	 St: c1300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14609062----T: 14611667 	 St: c1303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14611667----T: 14731344 	 St: c1304000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 14958795----T: 15000946 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.461174)
F: 15223096----T: 17096218 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(1264.768433)
F: 15231178----T: 15233783 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15233783----T: 15242023 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15242023----T: 15245109 	 St: c0610000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15245109----T: 15252431 	 St: c0613000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 15252431----T: 15255036 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15255036----T: 15270731 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 15270731----T: 15273336 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15273336----T: 15281576 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15281576----T: 15284662 	 St: c0e10000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15284662----T: 15291984 	 St: c0e13000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 15291984----T: 15294589 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15294589----T: 15310284 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 15311220----T: 15314020 	 St: c0640000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15314020----T: 15344273 	 St: c0642000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 15314409----T: 15556489 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15344273----T: 15347073 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15347073----T: 15407438 	 St: c0682000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 15407438----T: 15410238 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15410238----T: 15440491 	 St: c0e42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 15440491----T: 15443291 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15443291----T: 15503656 	 St: c0e82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 15559090----T: 15561695 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15561695----T: 15682784 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15562084----T: 15804164 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15682784----T: 15685389 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15685389----T: 15806478 	 St: c0f01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15810267----T: 15817589 	 St: c0800000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 15817589----T: 15820675 	 St: c080d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15820675----T: 15826636 	 St: c0810000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 15826636----T: 15830855 	 St: c081a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 15830855----T: 15833941 	 St: c0820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15833941----T: 15848699 	 St: c0823000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 15848699----T: 15851304 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15851304----T: 15882027 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 15882027----T: 15888892 	 St: c1000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 15888892----T: 15891497 	 St: c100c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15891497----T: 15894583 	 St: c100d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15894583----T: 15900544 	 St: c1010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 15900544----T: 15904763 	 St: c101a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 15904763----T: 15907849 	 St: c1020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15907849----T: 15922607 	 St: c1023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 15922607----T: 15925212 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15925212----T: 15955935 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 15957548----T: 15960978 	 St: c0880000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 15957548----T: 16199628 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15960978----T: 16020402 	 St: c0884000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 16020402----T: 16023832 	 St: c1080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16023832----T: 16083256 	 St: c1084000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 16201438----T: 16204868 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16204868----T: 16324545 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 16205257----T: 16447337 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16324545----T: 16327975 	 St: c1100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16327975----T: 16447652 	 St: c1104000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 16451156----T: 16453761 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16453761----T: 16462001 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16462001----T: 16467962 	 St: c0a10000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 16467962----T: 16472181 	 St: c0a1a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 16472181----T: 16479961 	 St: c0a20000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16479961----T: 16489588 	 St: c0a2e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 16489588----T: 16492388 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16492388----T: 16522641 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 16522641----T: 16525246 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16525246----T: 16533486 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16533486----T: 16537298 	 St: c1210000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 16537298----T: 16540098 	 St: c1215000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16540098----T: 16543184 	 St: c1217000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16543184----T: 16547403 	 St: c121a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 16547403----T: 16555183 	 St: c1220000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16555183----T: 16564810 	 St: c122e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 16564810----T: 16567610 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16567610----T: 16597863 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 16599544----T: 16602974 	 St: c0a80000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16599544----T: 16841624 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16602974----T: 16662398 	 St: c0a84000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 16662398----T: 16665828 	 St: c1280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16665828----T: 16725252 	 St: c1284000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 16843405----T: 16848479 	 St: c0b00000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 16848479----T: 16966273 	 St: c0b08000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 16848867----T: 17090947 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16966273----T: 16971347 	 St: c1300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 16971347----T: 17089141 	 St: c1308000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 17318368----T: 17360751 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.617826)
F: 17360751----T: 17482311 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 17704462----T: 19573002 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(1261.674561)
F: 17705322----T: 17709541 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 17709541----T: 17715502 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 17715502----T: 17720576 	 St: c0410000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 17720576----T: 17725650 	 St: c0418000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 17725650----T: 17729080 	 St: c0420000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17729080----T: 17743370 	 St: c0424000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 17743370----T: 17747182 	 St: c0c00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 17747182----T: 17749787 	 St: c0c05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17749787----T: 17755748 	 St: c0c06000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 17755748----T: 17760822 	 St: c0c10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 17760822----T: 17765896 	 St: c0c18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 17765896----T: 17769326 	 St: c0c20000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17769326----T: 17783616 	 St: c0c24000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 17784560----T: 17787646 	 St: c0440000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17787646----T: 17817429 	 St: c0443000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 17788035----T: 18030115 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17817429----T: 17820034 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17820034----T: 17880870 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 17880870----T: 17883956 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17883956----T: 17913739 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 17913739----T: 17916344 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17916344----T: 17977180 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 18032807----T: 18035607 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18035607----T: 18156225 	 St: c0502000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18035996----T: 18278076 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18156225----T: 18159025 	 St: c0d00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18159025----T: 18279643 	 St: c0d02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18290906----T: 18296867 	 St: c0800000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 18296867----T: 18301086 	 St: c080a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 18301086----T: 18305727 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 18305727----T: 18311242 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 18311242----T: 18315054 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 18315054----T: 18328876 	 St: c0825000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 18328876----T: 18331962 	 St: c0840000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18331962----T: 18361745 	 St: c0843000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 18361745----T: 18367706 	 St: c1000000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 18367706----T: 18371925 	 St: c100a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 18371925----T: 18376566 	 St: c1010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 18376566----T: 18382081 	 St: c1017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 18382081----T: 18385893 	 St: c1020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 18385893----T: 18399715 	 St: c1025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 18399715----T: 18402801 	 St: c1040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18402801----T: 18432584 	 St: c1043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 18434235----T: 18436840 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18434235----T: 18676315 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18436840----T: 18497676 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 18497676----T: 18500281 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18500281----T: 18561117 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 18678097----T: 18680702 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18680702----T: 18801791 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 18681091----T: 18923171 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18801791----T: 18804396 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18804396----T: 18925485 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 18929079----T: 18931879 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18931879----T: 18939659 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18939659----T: 18942264 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18942264----T: 18950504 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 18950504----T: 18953590 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18953590----T: 18968348 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 18968348----T: 18971148 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18971148----T: 18978928 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18978928----T: 18981533 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18981533----T: 18989773 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 18989773----T: 18992859 	 St: c1220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18992859----T: 19007617 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 19008486----T: 19013560 	 St: c0a40000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 19013560----T: 19040992 	 St: c0a48000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 19040992----T: 19045211 	 St: c1240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 19045211----T: 19048011 	 St: c1246000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19048011----T: 19075443 	 St: c1248000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 19076360----T: 19079446 	 St: c0a80000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 19076360----T: 19318440 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19079446----T: 19139341 	 St: c0a83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 19139341----T: 19142427 	 St: c1280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 19142427----T: 19202322 	 St: c1283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 19320206----T: 19322811 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19322811----T: 19443900 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 19323199----T: 19565279 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19443900----T: 19446505 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19446505----T: 19567594 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 19795152----T: 19838238 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.092505)
F: 20060388----T: 22008196 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(1315.197876)
F: 20061254----T: 20065473 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 20065473----T: 20071434 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 20071434----T: 20074864 	 St: c0410000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 20074864----T: 20081729 	 St: c0414000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 20081729----T: 20084529 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20084529----T: 20099755 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 20099755----T: 20103567 	 St: c0c00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 20103567----T: 20109979 	 St: c0c05000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 20109979----T: 20112779 	 St: c0c10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20112779----T: 20115579 	 St: c0c12000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20115579----T: 20122444 	 St: c0c14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 20122444----T: 20125244 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20125244----T: 20140470 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 20141387----T: 20144817 	 St: c0440000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 20144817----T: 20174129 	 St: c0444000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 20174129----T: 20176929 	 St: c0c40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20176929----T: 20179534 	 St: c0c42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20179534----T: 20182139 	 St: c0c43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20182139----T: 20211451 	 St: c0c44000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 20212335----T: 20218296 	 St: c0480000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 20212335----T: 20454415 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20218296----T: 20274896 	 St: c048a000 Sz: 483328 	 Sm: 0 	 T: memcpy_h2d(38.217422)
F: 20274896----T: 20277501 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20277501----T: 20282142 	 St: c0c81000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 20282142----T: 20284942 	 St: c0c88000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20284942----T: 20341542 	 St: c0c8a000 Sz: 483328 	 Sm: 0 	 T: memcpy_h2d(38.217422)
F: 20456304----T: 20458909 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20458909----T: 20579998 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20459297----T: 20701377 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20579998----T: 20582603 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20582603----T: 20703692 	 St: c0d01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20715502----T: 20718107 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20718107----T: 20726347 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20726347----T: 20729777 	 St: c0810000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 20729777----T: 20736642 	 St: c0814000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 20736642----T: 20741283 	 St: c0820000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 20741283----T: 20754171 	 St: c0827000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 20754171----T: 20756776 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20756776----T: 20765016 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20765016----T: 20768102 	 St: c1010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20768102----T: 20770707 	 St: c1013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20770707----T: 20777572 	 St: c1014000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 20777572----T: 20781002 	 St: c1020000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 20781002----T: 20783607 	 St: c1024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20783607----T: 20786407 	 St: c1025000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20786407----T: 20799295 	 St: c1027000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 20800174----T: 20803604 	 St: c0840000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 20803604----T: 20832916 	 St: c0844000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 20832916----T: 20836002 	 St: c1040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20836002----T: 20865785 	 St: c1043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 20866759----T: 20869364 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20866759----T: 21108839 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20869364----T: 20871969 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20871969----T: 20932334 	 St: c0882000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 20932334----T: 20934939 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20934939----T: 20995775 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21110723----T: 21113523 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21113523----T: 21234141 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21113912----T: 21355992 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21234141----T: 21236941 	 St: c1100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21236941----T: 21357559 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21361451----T: 21364881 	 St: c0a00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 21364881----T: 21371746 	 St: c0a04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 21371746----T: 21374351 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21374351----T: 21382591 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21382591----T: 21388106 	 St: c0a20000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 21388106----T: 21400060 	 St: c0a29000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F: 21400060----T: 21402860 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21402860----T: 21405465 	 St: c1202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21405465----T: 21408070 	 St: c1203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21408070----T: 21414935 	 St: c1204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 21414935----T: 21417540 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21417540----T: 21425780 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21425780----T: 21429592 	 St: c1220000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 21429592----T: 21443414 	 St: c1225000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 21444351----T: 21447151 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21447151----T: 21477404 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 21477404----T: 21480204 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21480204----T: 21510457 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 21511376----T: 21520540 	 St: c0a80000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 21511376----T: 21753456 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21520540----T: 21573846 	 St: c0a91000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 21573846----T: 21576646 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21576646----T: 21581720 	 St: c1282000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 21581720----T: 21584325 	 St: c128a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21584325----T: 21587411 	 St: c128b000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 21587411----T: 21642129 	 St: c128e000 Sz: 466944 	 Sm: 0 	 T: memcpy_h2d(36.946659)
F: 21755162----T: 21757767 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21757767----T: 21878856 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 21758155----T: 22000235 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21878856----T: 21881461 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21881461----T: 22002550 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 22230346----T: 22274715 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.958811)
F: 22496865----T: 25087573 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(1749.296387)
F: 22497702----T: 22500788 	 St: c0400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 22500788----T: 22508110 	 St: c0403000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 22508110----T: 22510715 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22510715----T: 22515356 	 St: c0411000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 22515356----T: 22520430 	 St: c0418000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 22520430----T: 22523230 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22523230----T: 22538456 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22538456----T: 22541061 	 St: c0c00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22541061----T: 22543666 	 St: c0c01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22543666----T: 22546271 	 St: c0c02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22546271----T: 22553593 	 St: c0c03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 22553593----T: 22556198 	 St: c0c10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22556198----T: 22564438 	 St: c0c11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22564438----T: 22567238 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22567238----T: 22582464 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22583317----T: 22587129 	 St: c0440000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 22587129----T: 22615971 	 St: c0445000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 22615971----T: 22619057 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 22619057----T: 22648840 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 22649742----T: 22652347 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22649742----T: 22891822 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22652347----T: 22713183 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 22713183----T: 22715788 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22715788----T: 22776624 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 22893737----T: 22896342 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22896342----T: 23017431 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 22896730----T: 23138810 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23017431----T: 23020036 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23020036----T: 23141125 	 St: c0d01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 23145671----T: 23148757 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23148757----T: 23156079 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 23156079----T: 23159509 	 St: c0610000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 23159509----T: 23166374 	 St: c0614000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 23166374----T: 23169174 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23169174----T: 23184400 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 23184400----T: 23187200 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23187200----T: 23189805 	 St: c0e02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23189805----T: 23197127 	 St: c0e03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 23197127----T: 23199732 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23199732----T: 23207972 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23207972----T: 23210577 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23210577----T: 23226272 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23227276----T: 23230362 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23230362----T: 23260145 	 St: c0643000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 23260145----T: 23263231 	 St: c0e40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23263231----T: 23293014 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 23293929----T: 23297015 	 St: c0680000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23293929----T: 23536009 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23297015----T: 23356910 	 St: c0683000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 23356910----T: 23359710 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23359710----T: 23362315 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23362315----T: 23422210 	 St: c0e83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 23538031----T: 23540831 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23540831----T: 23661449 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23541219----T: 23783299 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23661449----T: 23664054 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23664054----T: 23666659 	 St: c0f01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23666659----T: 23787277 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23791687----T: 23794487 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23794487----T: 23802267 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23802267----T: 23805067 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23805067----T: 23812847 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23812847----T: 23815933 	 St: c0820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23815933----T: 23830691 	 St: c0823000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 23830691----T: 23833491 	 St: c1000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23833491----T: 23841271 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23841271----T: 23844071 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23844071----T: 23851851 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23851851----T: 23854456 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23854456----T: 23870151 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23871137----T: 23875778 	 St: c0840000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 23875778----T: 23903680 	 St: c0847000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F: 23903680----T: 23906480 	 St: c1040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23906480----T: 23936733 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 23937602----T: 23940402 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23937602----T: 24179682 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23940402----T: 24000767 	 St: c0882000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 24000767----T: 24003567 	 St: c1080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24003567----T: 24063932 	 St: c1082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 24181670----T: 24184275 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24184275----T: 24305364 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24184663----T: 24426743 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 24305364----T: 24307969 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24307969----T: 24429058 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24433354----T: 24436154 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24436154----T: 24443934 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 24443934----T: 24446734 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24446734----T: 24454514 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 24454514----T: 24458326 	 St: c0a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 24458326----T: 24472148 	 St: c0a25000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 24472148----T: 24474753 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24474753----T: 24482993 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 24482993----T: 24485793 	 St: c1210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24485793----T: 24493573 	 St: c1212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 24493573----T: 24496373 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24496373----T: 24498978 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24498978----T: 24513736 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 24514760----T: 24518979 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 24518979----T: 24547351 	 St: c0a46000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 24547351----T: 24549956 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24549956----T: 24552561 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24552561----T: 24555166 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24555166----T: 24557966 	 St: c1243000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24557966----T: 24560571 	 St: c1245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24560571----T: 24588943 	 St: c1246000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 24589837----T: 24592442 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24589837----T: 24831917 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 24592442----T: 24653278 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 24653278----T: 24655883 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24655883----T: 24716719 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 24833960----T: 24836565 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24836565----T: 24957654 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24836953----T: 25079033 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 24957654----T: 24960259 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24960259----T: 25081348 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 25309723----T: 25356877 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.839298)
F: 25579027----T: 27539397 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(1323.679932)
F: 25591305----T: 25594391 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 25594391----T: 25601713 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 25601713----T: 25604318 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25604318----T: 25612558 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 25612558----T: 25615163 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25615163----T: 25630858 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 25630858----T: 25633463 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25633463----T: 25636068 	 St: c0e01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25636068----T: 25638673 	 St: c0e02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25638673----T: 25645995 	 St: c0e03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 25645995----T: 25648600 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25648600----T: 25656840 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 25656840----T: 25659445 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25659445----T: 25675140 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 25676179----T: 25678784 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25678784----T: 25709507 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 25709507----T: 25712112 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25712112----T: 25742835 	 St: c0e41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 25743800----T: 25746600 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 25743800----T: 25985880 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 25746600----T: 25806965 	 St: c0682000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 25806965----T: 25809570 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25809570----T: 25812175 	 St: c0e81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25812175----T: 25872540 	 St: c0e82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 25988063----T: 25990668 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25990668----T: 26111757 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 25991056----T: 26233136 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 26111757----T: 26114362 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26114362----T: 26235451 	 St: c0f01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 26241130----T: 26243735 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26243735----T: 26251975 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26251975----T: 26254580 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26254580----T: 26262820 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26262820----T: 26265620 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 26265620----T: 26280846 	 St: c0822000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 26280846----T: 26283451 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26283451----T: 26291691 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26291691----T: 26294296 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26294296----T: 26302536 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26302536----T: 26305141 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26305141----T: 26320836 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 26321950----T: 26324555 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26324555----T: 26355278 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 26355278----T: 26357883 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26357883----T: 26388606 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 26389534----T: 26392139 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26389534----T: 26631614 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 26392139----T: 26452975 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 26452975----T: 26455580 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26455580----T: 26516416 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 26633906----T: 26636706 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 26636706----T: 26757324 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 26637094----T: 26879174 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 26757324----T: 26759929 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26759929----T: 26762534 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26762534----T: 26883152 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 26888640----T: 26891245 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26891245----T: 26899485 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26899485----T: 26902571 	 St: c0a10000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 26902571----T: 26909893 	 St: c0a13000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 26909893----T: 26912498 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26912498----T: 26928193 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 26928193----T: 26930798 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26930798----T: 26939038 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 26939038----T: 26941643 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26941643----T: 26944443 	 St: c1211000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 26944443----T: 26951765 	 St: c1213000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 26951765----T: 26954370 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26954370----T: 26970065 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 26971277----T: 26973882 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26973882----T: 27004605 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 27004605----T: 27007210 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 27007210----T: 27037933 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 27038829----T: 27041434 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 27038829----T: 27280909 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 27041434----T: 27102270 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 27102270----T: 27104875 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 27104875----T: 27165711 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 27283150----T: 27286236 	 St: c0b00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 27286236----T: 27406384 	 St: c0b03000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 27286624----T: 27528704 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 27406384----T: 27409184 	 St: c1300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 27409184----T: 27411789 	 St: c1302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 27411789----T: 27531937 	 St: c1303000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 27761547----T: 27812466 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.381500)
F: 28034616----T: 30010341 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(1334.047974)
F: 28051654----T: 28054454 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28054454----T: 28062234 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28062234----T: 28064839 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28064839----T: 28073079 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 28073079----T: 28075879 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28075879----T: 28083659 	 St: c0e02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28083659----T: 28086264 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28086264----T: 28094504 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 28095339----T: 28097944 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28097944----T: 28113639 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 28113639----T: 28117069 	 St: c0640000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 28117069----T: 28146381 	 St: c0644000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 28146381----T: 28148986 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28148986----T: 28164681 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 28164681----T: 28167286 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28167286----T: 28169891 	 St: c0e41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28169891----T: 28172496 	 St: c0e42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28172496----T: 28202279 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 28203978----T: 28206778 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28203978----T: 28446058 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 28206778----T: 28267143 	 St: c0682000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 28267143----T: 28269748 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28269748----T: 28272353 	 St: c0e81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28272353----T: 28332718 	 St: c0e82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 28449351----T: 28452151 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28452151----T: 28572769 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 28452539----T: 28694619 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 28572769----T: 28575569 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28575569----T: 28696187 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 28704015----T: 28706815 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28706815----T: 28714595 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28714595----T: 28717395 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28717395----T: 28725175 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28725175----T: 28727780 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28727780----T: 28730385 	 St: c1001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28730385----T: 28738165 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28738165----T: 28740965 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 28740965----T: 28748745 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 28749585----T: 28752190 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28752190----T: 28767885 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 28767885----T: 28770490 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28770490----T: 28801213 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 28801213----T: 28803818 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28803818----T: 28819513 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 28819513----T: 28822118 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28822118----T: 28852841 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 28854592----T: 28857678 	 St: c0880000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 28854592----T: 29096672 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 28857678----T: 28917573 	 St: c0883000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 28917573----T: 28920178 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28920178----T: 28922783 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 28922783----T: 28983148 	 St: c1082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 29099474----T: 29102079 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29102079----T: 29223168 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 29102468----T: 29344548 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 29223168----T: 29225773 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29225773----T: 29346862 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 29354866----T: 29357471 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29357471----T: 29365711 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 29365711----T: 29368316 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29368316----T: 29376556 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 29376556----T: 29379161 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29379161----T: 29387401 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 29387401----T: 29390006 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29390006----T: 29398246 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 29399100----T: 29401705 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29401705----T: 29417400 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 29417400----T: 29420486 	 St: c0a40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 29420486----T: 29450269 	 St: c0a43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 29450269----T: 29452874 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29452874----T: 29468569 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 29468569----T: 29471174 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29471174----T: 29473779 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29473779----T: 29476384 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29476384----T: 29506167 	 St: c1243000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 29507848----T: 29510453 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29507848----T: 29749928 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 29510453----T: 29571289 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 29571289----T: 29573894 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29573894----T: 29634730 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 29753002----T: 29755607 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29755607----T: 29876696 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 29755995----T: 29998075 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 29876696----T: 29879301 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 29879301----T: 30000390 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 30232491----T: 30287472 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.124241)
F: 30287472----T: 30409032 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 30409033----T: 30411638 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30409033----T: 30417273 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30419878----T: 30422483 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30419878----T: 30428118 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30430723----T: 30433328 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30430723----T: 30446418 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 30449023----T: 30451628 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30449023----T: 30479746 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 30482351----T: 30484956 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30482351----T: 30543187 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 30545792----T: 30548397 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30545792----T: 30666881 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 30669486----T: 30672091 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30669486----T: 30677726 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30680331----T: 30682936 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30680331----T: 30688571 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30691176----T: 30693781 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30691176----T: 30706871 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 30709476----T: 30712081 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30709476----T: 30740199 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 30742804----T: 30745409 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30742804----T: 30803640 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 30806245----T: 30808850 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30806245----T: 30927334 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 30929939----T: 30932544 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30929939----T: 30938179 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30940784----T: 30943389 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30940784----T: 30949024 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 30951629----T: 30954234 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30951629----T: 30967324 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 30969929----T: 30972534 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 30969929----T: 31000652 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 31003257----T: 31005862 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31003257----T: 31064093 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 31066698----T: 31069303 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31066698----T: 31187787 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 31190392----T: 31192997 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31190392----T: 31198632 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 31201237----T: 31203842 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31201237----T: 31209477 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 31212082----T: 31214687 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31212082----T: 31227777 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 31230382----T: 31232987 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31230382----T: 31261105 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 31263710----T: 31266315 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31263710----T: 31324546 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 31327151----T: 31329756 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 31327151----T: 31448240 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 23036139(cycle), 15554.449219(us)
Tot_kernel_exec_time_and_fault_time: 59091084(cycle), 39899.449219(us)
Tot_memcpy_h2d_time: 18498150(cycle), 12490.310547(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 18984390(cycle), 12818.628906(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 14524800(cycle), 9807.427734(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 16052852(cycle), 10839.198242(us)
GPGPU-Sim: *** exit detected ***
