#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000182b02e7c00 .scope module, "cpu_test" "cpu_test" 2 6;
 .timescale 0 0;
v00000182b0347db0_0 .var "clk", 0 0;
v00000182b0348fd0_0 .net "data_memory_a", 31 0, L_00000182b03bb170;  1 drivers
v00000182b0347e50_0 .net "data_memory_rd", 31 0, L_00000182b02b01f0;  1 drivers
v00000182b0347f90_0 .net "data_memory_wd", 31 0, L_00000182b03bb1e0;  1 drivers
v00000182b0348030_0 .net "data_memory_we", 0 0, L_00000182b03bb410;  1 drivers
v00000182b0348cb0_0 .var "i_counter", 31 0;
v00000182b0348f30_0 .net "instruction_memory_a", 31 0, L_00000182b03bb560;  1 drivers
v00000182b03492f0_0 .net "instruction_memory_rd", 31 0, L_00000182b02cf110;  1 drivers
v00000182b0348710_0 .var "mem_counter", 31 0;
v00000182b03480d0_0 .net "pc", 31 0, v00000182b0347950_0;  1 drivers
v00000182b0348490_0 .net "pc_new", 31 0, L_00000182b034a2c0;  1 drivers
v00000182b0349390_0 .var "reg_counter", 31 0;
v00000182b0348850_0 .net "register_a1", 4 0, L_00000182b034a0e0;  1 drivers
v00000182b0349500_0 .net "register_a2", 4 0, L_00000182b0349f00;  1 drivers
v00000182b034a720_0 .net "register_a3", 4 0, L_00000182b0349640;  1 drivers
v00000182b0349e60_0 .net "register_rd1", 31 0, L_00000182b03bbaa0;  1 drivers
v00000182b034aae0_0 .net "register_rd2", 31 0, L_00000182b03bbd40;  1 drivers
v00000182b034b120_0 .net "register_wd3", 31 0, L_00000182b034aea0;  1 drivers
v00000182b034a180_0 .net "register_we3", 0 0, L_00000182b03bb250;  1 drivers
S_00000182b02e7d90 .scope module, "cpu" "mips_cpu" 2 35, 3 4 0, S_00000182b02e7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 32 "pc";
    .port_info 2 /OUTPUT 32 "pc_new";
    .port_info 3 /OUTPUT 32 "instruction_memory_a";
    .port_info 4 /INOUT 32 "instruction_memory_rd";
    .port_info 5 /OUTPUT 32 "data_memory_a";
    .port_info 6 /INOUT 32 "data_memory_rd";
    .port_info 7 /OUTPUT 1 "data_memory_we";
    .port_info 8 /OUTPUT 32 "data_memory_wd";
    .port_info 9 /OUTPUT 5 "register_a1";
    .port_info 10 /OUTPUT 5 "register_a2";
    .port_info 11 /OUTPUT 5 "register_a3";
    .port_info 12 /OUTPUT 1 "register_we3";
    .port_info 13 /OUTPUT 32 "register_wd3";
    .port_info 14 /INOUT 32 "register_rd1";
    .port_info 15 /INOUT 32 "register_rd2";
L_00000182b03bb560 .functor BUFZ 32, v00000182b0347950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000182b03bb250 .functor BUFZ 1, v00000182b033c780_0, C4<0>, C4<0>, C4<0>;
L_00000182b03bb170 .functor BUFZ 32, v00000182b033b6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000182b03bb1e0 .functor BUFZ 32, L_00000182b03bbd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000182b03bb410 .functor BUFZ 1, v00000182b033c5a0_0, C4<0>, C4<0>, C4<0>;
v00000182b0345940_0 .net "ALUControl", 2 0, v00000182b033c000_0;  1 drivers
v00000182b0345a80_0 .net "ALUResult", 31 0, v00000182b033b6a0_0;  1 drivers
v00000182b0346b60_0 .net "ALUSrc", 0 0, v00000182b033b740_0;  1 drivers
v00000182b0345b20_0 .net "PCBranch", 31 0, L_00000182b034ae00;  1 drivers
v00000182b03468e0_0 .net "PCPlus4", 31 0, L_00000182b0349b40;  1 drivers
v00000182b0346c00_0 .net "PCSrc", 0 0, L_00000182b03bb480;  1 drivers
v00000182b0346200_0 .net "RegDst", 0 0, v00000182b033caa0_0;  1 drivers
v00000182b0346480_0 .net "RegWrite", 0 0, v00000182b033c780_0;  1 drivers
v00000182b0346f20_0 .net "Result", 31 0, L_00000182b034a360;  1 drivers
v00000182b0346520_0 .net "SignImm", 31 0, L_00000182b034a540;  1 drivers
v00000182b0347060_0 .net "SignImm_after_shift", 31 0, L_00000182b034b300;  1 drivers
v00000182b0346020_0 .net "SrcB", 31 0, L_00000182b0349be0;  1 drivers
v00000182b0346840_0 .net "branch", 0 0, v00000182b033b920_0;  1 drivers
v00000182b0345c60_0 .net "clk", 0 0, v00000182b0347db0_0;  1 drivers
v00000182b03465c0_0 .net "data_memory_a", 31 0, L_00000182b03bb170;  alias, 1 drivers
v00000182b0345bc0_0 .net "data_memory_rd", 31 0, L_00000182b02b01f0;  alias, 1 drivers
v00000182b0346700_0 .net "data_memory_wd", 31 0, L_00000182b03bb1e0;  alias, 1 drivers
v00000182b03462a0_0 .net "data_memory_we", 0 0, L_00000182b03bb410;  alias, 1 drivers
v00000182b0345620_0 .net "instruction_memory_a", 31 0, L_00000182b03bb560;  alias, 1 drivers
v00000182b0345d00_0 .net "instruction_memory_rd", 31 0, L_00000182b02cf110;  alias, 1 drivers
v00000182b0345e40_0 .net "j_jump", 0 0, v00000182b033cc80_0;  1 drivers
v00000182b0346fc0_0 .net "jal_jump", 0 0, v00000182b033c1e0_0;  1 drivers
v00000182b0345f80_0 .net "jr_jump", 0 0, v00000182b033b600_0;  1 drivers
v00000182b0346980_0 .net "mem_to_reg", 0 0, v00000182b033ba60_0;  1 drivers
v00000182b0345760_0 .net "mem_write", 0 0, v00000182b033c5a0_0;  1 drivers
v00000182b0347240_0 .net "new_jump_pc", 31 0, v00000182b033bc40_0;  1 drivers
v00000182b0347380_0 .net "pc", 31 0, v00000182b0347950_0;  alias, 1 drivers
v00000182b0346ac0_0 .net "pc_new", 31 0, L_00000182b034a2c0;  alias, 1 drivers
v00000182b0346ca0_0 .net "pre_pc_new", 31 0, L_00000182b034a040;  1 drivers
v00000182b0345580_0 .net "pre_pre_pc_new", 31 0, L_00000182b0349960;  1 drivers
v00000182b0346160_0 .net "pre_register_a3", 4 0, L_00000182b034a900;  1 drivers
v00000182b0346d40_0 .net "register_a1", 4 0, L_00000182b034a0e0;  alias, 1 drivers
v00000182b03460c0_0 .net "register_a2", 4 0, L_00000182b0349f00;  alias, 1 drivers
v00000182b0346e80_0 .net "register_a3", 4 0, L_00000182b0349640;  alias, 1 drivers
v00000182b03471a0_0 .net "register_rd1", 31 0, L_00000182b03bbaa0;  alias, 1 drivers
v00000182b03472e0_0 .net "register_rd2", 31 0, L_00000182b03bbd40;  alias, 1 drivers
v00000182b03454e0_0 .net "register_wd3", 31 0, L_00000182b034aea0;  alias, 1 drivers
v00000182b03488f0_0 .net "register_we3", 0 0, L_00000182b03bb250;  alias, 1 drivers
v00000182b0349070_0 .net "zero", 0 0, v00000182b033b9c0_0;  1 drivers
L_00000182b034a0e0 .part L_00000182b02cf110, 21, 5;
L_00000182b0349f00 .part L_00000182b02cf110, 16, 5;
L_00000182b0349dc0 .part L_00000182b02cf110, 16, 5;
L_00000182b0349a00 .part L_00000182b02cf110, 11, 5;
L_00000182b0349fa0 .part L_00000182b02cf110, 0, 16;
S_00000182b0295560 .scope module, "adder1" "adder" 3 62, 4 20 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000182b02f2190_0 .net "a", 31 0, v00000182b0347950_0;  alias, 1 drivers
L_00000182b03631d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000182b02f22d0_0 .net "b", 31 0, L_00000182b03631d8;  1 drivers
v00000182b02f2370_0 .net "out", 31 0, L_00000182b0349b40;  alias, 1 drivers
L_00000182b0349b40 .arith/sum 32, v00000182b0347950_0, L_00000182b03631d8;
S_00000182b02956f0 .scope module, "adder2" "adder" 3 65, 4 20 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000182b02f24b0_0 .net "a", 31 0, L_00000182b034b300;  alias, 1 drivers
v00000182b02f1e70_0 .net "b", 31 0, L_00000182b0349b40;  alias, 1 drivers
v00000182b02f1f10_0 .net "out", 31 0, L_00000182b034ae00;  alias, 1 drivers
L_00000182b034ae00 .arith/sum 32, L_00000182b034b300, L_00000182b0349b40;
S_00000182b022e5b0 .scope module, "alu_1" "alu" 3 74, 4 43 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v00000182b033d2c0_0 .net "a", 31 0, L_00000182b03bbaa0;  alias, 1 drivers
v00000182b033d0e0_0 .net "b", 31 0, L_00000182b0349be0;  alias, 1 drivers
v00000182b033c320_0 .net "control", 2 0, v00000182b033c000_0;  alias, 1 drivers
v00000182b033b6a0_0 .var "out", 31 0;
v00000182b033b9c0_0 .var "zero", 0 0;
E_00000182b02ee640 .event anyedge, v00000182b033c320_0, v00000182b033d2c0_0, v00000182b033d0e0_0;
S_00000182b022e740 .scope module, "and_1" "and_gate" 3 77, 4 102 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_00000182b03bb480 .functor AND 1, v00000182b033b920_0, v00000182b033b9c0_0, C4<1>, C4<1>;
v00000182b033bf60_0 .net "a", 0 0, v00000182b033b920_0;  alias, 1 drivers
v00000182b033bec0_0 .net "b", 0 0, v00000182b033b9c0_0;  alias, 1 drivers
v00000182b033cb40_0 .net "out", 0 0, L_00000182b03bb480;  alias, 1 drivers
S_00000182b022cfb0 .scope module, "control_unit1" "control_unit" 3 47, 3 98 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "all_code";
    .port_info 1 /INPUT 32 "PCPlus4";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegDst";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "j_jump";
    .port_info 10 /OUTPUT 32 "new_jump_pc";
    .port_info 11 /OUTPUT 1 "jal_jump";
    .port_info 12 /OUTPUT 1 "jr_jump";
v00000182b033c000_0 .var "ALUControl", 2 0;
v00000182b033b740_0 .var "ALUSrc", 0 0;
v00000182b033d040_0 .net "PCPlus4", 31 0, L_00000182b0349b40;  alias, 1 drivers
v00000182b033caa0_0 .var "RegDst", 0 0;
v00000182b033c780_0 .var "RegWrite", 0 0;
v00000182b033c500_0 .net "all_code", 31 0, L_00000182b02cf110;  alias, 1 drivers
v00000182b033b920_0 .var "branch", 0 0;
v00000182b033cbe0_0 .net "funct", 5 0, L_00000182b034b1c0;  1 drivers
v00000182b033cc80_0 .var "j_jump", 0 0;
v00000182b033c1e0_0 .var "jal_jump", 0 0;
v00000182b033b600_0 .var "jr_jump", 0 0;
v00000182b033ba60_0 .var "mem_to_reg", 0 0;
v00000182b033c5a0_0 .var "mem_write", 0 0;
v00000182b033bc40_0 .var "new_jump_pc", 31 0;
v00000182b033bb00_0 .net "opcode", 5 0, L_00000182b034ab80;  1 drivers
E_00000182b02eea40/0 .event anyedge, v00000182b02f2370_0, v00000182b033c500_0, v00000182b033bb00_0, v00000182b033cbe0_0;
E_00000182b02eea40/1 .event anyedge, v00000182b033bf60_0;
E_00000182b02eea40 .event/or E_00000182b02eea40/0, E_00000182b02eea40/1;
L_00000182b034ab80 .part L_00000182b02cf110, 26, 6;
L_00000182b034b1c0 .part L_00000182b02cf110, 0, 6;
S_00000182b022d140 .scope module, "mux2_32_1" "mux2_32" 3 81, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033b7e0_0 .net "a", 0 0, L_00000182b03bb480;  alias, 1 drivers
v00000182b033bba0_0 .net "d0", 31 0, L_00000182b0349b40;  alias, 1 drivers
v00000182b033b880_0 .net "d1", 31 0, L_00000182b034ae00;  alias, 1 drivers
v00000182b033bce0_0 .net "out", 31 0, L_00000182b034a040;  alias, 1 drivers
L_00000182b034a040 .functor MUXZ 32, L_00000182b0349b40, L_00000182b034ae00, L_00000182b03bb480, C4<>;
S_00000182b029f970 .scope module, "mux2_32_2" "mux2_32" 3 70, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033bd80_0 .net "a", 0 0, v00000182b033b740_0;  alias, 1 drivers
v00000182b033be20_0 .net "d0", 31 0, L_00000182b03bbd40;  alias, 1 drivers
v00000182b033c0a0_0 .net "d1", 31 0, L_00000182b034a540;  alias, 1 drivers
v00000182b033cd20_0 .net "out", 31 0, L_00000182b0349be0;  alias, 1 drivers
L_00000182b0349be0 .functor MUXZ 32, L_00000182b03bbd40, L_00000182b034a540, v00000182b033b740_0, C4<>;
S_00000182b029fb00 .scope module, "mux2_32_3" "mux2_32" 3 91, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033b560_0 .net "a", 0 0, v00000182b033ba60_0;  alias, 1 drivers
v00000182b033c140_0 .net "d0", 31 0, v00000182b033b6a0_0;  alias, 1 drivers
v00000182b033c280_0 .net "d1", 31 0, L_00000182b02b01f0;  alias, 1 drivers
v00000182b033c8c0_0 .net "out", 31 0, L_00000182b034a360;  alias, 1 drivers
L_00000182b034a360 .functor MUXZ 32, v00000182b033b6a0_0, L_00000182b02b01f0, v00000182b033ba60_0, C4<>;
S_00000182b02cb600 .scope module, "mux2_32_4" "mux2_32" 3 83, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033cdc0_0 .net "a", 0 0, v00000182b033cc80_0;  alias, 1 drivers
v00000182b033c640_0 .net "d0", 31 0, L_00000182b034a040;  alias, 1 drivers
v00000182b033ce60_0 .net "d1", 31 0, v00000182b033bc40_0;  alias, 1 drivers
v00000182b033c3c0_0 .net "out", 31 0, L_00000182b0349960;  alias, 1 drivers
L_00000182b0349960 .functor MUXZ 32, L_00000182b034a040, v00000182b033bc40_0, v00000182b033cc80_0, C4<>;
S_00000182b02cb790 .scope module, "mux2_32_5" "mux2_32" 3 93, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033d180_0 .net "a", 0 0, v00000182b033c1e0_0;  alias, 1 drivers
v00000182b033c6e0_0 .net "d0", 31 0, L_00000182b034a360;  alias, 1 drivers
v00000182b033b4c0_0 .net "d1", 31 0, L_00000182b0349b40;  alias, 1 drivers
v00000182b033c460_0 .net "out", 31 0, L_00000182b034aea0;  alias, 1 drivers
L_00000182b034aea0 .functor MUXZ 32, L_00000182b034a360, L_00000182b0349b40, v00000182b033c1e0_0, C4<>;
S_00000182b02c5850 .scope module, "mux2_32_6" "mux2_32" 3 84, 4 28 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v00000182b033c820_0 .net "a", 0 0, v00000182b033b600_0;  alias, 1 drivers
v00000182b033c960_0 .net "d0", 31 0, L_00000182b0349960;  alias, 1 drivers
v00000182b033cfa0_0 .net "d1", 31 0, L_00000182b03bbaa0;  alias, 1 drivers
v00000182b033cf00_0 .net "out", 31 0, L_00000182b034a2c0;  alias, 1 drivers
L_00000182b034a2c0 .functor MUXZ 32, L_00000182b0349960, L_00000182b03bbaa0, v00000182b033b600_0, C4<>;
S_00000182b02c59e0 .scope module, "mux2_5_1" "mux2_5" 3 53, 4 36 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v00000182b033d220_0 .net "a", 0 0, v00000182b033caa0_0;  alias, 1 drivers
v00000182b033ca00_0 .net "d0", 4 0, L_00000182b0349dc0;  1 drivers
v00000182b033d360_0 .net "d1", 4 0, L_00000182b0349a00;  1 drivers
v00000182b0345da0_0 .net "out", 4 0, L_00000182b034a900;  alias, 1 drivers
L_00000182b034a900 .functor MUXZ 5, L_00000182b0349dc0, L_00000182b0349a00, v00000182b033caa0_0, C4<>;
S_00000182b02d0c40 .scope module, "mux2_5_2" "mux2_5" 3 54, 4 36 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v00000182b0346a20_0 .net "a", 0 0, v00000182b033c1e0_0;  alias, 1 drivers
v00000182b0346660_0 .net "d0", 4 0, L_00000182b034a900;  alias, 1 drivers
L_00000182b0363148 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000182b0345800_0 .net "d1", 4 0, L_00000182b0363148;  1 drivers
v00000182b03458a0_0 .net "out", 4 0, L_00000182b0349640;  alias, 1 drivers
L_00000182b0349640 .functor MUXZ 5, L_00000182b034a900, L_00000182b0363148, v00000182b033c1e0_0, C4<>;
S_00000182b02d0dd0 .scope module, "shl_2_1" "shl_2" 3 59, 4 12 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000182b0346de0_0 .net *"_ivl_1", 29 0, L_00000182b034a220;  1 drivers
L_00000182b0363190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182b03459e0_0 .net/2u *"_ivl_2", 1 0, L_00000182b0363190;  1 drivers
v00000182b0345ee0_0 .net "in", 31 0, L_00000182b034a540;  alias, 1 drivers
v00000182b03463e0_0 .net "out", 31 0, L_00000182b034b300;  alias, 1 drivers
L_00000182b034a220 .part L_00000182b034a540, 0, 30;
L_00000182b034b300 .concat [ 2 30 0 0], L_00000182b0363190, L_00000182b034a220;
S_00000182b02d1950 .scope module, "sign_extend_1" "sign_extend" 3 57, 4 3 0, S_00000182b02e7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000182b0346340_0 .net *"_ivl_1", 0 0, L_00000182b034ad60;  1 drivers
v00000182b03456c0_0 .net *"_ivl_2", 15 0, L_00000182b034b260;  1 drivers
v00000182b0347100_0 .net "in", 15 0, L_00000182b0349fa0;  1 drivers
v00000182b03467a0_0 .net "out", 31 0, L_00000182b034a540;  alias, 1 drivers
L_00000182b034ad60 .part L_00000182b0349fa0, 15, 1;
LS_00000182b034b260_0_0 .concat [ 1 1 1 1], L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60;
LS_00000182b034b260_0_4 .concat [ 1 1 1 1], L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60;
LS_00000182b034b260_0_8 .concat [ 1 1 1 1], L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60;
LS_00000182b034b260_0_12 .concat [ 1 1 1 1], L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60, L_00000182b034ad60;
L_00000182b034b260 .concat [ 4 4 4 4], LS_00000182b034b260_0_0, LS_00000182b034b260_0_4, LS_00000182b034b260_0_8, LS_00000182b034b260_0_12;
L_00000182b034a540 .concat [ 16 16 0 0], L_00000182b0349fa0, L_00000182b034b260;
S_00000182b0362e70 .scope module, "cpu_data_memory" "data_memory" 2 20, 5 1 0, S_00000182b02e7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000182b02b01f0 .functor BUFZ 32, L_00000182b034a400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000182b03474f0_0 .net *"_ivl_0", 31 0, L_00000182b034a400;  1 drivers
L_00000182b0363070 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000182b03485d0_0 .net/2u *"_ivl_2", 31 0, L_00000182b0363070;  1 drivers
v00000182b0347590_0 .net *"_ivl_4", 31 0, L_00000182b0349aa0;  1 drivers
v00000182b0348990_0 .net "a", 31 0, L_00000182b03bb170;  alias, 1 drivers
v00000182b03487b0_0 .net "clk", 0 0, v00000182b0347db0_0;  alias, 1 drivers
v00000182b0348670_0 .var/i "i", 31 0;
v00000182b0347a90 .array "ram", 2047 0, 31 0;
v00000182b0348d50_0 .net "rd", 31 0, L_00000182b02b01f0;  alias, 1 drivers
v00000182b0348df0_0 .net "wd", 31 0, L_00000182b03bb1e0;  alias, 1 drivers
v00000182b0347b30_0 .net "we", 0 0, L_00000182b03bb410;  alias, 1 drivers
E_00000182b02ee2c0 .event posedge, v00000182b0345c60_0;
L_00000182b034a400 .array/port v00000182b0347a90, L_00000182b0349aa0;
L_00000182b0349aa0 .arith/div 32, L_00000182b03bb170, L_00000182b0363070;
S_00000182b03621f0 .scope module, "cpu_instruction_memory" "instruction_memory" 2 12, 5 34 0, S_00000182b02e7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000182b02cf110 .functor BUFZ 32, L_00000182b03498c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000182b0347bd0_0 .net *"_ivl_0", 31 0, L_00000182b03498c0;  1 drivers
L_00000182b0363028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000182b0347ef0_0 .net/2u *"_ivl_2", 31 0, L_00000182b0363028;  1 drivers
v00000182b0349110_0 .net *"_ivl_4", 31 0, L_00000182b034a4a0;  1 drivers
v00000182b0348530_0 .net "a", 31 0, L_00000182b03bb560;  alias, 1 drivers
v00000182b03476d0 .array "ram", 63 0, 31 0;
v00000182b03482b0_0 .net "rd", 31 0, L_00000182b02cf110;  alias, 1 drivers
L_00000182b03498c0 .array/port v00000182b03476d0, L_00000182b034a4a0;
L_00000182b034a4a0 .arith/div 32, L_00000182b03bb560, L_00000182b0363028;
S_00000182b0362510 .scope module, "cpu_register" "register_file" 2 26, 6 1 0, S_00000182b02e7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_00000182b03bbaa0 .functor BUFZ 32, L_00000182b0349c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000182b03bbd40 .functor BUFZ 32, L_00000182b034b3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000182b0348e90_0 .net *"_ivl_0", 31 0, L_00000182b0349c80;  1 drivers
v00000182b0347c70_0 .net *"_ivl_10", 6 0, L_00000182b034acc0;  1 drivers
L_00000182b0363100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182b0347d10_0 .net *"_ivl_13", 1 0, L_00000182b0363100;  1 drivers
v00000182b0348a30_0 .net *"_ivl_2", 6 0, L_00000182b0349d20;  1 drivers
L_00000182b03630b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000182b0347770_0 .net *"_ivl_5", 1 0, L_00000182b03630b8;  1 drivers
v00000182b0348ad0_0 .net *"_ivl_8", 31 0, L_00000182b034b3a0;  1 drivers
v00000182b0348c10_0 .net "a1", 4 0, L_00000182b034a0e0;  alias, 1 drivers
v00000182b0347630_0 .net "a2", 4 0, L_00000182b0349f00;  alias, 1 drivers
v00000182b03483f0_0 .net "a3", 4 0, L_00000182b0349640;  alias, 1 drivers
v00000182b0348170_0 .net "clk", 0 0, v00000182b0347db0_0;  alias, 1 drivers
v00000182b0347810_0 .var/i "i", 31 0;
v00000182b0349250 .array "mem", 31 0, 31 0;
v00000182b0348210_0 .net "rd1", 31 0, L_00000182b03bbaa0;  alias, 1 drivers
v00000182b0348350_0 .net "rd2", 31 0, L_00000182b03bbd40;  alias, 1 drivers
v00000182b0348b70_0 .net "wd3", 31 0, L_00000182b034aea0;  alias, 1 drivers
v00000182b03479f0_0 .net "we3", 0 0, L_00000182b03bb250;  alias, 1 drivers
L_00000182b0349c80 .array/port v00000182b0349250, L_00000182b0349d20;
L_00000182b0349d20 .concat [ 5 2 0 0], L_00000182b034a0e0, L_00000182b03630b8;
L_00000182b034b3a0 .array/port v00000182b0349250, L_00000182b034acc0;
L_00000182b034acc0 .concat [ 5 2 0 0], L_00000182b0349f00, L_00000182b0363100;
S_00000182b0362830 .scope module, "program_counter" "d_flop" 2 18, 7 1 0, S_00000182b02e7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
v00000182b03491b0_0 .net "clk", 0 0, v00000182b0347db0_0;  alias, 1 drivers
v00000182b03478b0_0 .net "d", 31 0, L_00000182b034a2c0;  alias, 1 drivers
v00000182b0347950_0 .var "q", 31 0;
    .scope S_00000182b03621f0;
T_0 ;
    %vpi_call 5 45 "$readmemb", "jump.dat", v00000182b03476d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000182b0362830;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000182b0347950_0, 0;
    %end;
    .thread T_1;
    .scope S_00000182b0362830;
T_2 ;
    %wait E_00000182b02ee2c0;
    %load/vec4 v00000182b03478b0_0;
    %assign/vec4 v00000182b0347950_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000182b0362e70;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182b0348670_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000182b0348670_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000182b0348670_0;
    %store/vec4a v00000182b0347a90, 4, 0;
    %load/vec4 v00000182b0348670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182b0348670_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000182b0362e70;
T_4 ;
    %wait E_00000182b02ee2c0;
    %load/vec4 v00000182b0347b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000182b0348df0_0;
    %load/vec4 v00000182b0348990_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v00000182b0347a90, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000182b0362510;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182b0347810_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000182b0347810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000182b0347810_0;
    %store/vec4a v00000182b0349250, 4, 0;
    %load/vec4 v00000182b0347810_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182b0347810_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000182b0362510;
T_6 ;
    %wait E_00000182b02ee2c0;
    %load/vec4 v00000182b03479f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000182b0348b70_0;
    %load/vec4 v00000182b03483f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000182b0349250, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000182b022cfb0;
T_7 ;
    %wait E_00000182b02eea40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033cc80_0, 0, 1;
    %load/vec4 v00000182b033d040_0;
    %parti/s 4, 28, 6;
    %load/vec4 v00000182b033c500_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000182b033bc40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b600_0, 0, 1;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v00000182b033cbe0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 132 "$display", "JR!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b600_0, 0, 1;
T_7.0 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v00000182b033cbe0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %load/vec4 v00000182b033cbe0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %vpi_call 3 145 "$display", "add!" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000182b033cbe0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %vpi_call 3 149 "$display", "sub!" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000182b033cbe0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %vpi_call 3 153 "$display", "and!" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v00000182b033cbe0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_7.12, 4;
    %vpi_call 3 157 "$display", "or!" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v00000182b033cbe0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_7.14, 4;
    %vpi_call 3 161 "$display", "slt!" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
T_7.14 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.16, 4;
    %vpi_call 3 167 "$display", "lw!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.18, 4;
    %vpi_call 3 178 "$display", "sw!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %vpi_call 3 197 "$display", "beq! %d", v00000182b033b920_0 {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_7.22, 4;
    %vpi_call 3 201 "$display", "ADDI!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_7.24, 4;
    %vpi_call 3 212 "$display", "ANDI!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_7.26, 4;
    %vpi_call 3 223 "$display", "BNE!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_7.28, 4;
    %vpi_call 3 234 "$display", "J!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033cc80_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v00000182b033bb00_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_7.30, 4;
    %vpi_call 3 246 "$display", "Jal!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b740_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000182b033c000_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033ba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033c1e0_0, 0, 1;
T_7.30 ;
T_7.29 ;
T_7.27 ;
T_7.25 ;
T_7.23 ;
T_7.21 ;
T_7.19 ;
T_7.17 ;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000182b022e5b0;
T_8 ;
    %wait E_00000182b02ee640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b9c0_0, 0, 1;
    %load/vec4 v00000182b033c320_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b9c0_0, 0, 1;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000182b033c320_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %cmp/ne;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b033b9c0_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b9c0_0, 0, 1;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b033b9c0_0, 0, 1;
T_8.5 ;
T_8.1 ;
    %load/vec4 v00000182b033c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %add;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.8 ;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %and;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.9 ;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %or;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %add;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %sub;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v00000182b033d2c0_0;
    %load/vec4 v00000182b033d0e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v00000182b033b6a0_0, 0, 32;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000182b02e7d90;
T_9 ;
    %vpi_call 3 29 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000182b02e7c00;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182b0348cb0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000182b0348cb0_0;
    %cmpi/u 1000, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182b0347db0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182b0347db0_0, 0, 1;
    %load/vec4 v00000182b0348cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182b0348cb0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182b0349390_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000182b0349390_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 64 "$display", "Register: %d, value: %d", v00000182b0349390_0, &A<v00000182b0349250, v00000182b0349390_0 > {0 0 0};
    %load/vec4 v00000182b0349390_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182b0349390_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182b0348710_0, 0, 32;
T_10.4 ;
    %load/vec4 v00000182b0348710_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v00000182b0348710_0;
    %muli 4, 0, 32;
    %vpi_call 2 68 "$display", "Addr: %d, value: %d", S<0,vec4,u32>, &A<v00000182b0347a90, v00000182b0348710_0 > {1 0 0};
    %load/vec4 v00000182b0348710_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182b0348710_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu_test.v";
    "./mips_cpu.v";
    "./util.v";
    "./memory.v";
    "./register_file.v";
    "./d_flop.v";
