
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.78    0.01    0.08    0.08 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         counter[7] (net)
                  0.01    0.00    0.08 v _393_/A (INV_X1)
     2    3.46    0.01    0.02    0.10 ^ _393_/ZN (INV_X1)
                                         _115_ (net)
                  0.01    0.00    0.10 ^ _398_/A2 (OAI33_X1)
     1    1.38    0.01    0.01    0.11 v _398_/ZN (OAI33_X1)
                                         _007_ (net)
                  0.01    0.00    0.11 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.12    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/A (BUF_X1)
     2    4.04    0.01    0.03    0.23 v input6/Z (BUF_X1)
                                         net6 (net)
                  0.01    0.00    0.23 v _288_/A (INV_X1)
     1    3.26    0.01    0.02    0.24 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.24 ^ _492_/A (HA_X1)
     2    4.35    0.03    0.06    0.30 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.03    0.00    0.30 ^ _312_/A4 (AND4_X1)
     3    6.64    0.02    0.08    0.38 ^ _312_/ZN (AND4_X1)
                                         _041_ (net)
                  0.02    0.00    0.38 ^ _314_/A1 (AND2_X2)
     4   14.40    0.02    0.05    0.43 ^ _314_/ZN (AND2_X2)
                                         _043_ (net)
                  0.02    0.00    0.43 ^ _341_/A3 (NAND4_X2)
     1    6.77    0.03    0.04    0.47 v _341_/ZN (NAND4_X2)
                                         _070_ (net)
                  0.03    0.00    0.47 v _342_/C2 (OAI211_X4)
     8   18.03    0.03    0.06    0.52 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.03    0.00    0.52 ^ _368_/A2 (NOR3_X1)
     1    1.07    0.01    0.01    0.54 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.54 v _371_/A2 (OR4_X1)
     1    1.24    0.02    0.10    0.64 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.64 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.12    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/A (BUF_X1)
     2    4.04    0.01    0.03    0.23 v input6/Z (BUF_X1)
                                         net6 (net)
                  0.01    0.00    0.23 v _288_/A (INV_X1)
     1    3.26    0.01    0.02    0.24 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.24 ^ _492_/A (HA_X1)
     2    4.35    0.03    0.06    0.30 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.03    0.00    0.30 ^ _312_/A4 (AND4_X1)
     3    6.64    0.02    0.08    0.38 ^ _312_/ZN (AND4_X1)
                                         _041_ (net)
                  0.02    0.00    0.38 ^ _314_/A1 (AND2_X2)
     4   14.40    0.02    0.05    0.43 ^ _314_/ZN (AND2_X2)
                                         _043_ (net)
                  0.02    0.00    0.43 ^ _341_/A3 (NAND4_X2)
     1    6.77    0.03    0.04    0.47 v _341_/ZN (NAND4_X2)
                                         _070_ (net)
                  0.03    0.00    0.47 v _342_/C2 (OAI211_X4)
     8   18.03    0.03    0.06    0.52 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.03    0.00    0.52 ^ _368_/A2 (NOR3_X1)
     1    1.07    0.01    0.01    0.54 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.54 v _371_/A2 (OR4_X1)
     1    1.24    0.02    0.10    0.64 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.64 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.14343276619911194

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7225

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
7.811432838439941

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7460

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[12]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ div_counter[12]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ div_counter[12]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _494_/S (HA_X1)
   0.07    0.24 ^ _312_/ZN (AND4_X1)
   0.05    0.29 ^ _314_/ZN (AND2_X2)
   0.04    0.33 v _341_/ZN (NAND4_X2)
   0.06    0.38 ^ _342_/ZN (OAI211_X4)
   0.01    0.39 v _368_/ZN (NOR3_X1)
   0.10    0.49 v _371_/ZN (OR4_X1)
   0.00    0.49 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.49   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _393_/ZN (INV_X1)
   0.01    0.11 v _398_/ZN (OAI33_X1)
   0.00    0.11 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.6376

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.3188

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
50.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-04   5.66e-06   2.22e-06   1.83e-04  67.7%
Combinational          4.14e-05   3.85e-05   7.25e-06   8.71e-05  32.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.17e-04   4.41e-05   9.47e-06   2.70e-04 100.0%
                          80.2%      16.3%       3.5%
