Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Mar  1 10:28:26 2026
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design            : thz_pipeline_top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Optimized
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                  Violations  
-------  --------  -----------------------------------------------------------  ----------  
NTCN-11  Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.818        0.000                      0                85662       -0.096    -2547.170                  47870                85662        0.166        0.000                       0                 28980  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.818        0.000                      0                85662       -0.096    -2547.170                  47870                85662        0.166        0.000                       0                 28980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
Hold  :        47870  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation    -2547.170ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.341ns (25.873%)  route 0.977ns (74.127%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_gpio_0/U0/s_axi_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, unplaced)         0.154     3.023    thz_pipeline_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.173 r  thz_pipeline_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, unplaced)         0.214     3.387    thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
                         LUT5 (Prop_LUT5_I1_O)        0.038     3.425 r  thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=3, unplaced)         0.192     3.617    thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.655 r  thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.186     3.841    thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.879 r  thz_pipeline_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, unplaced)         0.231     4.110    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
                         PS8                                          r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk0
                         PS8                                          r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948     4.928    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 1.556ns (85.120%)  route 0.272ns (14.880%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.272     4.620    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/A[25]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[25])
                                                     -0.299     5.577    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.577    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.556ns (84.796%)  route 0.279ns (15.204%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.279     4.627    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/A[28]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     5.584    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 1.556ns (85.120%)  route 0.272ns (14.880%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.272     4.620    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/A[25]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[25])
                                                     -0.299     5.577    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.577    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.556ns (84.796%)  route 0.279ns (15.204%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.279     4.627    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/A[28]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     5.584    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 1.556ns (85.120%)  route 0.272ns (14.880%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.272     4.620    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/A[25]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[25])
                                                     -0.299     5.577    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.577    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.556ns (84.796%)  route 0.279ns (15.204%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.279     4.627    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/A[28]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     5.584    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 1.556ns (85.120%)  route 0.272ns (14.880%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.272     4.620    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/A[25]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[25])
                                                     -0.299     5.577    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.577    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.556ns (84.796%)  route 0.279ns (15.204%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.279     4.627    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/A[28]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     5.584    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.556ns (84.017%)  route 0.296ns (15.983%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 5.940 - 3.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[14])
                                                      0.234     3.026 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, unplaced)         0.000     3.026    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<14>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[14]_A2A1[14])
                                                      0.076     3.102 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, unplaced)         0.000     3.102    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<14>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[14]_U[15])
                                                      0.505     3.607 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, unplaced)         0.000     3.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[15]_U_DATA[15])
                                                      0.047     3.654 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, unplaced)         0.000     3.654    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.239 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     4.239    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     4.348 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.296     4.644    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/A[17]
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
                         PS8                          0.000     3.333 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     3.476    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.501 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     5.940    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/CLK
                         DSP_A_B_DATA                                 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.040     5.980    
                         clock uncertainty           -0.104     5.876    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[17])
                                                     -0.269     5.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  0.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=21, unplaced)        0.073     1.364    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism             -0.033     1.398    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     1.460    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.333       0.333                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK     n/a            3.000         3.333       0.333                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK     n/a            3.000         3.333       0.333                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764                thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764                thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764                thz_pipeline_top_i/beamformer_top_0/inst/weights_im_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764                thz_pipeline_top_i/beamformer_top_0/inst/weights_im_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764                thz_pipeline_top_i/beamformer_top_0/inst/weights_im_3_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.667       0.167                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.667       0.167                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.666       0.166                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.667       0.167                thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.307ns  (logic 0.038ns (12.378%)  route 0.269ns (87.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, unplaced)         0.221     0.221    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                         LUT1 (Prop_LUT1_I0_O)        0.038     0.259 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.048     0.307    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.014ns (9.655%)  route 0.131ns (90.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         PS8                          0.000     0.000 f  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, unplaced)         0.115     0.115    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                         LUT1 (Prop_LUT1_I0_O)        0.014     0.129 r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.016     0.145    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.115ns (26.869%)  route 0.313ns (73.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, unplaced)       0.265     3.134    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.172 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.048     3.220    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.115ns (26.869%)  route 0.313ns (73.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, unplaced)       0.265     3.134    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.172 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.048     3.220    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.115ns (26.869%)  route 0.313ns (73.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, unplaced)       0.265     3.134    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.172 r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, unplaced)         0.048     3.220    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
                         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
                         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.115ns (26.869%)  route 0.313ns (73.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/rst_ps8_0_266M/U0/slowest_sync_clk
                         FDRE                                         r  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 f  thz_pipeline_top_i/rst_ps8_0_266M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=655, unplaced)       0.265     3.134    thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.172 r  thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, unplaced)         0.048     3.220    thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
                         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
                         FDRE                                         r  thz_pipeline_top_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.180     0.180    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.584     2.792    thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.869 r  thz_pipeline_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, unplaced)        0.322     3.191    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.122     0.122    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.114     1.253    thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.291 r  thz_pipeline_top_i/axi_smc1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, unplaced)        0.143     1.434    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
                         FDCE                                         f  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
                         FDCE                                         r  thz_pipeline_top_i/axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.408ns (81.434%)  route 0.321ns (18.566%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.321     1.729    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_525
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.408ns (81.434%)  route 0.321ns (18.566%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.V<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.V_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.321     1.729    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_526
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.408ns (81.434%)  route 0.321ns (18.566%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.321     1.729    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_525
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[15]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.408ns (81.434%)  route 0.321ns (18.566%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[15])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.V<15>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[15]_V_DATA[15])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.V_DATA<15>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=16, unplaced)        0.321     1.729    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_526
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[15]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[21])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[21]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<21>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[21]_V_DATA[21])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[21]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<21>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[21]_ALU_OUT[21])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<21>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[21]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_519
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[22])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<22>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[22]_V_DATA[22])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<22>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<22>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_518
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[21])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/V[21]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.V<21>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[21]_V_DATA[21])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/V_DATA[21]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.V_DATA<21>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[21]_ALU_OUT[21])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<21>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[21]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_520
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[21]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[22])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.V<22>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[22]_V_DATA[22])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.V_DATA<22>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<22>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_519
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[22]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[21])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[21]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<21>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[21]_V_DATA[21])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[21]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<21>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[21]_ALU_OUT[21])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<21>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[21]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_519
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[21]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 1.408ns (83.314%)  route 0.282ns (16.686%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.073    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[22])
                                                      0.609     0.682 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, unplaced)         0.000     0.682    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.V<22>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[22]_V_DATA[22])
                                                      0.046     0.728 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, unplaced)         0.000     0.728    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<22>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.299 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, unplaced)         0.000     1.299    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<22>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     1.408 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=1, unplaced)         0.282     1.690    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_518
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.143     0.143    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     2.439     2.607    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[22]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.160%)  route 0.074ns (22.840%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[0])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[0]_U_DATA[0])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.074     0.324    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_540
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.160%)  route 0.074ns (22.840%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[0])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[0]_U_DATA[0])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.074     0.324    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_541
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.160%)  route 0.074ns (22.840%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[0])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[0]_U_DATA[0])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.074     0.324    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_540
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.250ns (77.160%)  route 0.074ns (22.840%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[0])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[0]_U_DATA[0])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.074     0.324    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_541
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[16])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_524
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_U[8])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<8>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[8]_U_DATA[8])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<8>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<8>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_532
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[16])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_525
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[16]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_A_B_DATA.B2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_PREADD_DATA.B2B1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_U[8])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_MULTIPLIER.U<8>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[8]_U_DATA[8])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_M_DATA.U_DATA<8>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_ALU.ALU_OUT<8>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17_n_533
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_0/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_2_reg_250_pp0_iter2_reg_reg[8]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_U[16])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<16>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[16]_U_DATA[16])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<16>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[16]_ALU_OUT[16])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[16]_P[16])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[16]
                         net (fo=1, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_524
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[16]_srl2/CLK

Slack:                    inf
  Source:                 thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA                 0.000     0.000 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.000    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     0.020    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_U[8])
                                                      0.075     0.095 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, unplaced)         0.000     0.095    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_MULTIPLIER.U<8>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[8]_U_DATA[8])
                                                      0.012     0.107 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, unplaced)         0.000     0.107    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<8>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     0.220    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<8>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, unplaced)         0.075     0.325    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18_n_532
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.154     0.154    thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  thz_pipeline_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29304, unplaced)     1.259     1.431    thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/ap_clk
                         SRL16E                                       r  thz_pipeline_top_i/mlkem_top_1/inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/a_1_reg_260_pp0_iter2_reg_reg[8]_srl2/CLK





