Line 6013: [MARCONI][SUB6] HALMARC_Open
Line 6115: [MARCONI][SUB6] HALMARC_Close
Line 3718: [MARCONI][DL][SUB6] _loadNvCalValDlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3723: [MARCONI][DL][SUB6] _loadNvCalValDlSub6: phase_shift[0x%08X, 0x%08X] lockVal[0x%03X] cal_done[%d]
Line 3727: [MARCONI][DL][SUB6] _loadNvCalValDlSub6: NV load skip cal_done[%d]
Line 3762: [MARCONI][UL][SUB6] _loadNvCalValUlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3766: [MARCONI][UL][SUB6] _loadNvCalValUlSub6: phase_shift[0x%08X] lockVal[0x%03X] cal_done[%d]
Line 3770: [MARCONI][UL][SUB6] _loadNvCalValUlSub6: NV load skip cal_done[%d]
Line 3797: [MARCONI][DL][SUB6] _marcHwIntrLisrDlSub6: LISR Rcvd hw_marc_irq_sts:0x%x hw_marc_ch_irq_sts:0x%x
Line 3817: [MARCONI][DL][SUB6] _marcHisrDlSub6: RAT_2G == curr_rat
Line 3833: [MARCONI][DL][SUB6] _marcHisrDlSub6: Marconi PD already off
Line 3852: [MARCONI][DL][SUB6] _marcHisrDlSub6: g_link_intr_sts:0x%x g_link_ch_intr_sts:0x%x g_link_intr_en:0x%x g_link_ch_intr_en:0x%x
Line 5929: [MARCONI][SUB6] _headFuncSub6: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5936: [MARCONI][SUB6] _tailFuncSub6: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 399: [MARCONI][DL][SUB6] initDlSub6: is_bootup[%d] is_init_done_mcw[%d] slow_start_level[0x%02X] option[0x%02X] powermode_reg[0x%08X]
Line 502: [MARCONI][DL][SUB6] initDlSub6: INTR_STS[0x%08X] gear_sel[%d] PHY_STAT0[0x%08X]
Line 508: [MARCONI][DL][SUB6] initDlSub6: skip, is_init_done_mcw[%d]
Line 4725: [MARCONI][SUB6] _configSrcClkSub6: gear_sel[%d] MCW_CTRLS_0_CLK_CHANGE_SET[0x%08X] MCW_LP_CFG[0x%08X] with_tick[%d]
Line 3300: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: MARC_PHY_CAL_PASS is_bootup[%d] gear_sel[%d]
Line 3315: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: MCW Calibration Error [%d]
Line 3318: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: MCW Calibration Process [%d -> %d]
Line 3322: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: FAIL is_bootup[%d] cal_done[%d] gear_sel[%d]
Line 3326: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3333: [MARCONI][DL][SUB6] _configMcwPhyCalDlSub6: phase_shift[0x%08X, 0x%08X] lockVal[0x%03X] cal_done[%d]
Line 3553: [MARCONI][DL][SUB6] _restoreCalValDlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3560: [MARCONI][DL][SUB6] _restoreCalValDlSub6: phase_shift[0x%08X, 0x%08X] lockVal[0x%03X]
Line 3565: [MARCONI][DL][SUB6] _restoreCalValDlSub6: PHY_CONFIG(2-6)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X] PHY_CONFIG_COMMON[0x%08X] PHY_STAT0[0x%08X]
Line 3439: [MARCONI][DL][SUB6] _backupCalValDlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3446: [MARCONI][DL][SUB6] _backupCalValDlSub6: phase_shift[0x%08X, 0x%08X] lockVal[0x%03X] marconi_sub6_dl_tx_rx_hw_cal[0x%X]
Line 3643: [MARCONI][DL][SUB6] _saveNvCalValDlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3648: [MARCONI][DL][SUB6] _saveNvCalValDlSub6: phase_shift[0x%08X, 0x%08X] lockVal[0x%03X] cal_done[%d]
Line 5069: [MARCONI][SUB6] _configLinkPhySub6: DLL Lock failed, direction(%d) gear_sel(%d) PHY_CONFIG1(0x%08X) PHY_STATUS0(0x%08X)
Line 5078: [MARCONI][SUB6] _configLinkPhySub6: Abnormal argument, direction(%d) gear_sel(%d)
Line 5182: [MARCONI][SUB6] _configLinkPhySub6: DLL Lock failed, direction(%d) gear_sel(%d) PHY_CONFIG1(0x%08X) PHY_STATUS0(0x%08X)
Line 5191: [MARCONI][SUB6] _configLinkPhySub6: Abnormal argument, direction(%d) gear_sel(%d)
Line 641: [MARCONI][DL][SUB6] sleepDlSub6: is_init_done_mcw[%d]
Line 771: [MARCONI][DL][SUB6] iratDlSub6: rat[%d] options[0x%02X]
Line 839: [MARCONI][DL][SUB6] configDvalidRateDlSub6: rat[%d] path[0x%06X] rate[%d]
Line 845: [MARCONI][DL][SUB6] configDvalidRateDlSub6: MCW_CTRLS_0_DL_DVALID_USER[0x%08X]
Line 861: [MARCONI][DL][SUB6] configDvalidRateDlSub6: link_ch[%d] MCW_CTRLS_0_DL_DVALID_x[0x%08X]
Line 867: [MARCONI][DL][SUB6] configDvalidRateDlSub6: MCW_CTRLS_0_DL_DVALID_F[0x%08X]
Line 872: [MARCONI][DL][SUB6] configDvalidRateDlSub6: Abnormal argument, rat[%d]
Line 909: [MARCONI][DL][SUB6] configUserChannelDlSub6: rate[%d] enable[%d] options[0x%04X]
Line 912: [MARCONI][DL][SUB6] configUserChannelDlSub6: Abnormal rate, rate[%d] enable[%d] options[0x%04X]
Line 918: [MARCONI][DL][SUB6] configUserChannelDlSub6: limits user channel valid rate[%d] with user channel 48bit mode
Line 5568: [MARCONI][DL][SUB6] <DEBUG> _printUserChannelDebugLogDlSub6: (caller_idx = %d) <RFD> RFD_DIF_RFD_MONITOR[0x%08X] RFD_TX_USE_DL_USER[0x%08X] RFD_DIF_USER_MODE[0x%08X] RFD_FRAME_SYNC_PHASE[0x%08X] RFD_LINK_CTRL[0x%08X] FLT0_TX_CFG[0x%08X]
Line 5571: [MARCONI][DL][SUB6] <DEBUG> _printUserChannelDebugLogDlSub6: (caller_idx = %d) <RFD> RFD_USER_HW_MASK_0[0x%08X] RFD_USER_HW_MASK_1[0x%08X] RFD_USER_HW_MASK_2[0x%08X]
Line 5574: [MARCONI][DL][SUB6] <DEBUG> _printUserChannelDebugLogDlSub6: (caller_idx = %d) <BB> RXF_DIF_DVALID_PHASE_SEL[0x%08X] RXF_MAR_MON_BASE_ADDR[0x%08X] RXF_DIF_USER_MODE[0x%08X] RXF_MAR_MON_FIFO_EN[0x%08X]
Line 5579: [MARCONI][DL][SUB6] <DEBUG> _printUserChannelDebugLogDlSub6: (caller_idx = %d) <BB> MCW_COM_AMMPG_STATUS[0x%08X] MCW_COM_CTRL_CLK_EN[0x%08X] MCW_CTRLS_0_USER_MODE[0x%08X] MCW_CTRLS_0_USE_DL_USER[0x%08X] MCW_CTRLS_0_DL_DVALID_USER[0x%08X] FLT0_RX_CFG[0x%08X]
Line 1079: [MARCONI][DL][SUB6] configLinkChannelDlSub6: rat[%d] path[0x%06X] enable[%d] prev_rat[%d] options[0x%04X]
Line 1138: [MARCONI][DL][SUB6] configLinkChannelDlSub6: Abnormal argument, rat[%d]
Line 1159: [MARCONI][DL][SUB6] configLinkChannelDlSub6: Skip channel configuration, rx_filt_config_current[0x%08X] rx_filt_config[0x%08X]
Line 1204: [MARCONI][DL][SUB6] configLinkChannelDlSub6: Skip channel configuration, rx_filt_config_current[0x%08X] rx_filt_config[0x%08X]
Line 2872: [MARCONI][DL][SUB6] supportBwDlSub6: Abnormal argument, rf_path[%d] rf_bw[%d]
Line 2900: [MARCONI][DL][SUB6] supportBwDlSub6: cannot support bw, rf_path[%d] rf_bw[%d] mcw_input_bw_sum(sum/argument/current)[%d = %d + %d] MCW_MAX_BW[%d]
Line 1627: [MARCONI][SUB6] configGearPreprocessSub6: not support, gear_sel(%d) prev_pre_level(%d) current_inter_level(%d) rfic_version(0x%02X)
Line 1638: [MARCONI][SUB6] configGearPreprocessSub6: already gear level, gear_sel(%d) prev_pre_level(%d) rfic_version(0x%02X) current_inter_level(%d)
Line 1644: [MARCONI][SUB6] configGearPreprocessSub6: gear_sel(%d) prev_pre_level(%d) current_inter_level(%d) rfic_version(0x%02X) options(0x%X)
Line 4111: [MARCONI][SUB6] _configGearWithTickSub6: already gear level, gear_sel(%d) pre_level(%d) inter_level(%d) rfic_version(0x%02X)
Line 4117: [MARCONI][SUB6] _configGearWithTickSub6: not matched gear level, gear_sel(%d) pre_level(%d) inter_level(%d) rfic_version(0x%02X)
Line 4196: [MARCONI][SUB6] _configGearWithTickSub6: MCW_CTRLS_0_CLK_CHANGE_SET[0x%08X] MCW_LP_CFG[0x%08X] SEL_MCW_PHY[0x%08X] IPLL_CON3[0x%08X]
Line 4203: [MARCONI][SUB6] _configGearWithTickSub6: gear_sel(%d) pre_level(%d) inter_level(%d) rfic_version(0x%02X) options(0x%X)
Line 5638: [MARCONI][SUB6] _wait_mcwulmutex: wait_cnt=%d t0turn=%d t0[0]=%d t0[1]=%d t1turn=%d t1[0]=%d t1[1]=%d
Line 1703: [MARCONI][SUB6] configGearPostprocessSub6: already gear level, gear_sel(%d) current_inter_level(%d) prev_post_level(%d) rfic_version(0x%02X)
Line 1710: [MARCONI][SUB6] configGearPostprocessSub6: not matched gear level, gear_sel(%d) current_inter_level(%d) prev_post_level(%d) rfic_version(0x%02X)
Line 1825: [MARCONI][SUB6] configGearPostprocessSub6: not support, gear_sel(%d) current_inter_level(%d) prev_post_level(%d) rfic_version(0x%02X)
Line 1835: [MARCONI][SUB6] configGearPostprocessSub6: gear_sel(%d) current_inter_level(%d) prev_post_level(%d) rfic_version(0x%02X) options(0x%X)
Line 2039: [MARCONI][DL][SUB6] configDvfsDlSub6: Abnormal power domain, FRONT(%d) MARCONI(%d)
Line 2045: [MARCONI][DL][SUB6] configDvfsDlSub6: Unexpected call, Marconi owner(0x%08X) is gnss only
Line 2055: [MARCONI][DL][SUB6] configDvfsDlSub6: is_changed_gear(%d)
Line 2018: [MARCONI][SUB6] [DEBUG] _updateDvfsPathInfoWithPathInfoSub6: rat(%d) DL_INFO(%d) DL_SLO_INFO(0x%04X) UL_INFO(%d)
Line 2129: [MARCONI][SUB6] _configDvfsCoreSub6: NR does not configure rx path yet, cc[current/tbl](%d, %d) gear_sel(%d)
Line 2133: [MARCONI][SUB6] [WARNING] _configDvfsCoreSub6: Abnormal dl_bw, dl_bw[current/update](%d, %d)
Line 2181: [MARCONI][SUB6] _configDvfsCoreSub6: reserved rx path tbl is all 0, gear_sel(%d)
Line 2271: [MARCONI][SUB6] _configDvfsCoreSub6: gear_sel(%d->%d) rat_cc(%d) dl_bw[lte/nr](%d, %d) allocated_tx_path[lte/nr](%d, %d)
Line 2412: [MARCONI][DL][SUB6] dumpDlSub6: START
Line 2426: [MARCONI][DL][SUB6] dumpDlSub6: END
Line 2481: [MARCONI][DL][SUB6] monitorDlSub6: Sts[0x%08X] ChSts[0x%08X] EOT[0x%08X] CRC[0x%08X] JITTER_CFG[0x%04X]
Line 2485: [MARCONI][DL][SUB6] monitorDlSub6 RxSts: FLT2[0x%08X] FLT12[0x%08X] FLT13[0x%08X] FLT14[0x%08X] CHEN[0x%08X] CHCLK[0x%08X]
Line 2489: [MARCONI][DL][SUB6] monitorDlSub6 TxSts: FLT2[0x%08X] FLT12[0x%08X] FLT13[0x%08X] FLT14[0x%08X] CHEN[0x%08X] CHCLK[0x%08X]
Line 2497: [MARCONI][DL][SUB6] monitorDlSub6 Valid: RFD_QS_STATUS[0x%08X] RFD_ENABLE_GATE[0x%08X] RFD_RXF_OUT_RATE[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2502: [MARCONI][DL][SUB6] <DEBUG> monitorDlSub6 regread: MCW_CTRLS_0_DL_REGREAD_DATAx(4-0)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 2507: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: RF(F-8)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 2511: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: RF(7-4)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2515: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: RF(3-0)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2520: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: BB(F-8)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 2523: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: BB(7-4)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2527: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: BB(3-0)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2532: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: MXR(16-12)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 2536: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: MXR(11-8)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2540: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: MXR(7-4)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2543: [MARCONI][DL][SUB6] monitorDlSub6 Sampling Freq: MXR(3-0)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2550: [MARCONI][DL][SUB6] monitorDlSub6 DValid: BB(F-4)[0x%08X][0x%08X][0x%08X]
Line 2553: [MARCONI][DL][SUB6] monitorDlSub6 DValid: BB(3-0)[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2559: [MARCONI][DL][SUB6] monitorDlSub6 GNSS: FLT1_RX[0x%08X] FLT1_TX[0x%08X] RFD_LINK_CLK_ON[0x%01X] GNSS_STATUS[0x%08X] FLAG[%d] gGNSS_LDO_Set[%d]
Line 2569: [MARCONI][DL][SUB6] monitorDlSub6 PLL: CON8_MPLL[0x%08X] MPLL_TO_FPLL[0x%08X] FPLL_DSM_F[0x%08X] FPLL_STAT[0x%08X] IPLL_CON1[0x%08X] IPLL_STAT[0x%08X]
Line 2572: [MARCONI][DL][SUB6] monitorDlSub6 PLL: CON3_IPLL[0x%08X] DBG_NFO_IPLL0[0x%08X] VOUT1-4[0x%04X/0x%04X/0x%04X/0x%04X]
Line 2577: [MARCONI][DL][SUB6] monitorDlSub6 DLL: rPHY_CON4[0x%08X] rPHY_CON5[0x%08X] rPHY_CON6[0x%08X] rPHY_CON2[0x%08X] rPHY_CON3[0x%08X] rPHY_CON7[0x%08X] rPHY_STAT0[0x%08X]
Line 2586: [MARCONI][DL][SUB6] monitorDlSub6 GEAR: SEL_MCW_PHY[0x%08X] MCW_CTRLS_PHY_SYS[0x%08X] RFD_CMU_CLK_SRC_SEL[0x%X] FPLL_CON1[0x%08X] IPLL_CON0[0x%08X] RFD_PHY_SYS[0x%08X] LEVEL[0x%03X]
Line 2588: [MARCONI][DL][SUB6] monitorDlSub6 DVFS: MCW_COM_DFS_MODE[0x%02X] CMU_MCW_CLK_CON_DIV_MULTI2DIV_MDM_MCLK[0x%08X] MCW_LP_CFG[0x%08X] MCW_DFS_TICKMODE[%d] BB_LINK_FSYNC_CONFIG[0x%08X] RFD_LINK_FSYNC_CONFIG[0x%08X]
Line 5442: [MARCONI][DL][SUB6] _checkUserChannelMode<WARNING>: %s, mismatched user channel mode(dif/ctrls/rxfilter)[%d, %d, %d]
Line 5418: [MARCONI][DL][SUB6] _checkBwDlSub6[WARNING]: Modem configuarion seems abnormal, mcw_input_bw_sum[%d] MCW_MAX_BW[%d]
Line 2748: [MARCONI][DL][SUB6] checkDlSub6: FRAME COUNT[%d]
Line 2752: [MARCONI][DL][SUB6] checkDlSub6: error count increasing! EOT[0]: %d, EOT[1]: %d, CRC[0]: %d, CRC[1]:%d
Line 2758: [MARCONI][DL][SUB6] checkDlSub6: frame count is not increasing! countframe[0]: %d, countframe[1]: %d
Line 2764: [MARCONI][DL][SUB6] checkDlSub6: Tx channel off. FLT2: 0x%X
Line 2835: [MARCONI][SUB6] _clearSts: prev sts[0x%08X]
Line 2925: [MARCONI][DL][SUB6] testPrbsDlSub6: result:[0x%08X] LINK_TX_CHK_DATA[0x%08X][0x%08X]
Line 2928: [MARCONI][DL][SUB6] testPrbsDlSub6: LINK_RX_CHK_CNT[0x%08X][0x%08X][0x%08X][0x%08X]
Line 2986: [MARCONI][DL][SUB6] testSmdDlSub6: (start) lane(%d) intr_sts(0x%08X) MARC_DL_MAX_LANE(%d)
Line 3078: [MARCONI][DL][SUB6] testSmdDlSub6: (process) : cur_lane[%d] -------------------------------
Line 3080: [MARCONI][DL][SUB6] testSmdDlSub6: (process) : cur_lane[%d] -------------------------------
Line 3086: [MARCONI][DL][SUB6] testSmdDlSub6: (dump) : cur_lane[%d] INTR_STS[0x%08X] CH_INTR_STS[0x%08X] EOT[0x%08X] CRC[0x%08X]
Line 3106: [MARCONI][DL][SUB6] testSmdDlSub6: (end) : lane[%d], intr_sts[0x%08X]
Line 528: [MARCONI][UL][SUB6] initUlSub6: is_bootup[%d] GNSS_FLAG[%d] is_init_done_mcw[%d]
Line 619: [MARCONI][UL][SUB6] initUlSub6: INTR_STS[0x%08X] PHY_STAT0[0x%08X] gear_sel[%d] rfd_dfs_level[%d]
Line 623: [MARCONI][UL][SUB6] initUlSub6: MCW_CTRLS_UL_VALID[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 629: [MARCONI][UL][SUB6] initUlSub6: skip, is_init_done_mcw[%d]
Line 3354: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: MARC_PHY_CAL_PASS is_bootup[%d] gear_sel[%d]
Line 3367: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: MCW Calibration Error [%d]
Line 3370: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: MCW Calibration Process [%d -> %d]
Line 3374: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: FAIL is_bootup[%d] cal_done[%d] gear_sel[%d]
Line 3378: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3382: [MARCONI][UL][SUB6] _configMcwPhyCalUlSub6: phase_shift[0x%08X] lockVal[0x%03X] cal_done[%d]
Line 3600: [MARCONI][UL][SUB6] _restoreCalValUlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3606: [MARCONI][UL][SUB6] _restoreCalValUlSub6: phase_shift[0x%08X] lockVal[0x%03X]
Line 3610: [MARCONI][UL][SUB6] _restoreCalValUlSub6: PHY_CONFIG(2-6)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X] PHY_CONFIG21[0x%08X] PHY_STAT0[0x%08X]
Line 3512: [MARCONI][UL][SUB6] _backupCalValUlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3516: [MARCONI][UL][SUB6] _backupCalValUlSub6: phase_shift[0x%08X] lockVal[0x%03X] marconi_ul_tx_rx_hw_cal[0x%X]
Line 3680: [MARCONI][UL][SUB6] _saveNvCalValUlSub6: offset_rdq[0x%08X, 0x%08X] offset_rdqs[0x%08X] vref_sel_m[0x%02X]
Line 3684: [MARCONI][UL][SUB6] _saveNvCalValUlSub6: phase_shift[0x%08X] lockVal[0x%03X] cal_done[%d]
Line 2707: [MARCONI_UL] _configLinkChannelWithTsicUlSub6: rat[%d] path[0x%06X] enable[%d] prev_rat[%d] options[0x%04X]
Line 683: [MARCONI][UL][SUB6] sleepUlSub6: GNSS_FLAG[%d] is_init_done_mcw[%d]
Line 726: [MARCONI][UL][SUB6] sleepUlSub6: MCW_CTRLS_UL_VALID[0x%08X][0x%08X]
Line 783: [MARCONI][UL][SUB6] iratUlSub6: rat %d 
Line 791: [MARCONI][UL][SUB6] iratUlSub6: Sts[0x%08X] ChSts[0x%08X] EOT[0x%08X] CRC[0x%08X]
Line 795: [MARCONI][UL][SUB6] iratUlSub6: Valid: MCW_CTRLS(5-0)[0x%08X][0x%08X][0x%08X][0x%08X][0x%08X][0x%08X]
Line 826: [MARCONI][UL][SUB6] iratUlSub6: UL MCW is sleep, is_init_done_mcw[%d] PS_HPCM_ID(MARCONI_UL)[0x%08X]
Line 1009: [MARCONI][UL][SUB6] configUserChannelUlSub6: rate[%d] enable[%d] options[0x%04X]
Line 1012: [MARCONI][UL][SUB6] configUserChannelUlSub6: Abnormal rate, rate[%d] enable[%d] options[0x%04X]
Line 1262: [MARCONI][UL][SUB6] configLinkChannelUlSub6: rat[%d] path[0x%06X] enable[%d] prev_rat[%d] options[0x%04X]
Line 1353: [MARCONI][UL][SUB6] configLinkChannelUlSub6: Abnormal argument, rat[%d]
Line 1484: [MARCONI][DL][SUB6] writeDataUserChUlSub6:addr[0x%X] data[0x%X] userDataH[0x%X] userDataL[0x%X]
Line 2070: [MARCONI][UL][SUB6] configDvfsUlSub6: Abnormal power domain, FRONT(%d) MARCONI(%d)
Line 2076: [MARCONI][DL][SUB6] configDvfsUlSub6: Unexpected call, Marconi owner(0x%08X) is gnss only
Line 2087: [MARCONI][DL][SUB6] configDvfsUlSub6: is_changed_gear(%d)
Line 2446: [MARCONI][UL][SUB6] dumpUlSub6: START
Line 2458: [MARCONI][UL][SUB6] dumpUlSub6: END
Line 2612: [MARCONI][UL][SUB6] monitorUlSub6 Rx: Sts[0x%08X] ChSts[0x%08X] EOT[0x%08X] CRC[0x%08X] RPHY_RX_STAT0[0x%08X], JITTER_CFG[0x%08X]
Line 2615: [MARCONI][UL][SUB6] monitorUlSub6 RxSts: FLT1[0x%08X] FLT2[0x%08X] CHEN[0x%08X] CHCLK[0x%08X]
Line 2621: [MARCONI][UL][SUB6] monitorUlSub6<2G>: BbUlValid0 [0x%08X] BbUlFifoEn0 [0x%08X] RfdGsmDifConfig [0x%08X] RfdGsmPolarCfg [0x%08X]
Line 2623: [MARCONI][UL][SUB6] monitorUlSub6<2G>: RfdTxfGsmModeOn [0x%08X] BbDigiDac0Enable [0x%08X] BbDifGsmModeOn [0x%08X]
Line 2634: [MARCONI][UL][SUB6] monitorUlSub6 DValid: CLK1[0x%08X] CLK0[0x%08X]
Line 2637: [MARCONI][UL][SUB6] monitorUlSub6 Valid: CLK1[0x%08X] CLK0[0x%08X] UL_MASK[0x%08X]
Line 2640: [MARCONI][UL][SUB6] monitorUlSub6 DIF_IN_MODE: CC1[0x%08X] CC0[0x%08X]
Line 2643: [MARCONI][UL][SUB6] monitorUlSub6 HPCM: is_init_done_mcw = (%d), PS_HPCM_ID(MARCONI_UL) = (0x%08X)
Line 2793: [MARCONI][UL][SUB6] checkUlSub6
Line 2798: [MARCONI][UL][SUB6] checkUlSub6: cannot access RFD_MCW_RX, RFD_LINK_CTRL[0x%08X]
Line 2816: [MARCONI][UL][SUB6] checkUlSub6: valid_clk[0x%08X] dvalid_clk[0x%08X] intr_sts[0x%08X] EOT[0x%08X] CRC[0x%08X]
Line 2951: [MARCONI][UL][SUB6] testPrbsUlSub6: result:[0x%08X] LINK_TX_CHK_DATA[0x%08X][0x%08X]
Line 2954: [MARCONI][UL][SUB6] testPrbsUlSub6: LINK_RX_CHK_CNT[0x%08X][0x%08X][0x%08X][0x%08X]
Line 3122: [MARCONI][UL][SUB6] testSmdUlSub6: (start) : lane(%d) intr_sts(0x%08X) MARC_UL_MAX_LANE(%d)
Line 3169: [MARCONI][UL][SUB6] testSmdUlSub6: (process) : cur_lane[%d] -------------------------------
Line 3172: [MARCONI][UL][SUB6] testSmdUlSub6: (process) : FLT1_TX_STS[0x%08X] FLT1_TX_CFG[0x%08X]
Line 3173: [MARCONI][UL][SUB6] testSmdUlSub6: (process) : cur_lane[%d] -------------------------------
Line 3180: [MARCONI][UL][SUB6] testSmdUlSub6: (dump) : cur_lane[%d] INTR_STS[0x%08X] CH_INTR_STS[0x%08X] EOT[0x%08X] CRC[0x%08X]
Line 3199: [MARCONI][UL][SUB6] testSmdUlSub6: (end) : lane[%d], intr_sts[0x%08X]
Line 5671: [MARCONI][SUB6] _nullFuncSub6: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5678: [MARCONI][SUB6] _nullFunc_Init: arg r0 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5685: [MARCONI][SUB6] _nullFunc_Sleep: arg r0 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5692: [MARCONI][SUB6] _nullFunc_Irat: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5699: [MARCONI][SUB6] _nullFunc_ConfigValidRate: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5706: [MARCONI][SUB6] _nullFunc_ConfigDValidRate: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5713: [MARCONI][SUB6] _nullFunc_ConfigUserChannel: arg r0 = 0x%08X r1 = 0x%08X, r2 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5720: [MARCONI][SUB6] _nullFunc_ConfigLinkChannel: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5727: [MARCONI][SUB6] _nullFunc_WriteDataUserCh: arg r0 = 0x%08X r1 = 0x%08X, r2 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5734: [MARCONI][SUB6] _nullFunc_WriteDataArrayUserCh: arg r0 = 0x%08X r1 = 0x%08X, r2 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5741: [MARCONI][SUB6] _nullFunc_ReadDataUserCh: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5749: [MARCONI][SUB6] _nullFunc_SupportBw: arg r0 = 0x%08X r1 = 0x%08X, r2 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5759: [MARCONI][SUB6] _nullFunc_ConfigGearPreprocess: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5766: [MARCONI][SUB6] _nullFunc_ConfigGear: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5773: [MARCONI][SUB6] _nullFunc_ConfigGearPostprocess: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5780: [MARCONI][SUB6] _nullFunc_GetGearLevel: arg  lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5789: [MARCONI][SUB6] _nullFunc_GetTargetGearLevel: arg  lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5798: [MARCONI][SUB6] _nullFunc_ConfigFrameSync: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5805: [MARCONI][SUB6] _nullFunc_ConfigRfdPhyClk: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5813: [MARCONI][SUB6] _nullFunc_ConfigDvfs: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5821: [MARCONI][SUB6] _nullFunc_InitDvfsPathInfo: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5828: [MARCONI][SUB6] _nullFunc_SetDvfsPathInfo: arg r0 = 0x%08X, r1 = 0x%08X, r2 = 0x%08X, r3 = 0x%08X,lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5835: [MARCONI][SUB6] _nullFunc_GetDvfsPathInfo: arg r0 = 0x%08X, r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5844: [MARCONI][SUB6] _nullFunc_GetSlowStartLevel: arg  lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5853: [MARCONI][SUB6] _nullFunc_GetDvsOnDvfsTbl: arg r0 = 0x%08X r1 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5862: [MARCONI][SUB6] _nullFunc_GetDfsOnDvfsTbl: arg r0 = 0x%08X r1 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5871: [MARCONI][SUB6] _nullFunc_Dump: arg r0 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5878: [MARCONI][SUB6] _nullFunc_Monitor: arg r0 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5885: [MARCONI][SUB6] _nullFunc_Check: arg r0 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5894: [MARCONI][SUB6] _nullFunc_ClearSts: arg lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5901: [MARCONI][SUB6] _nullFunc_TestPrbs: arg r0 = 0x%08X r1 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5908: [MARCONI][SUB6] _nullFunc_TestSmd: arg r0 = 0x%08X r1 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5915: [MARCONI][SUB6] _nullFunc_ConfigIntrLisr: arg r0 = 0x%08X r1 = 0x%08X lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
Line 5922: [MARCONI][SUB6] _nullFunc_FuncTail: arg r0 = 0x%08X r1 = 0x%08X r2 = 0x%08X r3 = 0x%08X, lr = 0x%08X, MarcHPCM = %08X, Mounted = %08X
