//
// File created by:  ncxlmode
// Do not modify this file
//
+delay_mode_path
+typdelays
-v
/mnt/class_data/ecec571-f2015/PDKs/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Verilog/NangateOpenCellLibrary.v
-l
simout.tmp
/home/njs82@drexel.edu/ECEC472/NCSU_FreePDK45/shift_reg_run1/testfixture.template
-f
/home/njs82@drexel.edu/ECEC472/NCSU_FreePDK45/shift_reg_run1/verilog.inpfiles
+nostdout
+nocopyright
+compile
"+ncvlogargs+ -neverwarn -nostdout -nocopyright "
