[{"id": "1", "content": "Define the module named TopModule with input ports clk and reset, and an output port q which is 10 bits wide.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clk\n - input  reset\n - output q (10 bits)", "parent_tasks": []}, {"id": "2", "content": "Implement a 10-bit register to hold the current count value. This register should be updated on the positive edge of the clock.", "source": "Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the logic to reset the counter to 0 when the reset signal is active high.", "source": "The reset input is active high synchronous, and should reset the counter to 0.", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the logic to increment the counter by 1 on each clock cycle, wrapping around to 0 after reaching 999.", "source": "The module should implement a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles.", "parent_tasks": ["3"]}, {"id": "5", "content": "Assign the current value of the counter to the output port q.", "source": "The module should implement a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles.", "parent_tasks": ["4"]}]