
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1456139                       # Simulator instruction rate (inst/s)
host_mem_usage                              201534116                       # Number of bytes of host memory used
host_op_rate                                  1649891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5876.19                       # Real time elapsed on the host
host_tick_rate                              182237344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8556545819                       # Number of instructions simulated
sim_ops                                    9695064853                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   41                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   76                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1463530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2926989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                134860481                       # Number of branches fetched
system.switch_cpus0.committedInsts          902775130                       # Number of instructions committed
system.switch_cpus0.committedOps           1005732644                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    259712412                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    254268626                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    115119765                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           10934258                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    860478589                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           860478589                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1364360286                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    795220679                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          213311351                       # Number of load instructions
system.switch_cpus0.num_mem_refs            299411121                       # number of memory refs
system.switch_cpus0.num_store_insts          86099770                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses     90115321                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts            90115321                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    117826225                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes     71346365                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        611493982     60.80%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        35388891      3.52%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           680417      0.07%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       11312627      1.12%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        7485243      0.74%     66.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3079807      0.31%     66.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      10207054      1.01%     67.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     12282023      1.22%     68.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1718151      0.17%     68.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      11992926      1.19%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          680443      0.07%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       213311351     21.21%     91.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       86099770      8.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1005732685                       # Class of executed instruction
system.switch_cpus1.Branches                174747597                       # Number of branches fetched
system.switch_cpus1.committedInsts          885685361                       # Number of instructions committed
system.switch_cpus1.committedOps           1005577305                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    270798753                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    260940558                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    140414255                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           19801802                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    812857997                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           812857997                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1373346528                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    715955394                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          198837527                       # Number of load instructions
system.switch_cpus1.num_mem_refs            333817233                       # number of memory refs
system.switch_cpus1.num_store_insts         134979706                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    156987622                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           156987622                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    210874353                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes    125535005                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        564038532     56.09%     56.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         3712097      0.37%     56.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20496426      2.04%     58.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       13555296      1.35%     59.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5579596      0.55%     60.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      18484313      1.84%     62.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     22245819      2.21%     64.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3113464      0.31%     64.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      19302379      1.92%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1232226      0.12%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       198837527     19.77%     86.58% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      134979706     13.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1005577381                       # Class of executed instruction
system.switch_cpus2.Branches                161182338                       # Number of branches fetched
system.switch_cpus2.committedInsts          863289677                       # Number of instructions committed
system.switch_cpus2.committedOps            999915197                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    283709067                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    277413711                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts    122676358                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           28382942                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    839088797                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           839088797                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1391199072                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    722555184                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          187605080                       # Number of load instructions
system.switch_cpus2.num_mem_refs            326764174                       # number of memory refs
system.switch_cpus2.num_store_insts         139159094                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses    117093434                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts           117093434                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads    145889726                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes     85787308                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        576829334     57.69%     57.69% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        29867476      2.99%     60.67% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     60.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       13083637      1.31%     61.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        8656325      0.87%     62.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3561893      0.36%     63.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      11803970      1.18%     64.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc     14204015      1.42%     65.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1987185      0.20%     66.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc      12321156      1.23%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu          786899      0.08%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc          49182      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       187605080     18.76%     86.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      139159094     13.92%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         999915246                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7689516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15379032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            510                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1433262                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       747553                       # Transaction distribution
system.membus.trans_dist::CleanEvict           715897                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1433262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2196870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2193658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4390528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4390528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    141595264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    141424512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    283019776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               283019776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1463539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1463539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1463539                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5135030014                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5130297437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13924287752                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     32728832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     25584512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     35424384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          93737728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     47857536                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       47857536                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       255694                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       199879                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       276753                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             732326                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       373887                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            373887                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     30563109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     23891541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     33080292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87534942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44690721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44690721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44690721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     30563109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     23891541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     33080292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           132225663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    747774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    511287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    399603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples    553295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000523192360                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        41865                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        41865                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2837822                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            706483                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     732326                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    373887                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1464652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  747774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            94875                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            90464                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            96018                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            96910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            98808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           100046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            94447                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            86816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            78024                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            76766                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           84612                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           87151                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           91426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           90937                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           95005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          101880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            44775                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            40310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            45136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            45978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            54362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            50462                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            46536                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            39552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            37780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           43786                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           50314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           48456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           52734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           51868                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 32828181329                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7320925000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            60281650079                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22420.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41170.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  799072                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 338578                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                54.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.28                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1464652                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              747774                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 717838                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 719551                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  14140                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  12439                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    122                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     95                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 38061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 38234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 41921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 41975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 41992                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 41975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 41985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 41985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 41971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 41973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 41974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 41962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 41964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 41984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 41867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 41865                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 41865                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1074284                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.775002                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   125.517803                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    61.292039                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        80359      7.48%      7.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       963256     89.66%     97.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        12947      1.21%     98.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5637      0.52%     98.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4782      0.45%     99.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3855      0.36%     99.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3427      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1074284                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        41865                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.973152                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.189075                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.241137                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            74      0.18%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          470      1.12%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1640      3.92%      5.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3353      8.01%     13.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         5093     12.17%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6024     14.39%     39.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         6199     14.81%     54.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         5405     12.91%     67.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4403     10.52%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3229      7.71%     85.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2310      5.52%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1486      3.55%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          935      2.23%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          552      1.32%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          314      0.75%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          176      0.42%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           88      0.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           57      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           24      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           21      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        41865                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        41865                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.860958                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.849055                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.639480                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3655      8.73%      8.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             140      0.33%      9.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           37190     88.83%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             146      0.35%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             725      1.73%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        41865                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              93707840                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  29888                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               47855936                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               93737728                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            47857536                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070854032594                       # Total gap between requests
system.mem_ctrls0.avgGap                    968036.02                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     32722368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     25574592                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     35410880                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     47855936                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 30557072.806125603616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 23882277.399085465819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 33067681.357564862818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44689226.664686590433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       511388                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       399758                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data       553506                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       747774                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  19673212450                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  17042251939                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  23566185690                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24754898014223                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     38470.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     42631.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     42576.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33104785.69                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3744851460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1990435755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5039419140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1932642360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    316561753860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    144630964800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      558432735855                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       521.480284                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 372858393066                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 662243974658                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3925536300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2086472025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5414861760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1970607420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    326638013220                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    136144783680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560712942885                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       523.609606                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 350727169553                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 684375198171                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     32740352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     25491840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     35363072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          93595264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     47829248                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       47829248                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       255784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       199155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       276274                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             731213                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       373666                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            373666                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     30573867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     23805001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     33023037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87401905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44664305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44664305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44664305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     30573867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     23805001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     33023037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           132066210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    747332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    511454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    398179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples    552286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000524223180                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        41850                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        41850                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2834101                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            706041                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     731213                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    373666                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1462426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  747332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            94812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            90899                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            95456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            96224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            99298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           100171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            94861                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            86748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            77926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            76314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           84220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           87055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           90816                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           90844                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           95378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          100897                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44378                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            40816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            44680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            50628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            54368                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            51098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            46556                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            39164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            37714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           43636                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           45944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           49738                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           48778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           52416                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           51053                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32724102618                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7309595000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            60135083868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22384.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41134.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  797832                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 338367                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                54.57                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.28                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1462426                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              747332                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 716772                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 718390                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  14098                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  12480                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     99                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     80                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 37934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 38122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 41892                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 41948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 41968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 41966                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 41953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 41948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 41953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 41955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 41957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 41957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 41990                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 41967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 41852                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 41851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 41850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1073029                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.767727                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.513926                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    61.340218                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        80165      7.47%      7.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       962375     89.69%     97.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        12908      1.20%     98.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5480      0.51%     98.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4732      0.44%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3871      0.36%     99.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3488      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1073029                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        41850                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.931924                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.187067                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.109042                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            55      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          484      1.16%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1571      3.75%      5.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3281      7.84%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         5193     12.41%     25.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6076     14.52%     39.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         6146     14.69%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         5598     13.38%     67.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4406     10.53%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3233      7.73%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2308      5.51%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1404      3.35%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          888      2.12%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          550      1.31%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          310      0.74%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          157      0.38%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           82      0.20%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           55      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           29      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        41850                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        41850                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.856846                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.844707                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.645613                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3742      8.94%      8.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             163      0.39%      9.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           37035     88.49%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             173      0.41%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             730      1.74%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        41850                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              93562816                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  32448                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               47827776                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               93595264                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            47829248                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070855887827                       # Total gap between requests
system.mem_ctrls1.avgGap                    969206.48                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     32733056                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     25483456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     35346304                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     47827776                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 30567053.562840763479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 23797172.024460405111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 33007378.462202023715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44662930.060167618096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       511568                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       398310                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data       552548                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       747332                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  19655867016                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  16899262813                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  23579954039                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24746839261963                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     38422.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     42427.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     42674.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33113581.73                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3729764640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1982416920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5022633000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1923272460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    316693696320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    144520221120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      558404672940                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.454078                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 372575930432                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 662526437292                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3931662420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2089728135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5415468660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1977680520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    326680883490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    136107822720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      560735914425                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       523.631058                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 350634114036                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 684468253688                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1922448244                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    863289727                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2785737971                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1922448244                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    863289727                       # number of overall hits
system.cpu2.icache.overall_hits::total     2785737971                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          865                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          865                       # number of overall misses
system.cpu2.icache.overall_misses::total          865                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst   1922449109                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    863289727                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2785738836                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1922449109                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    863289727                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2785738836                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu2.icache.writebacks::total              241                       # number of writebacks
system.cpu2.icache.replacements                   241                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1922448244                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    863289727                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2785737971                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          865                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    863289727                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2785738836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.943787                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2785738836                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         3220507.324855                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   623.943787                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999910                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     108643815469                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    108643815469                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    690207924                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    311193489                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1001401413                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    690207924                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    311193489                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1001401413                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7003018                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3103933                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10106951                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7003018                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3103933                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10106951                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  80614820304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  80614820304                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  80614820304                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  80614820304                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    697210942                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    314297422                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1011508364                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    697210942                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    314297422                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1011508364                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.009876                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009992                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.009876                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009992                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 25971.830031                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7976.176030                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 25971.830031                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7976.176030                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      5622080                       # number of writebacks
system.cpu2.dcache.writebacks::total          5622080                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3103933                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3103933                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3103933                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3103933                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  78026140182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  78026140182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  78026140182                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  78026140182                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.009876                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003069                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.009876                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003069                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25137.830031                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25137.830031                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25137.830031                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25137.830031                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10106827                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    395853075                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    179138985                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      574992060                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6556254                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3081695                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9637949                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  79359901755                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  79359901755                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    182220680                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    584630009                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.016293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016912                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016486                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 25752.029891                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8234.106837                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3081695                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3081695                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  76789768125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  76789768125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016912                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005271                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 24918.029891                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24918.029891                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    294354849                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    132054504                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     426409353                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       446764                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        22238                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       469002                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1254918549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1254918549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    132076742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    426878355                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000168                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 56431.268504                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  2675.721104                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        22238                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22238                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1236372057                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1236372057                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000168                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 55597.268504                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55597.268504                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     15390145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      7082315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     22472460                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           95                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           37                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       410745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       410745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      7082352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     22472592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11101.216216                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3111.704545                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           37                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       379887                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       379887                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10267.216216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10267.216216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     15390240                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      7082352                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     22472592                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      7082352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     22472592                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1056453548                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10107083                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           104.526058                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   139.733407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   116.265912                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.545834                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.454164                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      33816620619                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     33816620619                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    902775172                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2902979536                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    902775172                       # number of overall hits
system.cpu0.icache.overall_hits::total     2902979536                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::total          874                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    902775172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2902980410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    902775172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2902980410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.replacements                   250                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    902775172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2902979536                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    902775172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2902980410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.924135                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2902980410                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3321487.883295                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.924135                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999878                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     113216236864                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    113216236864                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633389752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    286002732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       919392484                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633389752                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    286002732                       # number of overall hits
system.cpu0.dcache.overall_hits::total      919392484                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6152120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2638965                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8791085                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6152120                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2638965                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8791085                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  69821140179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69821140179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  69821140179                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69821140179                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    288641697                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    928183569                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    288641697                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    928183569                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.009143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009471                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.009143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009471                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 26457.774233                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7942.266532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 26457.774233                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7942.266532                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2547012                       # number of writebacks
system.cpu0.dcache.writebacks::total          2547012                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2638965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2638965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2638965                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2638965                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  67620243369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  67620243369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  67620243369                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  67620243369                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009143                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009143                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002843                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25623.774233                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25623.774233                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25623.774233                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25623.774233                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8790933                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453503589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    206035111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      659538700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5814047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2591717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8405764                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  67801809756                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  67801809756                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    208626828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    667944464                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 26160.961924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8066.109131                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2591717                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2591717                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  65640317778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65640317778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 25326.961924                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25326.961924                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179886163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     79967621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     259853784                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        47248                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       385321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   2019330423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2019330423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     80014869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    260239105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000590                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42738.960866                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5240.644613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        47248                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        47248                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1979925591                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1979925591                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000590                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 41904.960866                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41904.960866                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      6124207                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     19619825                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           31                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       336936                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       336936                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      6124238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     19619929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10868.903226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3239.769231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       311082                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       311082                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10034.903226                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10034.903226                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      6124238                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     19619929                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      6124238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     19619929                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          967423427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8791189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           110.044663                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   137.028244                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   118.971068                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.535267                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.464731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      30966340853                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     30966340853                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1982756209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    885685438                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2868441647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1982756209                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    885685438                       # number of overall hits
system.cpu1.icache.overall_hits::total     2868441647                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           875                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          875                       # number of overall misses
system.cpu1.icache.overall_misses::total          875                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1982757084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    885685438                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2868442522                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1982757084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    885685438                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2868442522                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu1.icache.writebacks::total              251                       # number of writebacks
system.cpu1.icache.replacements                   251                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1982756209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    885685438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2868441647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1982757084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    885685438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2868442522                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2868442522                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              875                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3278220.025143                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.960432                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     111869259233                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    111869259233                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    668258472                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    310922423                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       979180895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    668258472                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    310922423                       # number of overall hits
system.cpu1.dcache.overall_hits::total      979180895                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4657654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1946516                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6604170                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4657654                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1946516                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6604170                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54904456788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54904456788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54904456788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54904456788                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    672916126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    312868939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    985785065                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    672916126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    312868939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    985785065                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.006222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006699                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006222                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006699                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28206.527348                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8313.604403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28206.527348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8313.604403                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2992192                       # number of writebacks
system.cpu1.dcache.writebacks::total          2992192                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1946516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1946516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1946516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1946516                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  53281062444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53281062444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  53281062444                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53281062444                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006222                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006222                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27372.527348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27372.527348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27372.527348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27372.527348                       # average overall mshr miss latency
system.cpu1.dcache.replacements               6604046                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    380656690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    187034116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      567690806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3905543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1945632                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5851175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  54852586158                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  54852586158                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    384562233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    188979748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    573541981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28192.682973                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9374.627516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1945632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1945632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  53229929070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  53229929070                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27358.682973                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27358.682973                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    287601782                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    123888307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     411490089                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752111                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          884                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       752995                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     51870630                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     51870630                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    288353893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    123889191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    412243084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 58677.183258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total    68.885756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          884                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     51133374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     51133374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 57843.183258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57843.183258                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22466553                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     11090481                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     33557034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           34                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       374883                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       374883                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22466651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     11090515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     33557166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11025.970588                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2840.022727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       346527                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       346527                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10191.970588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10191.970588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22466651                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     11090515                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     33557166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22466651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     11090515                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     33557166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1052899397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          6604302                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           159.426295                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   148.823281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   107.176031                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.581341                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.418656                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      33699385006                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     33699385006                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2127518                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      1547516                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      2550943                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6225977                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2127518                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      1547516                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      2550943                       # number of overall hits
system.l2.overall_hits::total                 6225977                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       511478                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       399034                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       553027                       # number of demand (read+write) misses
system.l2.demand_misses::total                1463539                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       511478                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       399034                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       553027                       # number of overall misses
system.l2.overall_misses::total               1463539                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  45676055385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  37285338594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51721454922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     134682848901                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  45676055385                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  37285338594                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51721454922                       # number of overall miss cycles
system.l2.overall_miss_latency::total    134682848901                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2638996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      1946550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      3103970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7689516                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2638996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      1946550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      3103970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7689516                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.193815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.204996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.178168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.193815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.204996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.178168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89302.091947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 93439.001674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 93524.285292                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92025.459452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89302.091947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 93439.001674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 93524.285292                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92025.459452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              747553                       # number of writebacks
system.l2.writebacks::total                    747553                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       511478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       399034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       553027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1463539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       511478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       399034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       553027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1463539                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  41300402935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  33870858838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  46990620982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122161882755                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  41300402935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  33870858838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  46990620982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122161882755                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.193815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.204996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.178168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.193815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.204996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.178168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190329                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 80747.173749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 84882.137457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 84969.849541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83470.192974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 80747.173749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 84882.137457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 84969.849541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83470.192974                       # average overall mshr miss latency
system.l2.replacements                        1463689                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3070287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3070287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3070287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3070287                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          271                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           271                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        29542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        10243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        17706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        11995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30277                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1661147439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     47326164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   1118213439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2826687042                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        47248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        22238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.374746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.651584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.539392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.430254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 93818.334971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82163.479167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 93223.296290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93360.869373                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        17706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        11995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1509569237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     42404258                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1015675145                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2567648640                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.374746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.651584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.539392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.430254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85257.496724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73618.503472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 84674.876615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84805.252832                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2097976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      1547208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      2540700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6185884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       493772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       398458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       541032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1433262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  44014907946                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  37238012430                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  50603241483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 131856161859                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2591748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      1945666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      3081732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7619146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.190517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.204793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.175561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89140.145545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 93455.301261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93530.958396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91997.249532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       493772                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       398458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       541032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1433262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  39790833698                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  33828454580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  45974945837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119594234115                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.190517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.204793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.175561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80585.439632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 84898.419859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 84976.389265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83441.990449                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    31496061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1496457                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.047087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.727114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      981.262470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      766.446631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1197.800968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 10290.727898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  8109.905409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11415.129510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.036554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.314048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.247495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.348362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 247526633                       # Number of tag accesses
system.l2.tags.data_accesses                247526633                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7619146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3817840                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5335365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7619146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7916988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5839650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9311910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23068548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    423375360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    344521088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    609358336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1377254784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1463689                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95686784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9153205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000067                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9152597     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    606      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9153205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11534295060                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5502750116                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4058944878                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        6472106506                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
