{
  "module_name": "mt2701-reg.h",
  "hash_id": "280527f1088cb00ac2a13726c9472175b12edda4fde3166b6f2808ce9e2b69d9",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt2701/mt2701-reg.h",
  "human_readable_source": " \n \n\n#ifndef _MT2701_REG_H_\n#define _MT2701_REG_H_\n\n#define AUDIO_TOP_CON0 0x0000\n#define AUDIO_TOP_CON4 0x0010\n#define AUDIO_TOP_CON5 0x0014\n#define AFE_DAIBT_CON0 0x001c\n#define AFE_MRGIF_CON 0x003c\n#define ASMI_TIMING_CON1 0x0100\n#define ASMO_TIMING_CON1 0x0104\n#define PWR1_ASM_CON1 0x0108\n#define ASYS_TOP_CON 0x0600\n#define ASYS_I2SIN1_CON 0x0604\n#define ASYS_I2SIN2_CON 0x0608\n#define ASYS_I2SIN3_CON 0x060c\n#define ASYS_I2SIN4_CON 0x0610\n#define ASYS_I2SIN5_CON 0x0614\n#define ASYS_I2SO1_CON 0x061C\n#define ASYS_I2SO2_CON 0x0620\n#define ASYS_I2SO3_CON 0x0624\n#define ASYS_I2SO4_CON 0x0628\n#define ASYS_I2SO5_CON 0x062c\n#define PWR2_TOP_CON 0x0634\n#define AFE_CONN0 0x06c0\n#define AFE_CONN1 0x06c4\n#define AFE_CONN2 0x06c8\n#define AFE_CONN3 0x06cc\n#define AFE_CONN14 0x06f8\n#define AFE_CONN15 0x06fc\n#define AFE_CONN16 0x0700\n#define AFE_CONN17 0x0704\n#define AFE_CONN18 0x0708\n#define AFE_CONN19 0x070c\n#define AFE_CONN20 0x0710\n#define AFE_CONN21 0x0714\n#define AFE_CONN22 0x0718\n#define AFE_CONN23 0x071c\n#define AFE_CONN24 0x0720\n#define AFE_CONN41 0x0764\n#define ASYS_IRQ1_CON 0x0780\n#define ASYS_IRQ2_CON 0x0784\n#define ASYS_IRQ3_CON 0x0788\n#define ASYS_IRQ_CLR 0x07c0\n#define ASYS_IRQ_STATUS 0x07c4\n#define PWR2_ASM_CON1 0x1070\n#define AFE_DAC_CON0 0x1200\n#define AFE_DAC_CON1 0x1204\n#define AFE_DAC_CON2 0x1208\n#define AFE_DAC_CON3 0x120c\n#define AFE_DAC_CON4 0x1210\n#define AFE_MEMIF_HD_CON1 0x121c\n#define AFE_MEMIF_PBUF_SIZE 0x1238\n#define AFE_MEMIF_HD_CON0 0x123c\n#define AFE_DL1_BASE 0x1240\n#define AFE_DL1_CUR 0x1244\n#define AFE_DL2_BASE 0x1250\n#define AFE_DL2_CUR 0x1254\n#define AFE_DL3_BASE 0x1260\n#define AFE_DL3_CUR 0x1264\n#define AFE_DL4_BASE 0x1270\n#define AFE_DL4_CUR 0x1274\n#define AFE_DL5_BASE 0x1280\n#define AFE_DL5_CUR 0x1284\n#define AFE_DLMCH_BASE 0x12a0\n#define AFE_DLMCH_CUR 0x12a4\n#define AFE_ARB1_BASE 0x12b0\n#define AFE_ARB1_CUR 0x12b4\n#define AFE_VUL_BASE 0x1300\n#define AFE_VUL_CUR 0x130c\n#define AFE_UL2_BASE 0x1310\n#define AFE_UL2_END 0x1318\n#define AFE_UL2_CUR 0x131c\n#define AFE_UL3_BASE 0x1320\n#define AFE_UL3_END 0x1328\n#define AFE_UL3_CUR 0x132c\n#define AFE_UL4_BASE 0x1330\n#define AFE_UL4_END 0x1338\n#define AFE_UL4_CUR 0x133c\n#define AFE_UL5_BASE 0x1340\n#define AFE_UL5_END 0x1348\n#define AFE_UL5_CUR 0x134c\n#define AFE_DAI_BASE 0x1370\n#define AFE_DAI_CUR 0x137c\n\n \n#define AFE_DAIBT_CON0_DAIBT_EN\t\t(0x1 << 0)\n#define AFE_DAIBT_CON0_BT_FUNC_EN\t(0x1 << 1)\n#define AFE_DAIBT_CON0_BT_FUNC_RDY\t(0x1 << 3)\n#define AFE_DAIBT_CON0_BT_WIDE_MODE_EN\t(0x1 << 9)\n#define AFE_DAIBT_CON0_MRG_USE\t\t(0x1 << 12)\n\n \n#define PWR1_ASM_CON1_INIT_VAL\t\t(0x492)\n\n \n#define AFE_MRGIF_CON_MRG_EN\t\t(0x1 << 0)\n#define AFE_MRGIF_CON_MRG_I2S_EN\t(0x1 << 16)\n#define AFE_MRGIF_CON_I2S_MODE_MASK\t(0xf << 20)\n#define AFE_MRGIF_CON_I2S_MODE_32K\t(0x4 << 20)\n\n \n#define ASYS_TOP_CON_ASYS_TIMING_ON\t\t(0x3 << 0)\n\n \n#define PWR2_ASM_CON1_INIT_VAL\t\t(0x492492)\n\n \n#define AFE_DAC_CON0_AFE_ON\t\t(0x1 << 0)\n\n \n#define AFE_MEMIF_PBUF_SIZE_DLM_MASK\t\t(0x1 << 29)\n#define AFE_MEMIF_PBUF_SIZE_PAIR_INTERLEAVE\t(0x0 << 29)\n#define AFE_MEMIF_PBUF_SIZE_FULL_INTERLEAVE\t(0x1 << 29)\n#define DLMCH_BIT_WIDTH_MASK\t\t\t(0x1 << 28)\n#define AFE_MEMIF_PBUF_SIZE_DLM_CH_MASK\t\t(0xf << 24)\n#define AFE_MEMIF_PBUF_SIZE_DLM_CH(x)\t\t((x) << 24)\n#define AFE_MEMIF_PBUF_SIZE_DLM_BYTE_MASK\t(0x3 << 12)\n#define AFE_MEMIF_PBUF_SIZE_DLM_32BYTES\t\t(0x1 << 12)\n\n \n#define ASYS_I2S_CON_FS\t\t\t(0x1f << 8)\n#define ASYS_I2S_CON_FS_SET(x)\t\t((x) << 8)\n#define ASYS_I2S_CON_RESET\t\t(0x1 << 30)\n#define ASYS_I2S_CON_I2S_EN\t\t(0x1 << 0)\n#define ASYS_I2S_CON_ONE_HEART_MODE\t(0x1 << 16)\n#define ASYS_I2S_CON_I2S_COUPLE_MODE\t(0x1 << 17)\n \n#define ASYS_I2S_CON_I2S_MODE\t\t(0x1 << 3)\n#define ASYS_I2S_CON_WIDE_MODE\t\t(0x1 << 1)\n#define ASYS_I2S_CON_WIDE_MODE_SET(x)\t((x) << 1)\n#define ASYS_I2S_IN_PHASE_FIX\t\t(0x1 << 31)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}