<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="SoC" solutionName="solution1" date="2024-02-27T17:37:54.343+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'mux_566_32_1_1' is changed to 'mux_566_32_1_1_x' due to conflict." projectName="SoC" solutionName="solution1" date="2024-02-27T17:37:47.849+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'mux_1127_32_1_1' is changed to 'mux_1127_32_1_1_x' due to conflict." projectName="SoC" solutionName="solution1" date="2024-02-27T17:37:29.532+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:24.230+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:23.661+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:22.909+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:22.892+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:22.877+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:12.122+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:36:01.504+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:52.299+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:52.262+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv3' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool2_out20' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:52.227+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:45.834+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:45.039+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:43.478+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:43.455+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_1' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv2_out19' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:43.439+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:35:20.685+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:34:38.632+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:34:38.222+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:34:00.392+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:34:00.277+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv2' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'pool1_out18' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:34:00.165+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:46.930+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:36.458+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:36.412+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:21.857+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:21.762+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sp_pool_ap_fixed_32_6_5_3_0_s' (loop 'PHeight_PWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:21.714+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:18.758+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:18.246+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:18.229+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:17.442+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:17.423+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'conv1' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv1_out17_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv1_out17' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:17.403+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sp_pool&lt;ap_fixed&lt;32, 6, 5, 3, 0> >.2' to 'sp_pool_ap_fixed_32_6_5_3_0_2'." projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:15.622+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sp_pool&lt;ap_fixed&lt;32, 6, 5, 3, 0> >.2_Pipeline_PHeight_PWidth' to 'sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth'." projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:10.433+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sp_pool&lt;ap_fixed&lt;32, 6, 5, 3, 0> >.1' to 'sp_pool_ap_fixed_32_6_5_3_0_1'." projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:10.431+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sp_pool&lt;ap_fixed&lt;32, 6, 5, 3, 0> >' to 'sp_pool_ap_fixed_32_6_5_3_0_s'." projectName="SoC" solutionName="solution1" date="2024-02-27T17:33:10.429+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encode' (encode.cpp:198:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html" projectName="SoC" solutionName="solution1" date="2024-02-27T17:32:49.076+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'conv3_out' (encode.cpp:214) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="SoC" solutionName="solution1" date="2024-02-27T17:32:48.051+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'pool2_out' (encode.cpp:212) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="SoC" solutionName="solution1" date="2024-02-27T17:32:47.010+0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDEST -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TID -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDATA -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDEST -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TID -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDATA -into $return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_idle -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_encode_top/AESL_inst_encode/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_encode_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_encode_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_encode_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_encode_top/full_out_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TDEST -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TID -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_out_AXI_TDATA -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_encode_top/full_in_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TDEST -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TID -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_encode_top/full_in_AXI_TDATA -into $tb_return_group -radix hex&#xA;## save_wave_config encode.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;find kernel block.&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;148815000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 148875 ns : File &quot;/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.autotb.v&quot; Line 343&#xA;run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2729.824 ; gain = 0.000 ; free physical = 1031 ; free virtual = 4187&#xA;## quit" projectName="SoC" solutionName="solution1" date="2024-02-27T18:05:10.000+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:75]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.encode_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.encode_regslice_both&#xA;Compiling module xil_defaultlib.encode_regslice_both(DataWidth=4...&#xA;Compiling module xil_defaultlib.encode_regslice_both(DataWidth=2...&#xA;Compiling module xil_defaultlib.encode_regslice_both(DataWidth=1...&#xA;Compiling module xil_defaultlib.encode_regslice_both(DataWidth=5...&#xA;Compiling module xil_defaultlib.encode_regslice_both(DataWidth=6...&#xA;Compiling module xil_defaultlib.encode_castIn&#xA;Compiling module xil_defaultlib.encode_mux_305_32_1_1(ID=1,din30...&#xA;Compiling module xil_defaultlib.encode_mul_32s_25s_56_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_24ns_55_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_19ns_51_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_25ns_56_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_22s_53_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_23s_54_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_26s_57_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_26ns_57_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_24s_55_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_22ns_53_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_21ns_52_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_23ns_54_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_21s_52_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_19s_51_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_20ns_51_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_20s_51_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_27s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_29s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_16s_48_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_27ns_58_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_28s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_17ns_49_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_conv1&#xA;Compiling module xil_defaultlib.encode_mux_285_32_1_1(ID=1,din28...&#xA;Compiling module xil_defaultlib.encode_mux_566_32_1_1(ID=1,din56...&#xA;Compiling module xil_defaultlib.encode_mux_847_32_1_1(ID=1,din84...&#xA;Compiling module xil_defaultlib.encode_mux_1127_32_1_1(ID=1,din1...&#xA;Compiling module xil_defaultlib.encode_mux_1408_32_1_1(ID=1,din1...&#xA;Compiling module xil_defaultlib.encode_mux_1688_32_1_1(ID=1,din1...&#xA;Compiling module xil_defaultlib.encode_mux_1968_32_1_1(ID=1,din1...&#xA;Compiling module xil_defaultlib.encode_mux_2248_32_1_1(ID=1,din2...&#xA;Compiling module xil_defaultlib.encode_mux_2528_32_1_1(ID=1,din2...&#xA;Compiling module xil_defaultlib.encode_mux_2809_32_1_1(ID=1,din2...&#xA;Compiling module xil_defaultlib.encode_mux_3089_32_1_1(ID=1,din3...&#xA;Compiling module xil_defaultlib.encode_mux_3369_32_1_1(ID=1,din3...&#xA;Compiling module xil_defaultlib.encode_mux_3649_32_1_1(ID=1,din3...&#xA;Compiling module xil_defaultlib.encode_mux_3929_32_1_1(ID=1,din3...&#xA;Compiling module xil_defaultlib.encode_mux_4209_32_1_1(ID=1,din4...&#xA;Compiling module xil_defaultlib.encode_mux_4489_32_1_1(ID=1,din4...&#xA;Compiling module xil_defaultlib.encode_flow_control_loop_pipe_se...&#xA;Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...&#xA;Compiling module xil_defaultlib.encode_pool1&#xA;Compiling module xil_defaultlib.encode_mux_165_32_1_1(ID=1,din16...&#xA;Compiling module xil_defaultlib.encode_mul_32s_18s_50_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_mul_32s_18ns_50_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.encode_mul_32s_30s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_conv2&#xA;Compiling module xil_defaultlib.encode_mux_144_32_1_1(ID=1,din14...&#xA;Compiling module xil_defaultlib.encode_mux_426_32_1_1(ID=1,din42...&#xA;Compiling module xil_defaultlib.encode_mux_707_32_1_1(ID=1,din70...&#xA;Compiling module xil_defaultlib.encode_mux_987_32_1_1(ID=1,din98...&#xA;Compiling module xil_defaultlib.encode_mux_1127_32_1_1_x(ID=1,di...&#xA;Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...&#xA;Compiling module xil_defaultlib.encode_pool2&#xA;Compiling module xil_defaultlib.encode_mux_94_32_1_1(ID=1,din9_W...&#xA;Compiling module xil_defaultlib.encode_mul_32s_17s_49_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.encode_conv3&#xA;Compiling module xil_defaultlib.encode_mux_84_32_1_1(ID=1,din8_W...&#xA;Compiling module xil_defaultlib.encode_mux_164_32_1_1(ID=1,din16...&#xA;Compiling module xil_defaultlib.encode_mux_245_32_1_1(ID=1,din24...&#xA;Compiling module xil_defaultlib.encode_mux_325_32_1_1(ID=1,din32...&#xA;Compiling module xil_defaultlib.encode_mux_406_32_1_1(ID=1,din40...&#xA;Compiling module xil_defaultlib.encode_mux_486_32_1_1(ID=1,din48...&#xA;Compiling module xil_defaultlib.encode_mux_566_32_1_1_x(ID=1,din...&#xA;Compiling module xil_defaultlib.encode_mux_646_32_1_1(ID=1,din64...&#xA;Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...&#xA;Compiling module xil_defaultlib.encode_pool3&#xA;Compiling module xil_defaultlib.encode_castOut&#xA;Compiling module xil_defaultlib.encode_fifo_w32_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.encode_fifo_w32_d2_S&#xA;Compiling module xil_defaultlib.encode_start_for_conv1_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_conv1_U0&#xA;Compiling module xil_defaultlib.encode_start_for_pool1_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_pool1_U0&#xA;Compiling module xil_defaultlib.encode_start_for_conv2_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_conv2_U0&#xA;Compiling module xil_defaultlib.encode_start_for_pool2_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_pool2_U0&#xA;Compiling module xil_defaultlib.encode_start_for_conv3_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_conv3_U0&#xA;Compiling module xil_defaultlib.encode_start_for_pool3_U0_shiftR...&#xA;Compiling module xil_defaultlib.encode_start_for_pool3_U0&#xA;Compiling module xil_defaultlib.encode_start_for_castOut_U0_shif...&#xA;Compiling module xil_defaultlib.encode_start_for_castOut_U0&#xA;Compiling module xil_defaultlib.encode&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_full_in_AXI&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_full_out_AXI&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_encode_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot encode&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/encode/xsim_script.tcl&#xA;# xsim {encode} -view {{encode_dataflow_ana.wcfg}} -tclbatch {encode.tcl} -protoinst {encode.protoinst}" projectName="SoC" solutionName="solution1" date="2024-02-27T18:04:41.528+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:67]" projectName="SoC" solutionName="solution1" date="2024-02-27T18:03:29.719+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:36]" projectName="SoC" solutionName="solution1" date="2024-02-27T18:03:29.681+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:46]" projectName="SoC" solutionName="solution1" date="2024-02-27T18:03:17.275+0700" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="SoC" solutionName="solution1" date="2024-02-27T18:03:16.825+0700" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
