

================================================================
== Vitis HLS Report for 'exp_40_32_s'
================================================================
* Date:           Sat Jan 13 17:06:01 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn_unoptimized
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %x"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %x_read, i32 12"   --->   Operation 6 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %x_read, i32 8, i32 12"   --->   Operation 7 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %p_Result_s, i5 %tmp_157"   --->   Operation 8 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i13 %x_read"   --->   Operation 9 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln340, i24 0"   --->   Operation 10 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp_sgt  i6 %p_Result_17, i6 22"   --->   Operation 11 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "%icmp_ln1498 = icmp_eq  i6 %p_Result_17, i6 22"   --->   Operation 12 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%icmp_ln1496 = icmp_ugt  i32 %p_Result_18, i32 776142585"   --->   Operation 13 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %x_read, i32 6, i32 12"   --->   Operation 14 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp_158"   --->   Operation 15 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i13 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln640, i2 0"   --->   Operation 17 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %tmp_162"   --->   Operation 18 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i64 %f_x_msb_2_table_V, i64 0, i64 %zext_ln534" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 19 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 20 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i8 %p_Result_19"   --->   Operation 21 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i68 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln534_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 22 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 23 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 24 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2_V, i32 58, i32 63"   --->   Operation 25 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %p_Result_20"   --->   Operation 26 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %tmp_162"   --->   Operation 27 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%ret_V = add i9 %zext_ln703_1, i9 %zext_ln703"   --->   Operation 28 'add' 'ret_V' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i64 %f_x_msb_2_V"   --->   Operation 29 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 30 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 5.98>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %ret_V, i58 %trunc_ln640_1, i4 0"   --->   Operation 31 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i68 %exp_x_msb_1_V"   --->   Operation 32 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i71 %rhs"   --->   Operation 33 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.98ns)   --->   "%r_V = mul i139 %zext_ln1118, i139 %zext_ln1115"   --->   Operation 34 'mul' 'r_V' <Predicate = true> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i67 @_ssdm_op_PartSelect.i67.i139.i32.i32, i139 %r_V, i32 72, i32 138"   --->   Operation 35 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 36 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%and_ln571 = and i1 %icmp_ln1498, i1 %icmp_ln1496" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 37 'and' 'and_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%xor_ln849 = xor i1 %p_Result_s, i1 1"   --->   Operation 38 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%select_ln414 = select i1 %xor_ln849, i64 18446744073709551615, i64 0"   --->   Operation 39 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%y_lo_s_V = zext i67 %tmp_160"   --->   Operation 40 'zext' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.48ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, i68 %y_lo_s_V"   --->   Operation 41 'add' 'y_l_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%y_V = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l_V, i32 4, i32 67"   --->   Operation 42 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%or_ln571 = or i1 %icmp_ln1494, i1 %and_ln571" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 43 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %or_ln571, i64 %select_ln414, i64 %y_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 44 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_9, i32 63"   --->   Operation 45 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %p_Val2_9, i32 24, i32 62"   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%select_ln939 = select i1 %p_Result_21, i39 549755813887, i39 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:939]   --->   Operation 47 'select' 'select_ln939' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i39 %select_ln939" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 48 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                   (read          ) [ 00000]
p_Result_s               (bitselect     ) [ 01111]
tmp_157                  (partselect    ) [ 00000]
p_Result_17              (bitconcatenate) [ 00000]
trunc_ln340              (trunc         ) [ 00000]
p_Result_18              (bitconcatenate) [ 00000]
icmp_ln1494              (icmp          ) [ 01111]
icmp_ln1498              (icmp          ) [ 01111]
icmp_ln1496              (icmp          ) [ 01111]
tmp_158                  (partselect    ) [ 00000]
p_Result_19              (bitconcatenate) [ 00000]
trunc_ln640              (trunc         ) [ 00000]
tmp_162                  (bitconcatenate) [ 01100]
zext_ln534               (zext          ) [ 00000]
f_x_msb_2_table_V_addr   (getelementptr ) [ 01100]
zext_ln534_1             (zext          ) [ 00000]
exp_x_msb_1_table_V_addr (getelementptr ) [ 01100]
f_x_msb_2_V              (load          ) [ 00000]
p_Result_20              (partselect    ) [ 00000]
zext_ln703               (zext          ) [ 00000]
zext_ln703_1             (zext          ) [ 00000]
ret_V                    (add           ) [ 01010]
trunc_ln640_1            (trunc         ) [ 01010]
exp_x_msb_1_V            (load          ) [ 01011]
rhs                      (bitconcatenate) [ 00000]
zext_ln1115              (zext          ) [ 00000]
zext_ln1118              (zext          ) [ 00000]
r_V                      (mul           ) [ 00000]
tmp_160                  (partselect    ) [ 01001]
specpipeline_ln39        (specpipeline  ) [ 00000]
and_ln571                (and           ) [ 00000]
xor_ln849                (xor           ) [ 00000]
select_ln414             (select        ) [ 00000]
y_lo_s_V                 (zext          ) [ 00000]
y_l_V                    (add           ) [ 00000]
y_V                      (partselect    ) [ 00000]
or_ln571                 (or            ) [ 00000]
p_Val2_9                 (select        ) [ 00000]
p_Result_21              (bitselect     ) [ 00000]
tmp                      (partselect    ) [ 00000]
select_ln939             (select        ) [ 00000]
ret_ln953                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i9.i58.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i139.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="x_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="13" slack="0"/>
<pin id="85" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="68" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="68" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_157_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_17_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln340_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Result_18_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln1494_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln1498_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1496_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_158_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="13" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_158/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_19_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln640_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_162_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_162/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln534_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln534_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_20_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln703_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln703_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln640_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="rhs_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="71" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="1"/>
<pin id="240" dir="0" index="2" bw="58" slack="1"/>
<pin id="241" dir="0" index="3" bw="1" slack="0"/>
<pin id="242" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1115_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="68" slack="1"/>
<pin id="247" dir="1" index="1" bw="139" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln1118_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="71" slack="0"/>
<pin id="250" dir="1" index="1" bw="139" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="71" slack="0"/>
<pin id="254" dir="0" index="1" bw="68" slack="0"/>
<pin id="255" dir="1" index="2" bw="139" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_160_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="67" slack="0"/>
<pin id="260" dir="0" index="1" bw="139" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="9" slack="0"/>
<pin id="263" dir="1" index="4" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_160/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln571_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="3"/>
<pin id="270" dir="0" index="1" bw="1" slack="3"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln571/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln849_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="3"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln414_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="y_lo_s_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="67" slack="1"/>
<pin id="287" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_lo_s_V/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="y_l_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="68" slack="2"/>
<pin id="290" dir="0" index="1" bw="67" slack="0"/>
<pin id="291" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="y_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="68" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="8" slack="0"/>
<pin id="298" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln571_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="3"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="64" slack="0"/>
<pin id="312" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_21_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="39" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln939_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="39" slack="0"/>
<pin id="338" dir="1" index="3" bw="39" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln939/4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_Result_s_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="3"/>
<pin id="344" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln1494_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="3"/>
<pin id="349" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln1498_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln1496_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="3"/>
<pin id="359" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_162_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="367" class="1005" name="f_x_msb_2_table_V_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="exp_x_msb_1_table_V_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="ret_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln640_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="58" slack="1"/>
<pin id="384" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="exp_x_msb_1_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="68" slack="1"/>
<pin id="389" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_160_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="67" slack="1"/>
<pin id="395" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="82" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="82" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="114" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="122" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="82" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="132" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="132" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="144" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="114" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="170" pin="4"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="82" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="208"><net_src comp="180" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="95" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="95" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="245" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="268" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="277" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="293" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="308" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="316" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="80" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="324" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="114" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="350"><net_src comp="152" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="355"><net_src comp="158" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="360"><net_src comp="164" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="365"><net_src comp="192" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="370"><net_src comp="88" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="375"><net_src comp="101" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="380"><net_src comp="227" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="385"><net_src comp="233" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="390"><net_src comp="108" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="396"><net_src comp="258" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<40, 32> : x | {1 }
	Port: exp<40, 32> : f_x_msb_2_table_V | {1 2 }
	Port: exp<40, 32> : exp_x_msb_1_table_V | {1 2 }
  - Chain level:
	State 1
		p_Result_17 : 1
		p_Result_18 : 1
		icmp_ln1494 : 2
		icmp_ln1498 : 2
		icmp_ln1496 : 2
		p_Result_19 : 1
		tmp_162 : 1
		zext_ln534 : 2
		f_x_msb_2_table_V_addr : 3
		f_x_msb_2_V : 4
		zext_ln534_1 : 2
		exp_x_msb_1_table_V_addr : 3
		exp_x_msb_1_V : 4
	State 2
		p_Result_20 : 1
		zext_ln703 : 2
		ret_V : 3
		trunc_ln640_1 : 1
	State 3
		zext_ln1118 : 1
		r_V : 2
		tmp_160 : 3
	State 4
		y_l_V : 1
		y_V : 2
		p_Val2_9 : 3
		p_Result_21 : 4
		tmp : 4
		select_ln939 : 5
		ret_ln953 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln414_fu_277 |    0    |    0    |    2    |
|  select  |    p_Val2_9_fu_308   |    0    |    0    |    56   |
|          |  select_ln939_fu_334 |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    add   |     ret_V_fu_227     |    0    |    0    |    15   |
|          |     y_l_V_fu_288     |    0    |    0    |    75   |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_252      |    8    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln1494_fu_152  |    0    |    0    |    10   |
|   icmp   |  icmp_ln1498_fu_158  |    0    |    0    |    10   |
|          |  icmp_ln1496_fu_164  |    0    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|    and   |   and_ln571_fu_268   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln849_fu_272   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln571_fu_303   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_82  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|   p_Result_s_fu_114  |    0    |    0    |    0    |
|          |  p_Result_21_fu_316  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_157_fu_122    |    0    |    0    |    0    |
|          |    tmp_158_fu_170    |    0    |    0    |    0    |
|partselect|  p_Result_20_fu_210  |    0    |    0    |    0    |
|          |    tmp_160_fu_258    |    0    |    0    |    0    |
|          |      y_V_fu_293      |    0    |    0    |    0    |
|          |      tmp_fu_324      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_17_fu_132  |    0    |    0    |    0    |
|          |  p_Result_18_fu_144  |    0    |    0    |    0    |
|bitconcatenate|  p_Result_19_fu_180  |    0    |    0    |    0    |
|          |    tmp_162_fu_192    |    0    |    0    |    0    |
|          |      rhs_fu_237      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln340_fu_140  |    0    |    0    |    0    |
|   trunc  |  trunc_ln640_fu_188  |    0    |    0    |    0    |
|          | trunc_ln640_1_fu_233 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln534_fu_200  |    0    |    0    |    0    |
|          |  zext_ln534_1_fu_205 |    0    |    0    |    0    |
|          |   zext_ln703_fu_220  |    0    |    0    |    0    |
|   zext   |  zext_ln703_1_fu_224 |    0    |    0    |    0    |
|          |  zext_ln1115_fu_245  |    0    |    0    |    0    |
|          |  zext_ln1118_fu_248  |    0    |    0    |    0    |
|          |    y_lo_s_V_fu_285   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |    0    |   297   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      exp_x_msb_1_V_reg_387     |   68   |
|exp_x_msb_1_table_V_addr_reg_372|    8   |
| f_x_msb_2_table_V_addr_reg_367 |    8   |
|       icmp_ln1494_reg_347      |    1   |
|       icmp_ln1496_reg_357      |    1   |
|       icmp_ln1498_reg_352      |    1   |
|       p_Result_s_reg_342       |    1   |
|          ret_V_reg_377         |    9   |
|         tmp_160_reg_393        |   67   |
|         tmp_162_reg_362        |    8   |
|      trunc_ln640_1_reg_382     |   58   |
+--------------------------------+--------+
|              Total             |   230  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  0.978  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   297  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   230  |   315  |
+-----------+--------+--------+--------+--------+
