<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: ADC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_a_d_c___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ADC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c__structs___g_r_o_u_p.html">ADC struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a2d8e01822be6de68dbf4718196f1d83d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2d8e01822be6de68dbf4718196f1d83d">SC1</a> [2]</td></tr>
<tr class="memdesc:a2d8e01822be6de68dbf4718196f1d83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Status and Control Register 1  <a href="#a2d8e01822be6de68dbf4718196f1d83d">More...</a><br /></td></tr>
<tr class="separator:a2d8e01822be6de68dbf4718196f1d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440cce9a58e10f21220241a51442b71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a></td></tr>
<tr class="memdesc:a440cce9a58e10f21220241a51442b71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Configuration Register 1  <a href="#a440cce9a58e10f21220241a51442b71c">More...</a><br /></td></tr>
<tr class="separator:a440cce9a58e10f21220241a51442b71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089c1cc67b67d8cc7ac213a28d317bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a></td></tr>
<tr class="memdesc:a089c1cc67b67d8cc7ac213a28d317bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Configuration Register 2  <a href="#a089c1cc67b67d8cc7ac213a28d317bf8">More...</a><br /></td></tr>
<tr class="separator:a089c1cc67b67d8cc7ac213a28d317bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790459a24adcd854e7d01d2ff34b57f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a790459a24adcd854e7d01d2ff34b57f9">R</a> [2]</td></tr>
<tr class="memdesc:a790459a24adcd854e7d01d2ff34b57f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Data Result Register  <a href="#a790459a24adcd854e7d01d2ff34b57f9">More...</a><br /></td></tr>
<tr class="separator:a790459a24adcd854e7d01d2ff34b57f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a4d66d82362aab14f46b3a2947a7b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a></td></tr>
<tr class="memdesc:ac8a4d66d82362aab14f46b3a2947a7b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Compare Value  <a href="#ac8a4d66d82362aab14f46b3a2947a7b7">More...</a><br /></td></tr>
<tr class="separator:ac8a4d66d82362aab14f46b3a2947a7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca49bcd5d7bc64184e106decf4e7f750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a></td></tr>
<tr class="memdesc:aca49bcd5d7bc64184e106decf4e7f750"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: Compare Value  <a href="#aca49bcd5d7bc64184e106decf4e7f750">More...</a><br /></td></tr>
<tr class="separator:aca49bcd5d7bc64184e106decf4e7f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7397e1ccace879809b64c8b689a13418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a></td></tr>
<tr class="memdesc:a7397e1ccace879809b64c8b689a13418"><td class="mdescLeft">&#160;</td><td class="mdescRight">0020: Status and Control Register 2  <a href="#a7397e1ccace879809b64c8b689a13418">More...</a><br /></td></tr>
<tr class="separator:a7397e1ccace879809b64c8b689a13418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69704301d23c620abacbbdfa7caa05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a></td></tr>
<tr class="memdesc:af69704301d23c620abacbbdfa7caa05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0024: Status and Control Register 3  <a href="#af69704301d23c620abacbbdfa7caa05e">More...</a><br /></td></tr>
<tr class="separator:af69704301d23c620abacbbdfa7caa05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1081f8facbb93133c09e83ef18b90b10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a></td></tr>
<tr class="memdesc:a1081f8facbb93133c09e83ef18b90b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">0028: Offset Correction Register  <a href="#a1081f8facbb93133c09e83ef18b90b10">More...</a><br /></td></tr>
<tr class="separator:a1081f8facbb93133c09e83ef18b90b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2b3bd7317c8347410247700bff991f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">PG</a></td></tr>
<tr class="memdesc:a3c2b3bd7317c8347410247700bff991f"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: Plus-Side Gain Register  <a href="#a3c2b3bd7317c8347410247700bff991f">More...</a><br /></td></tr>
<tr class="separator:a3c2b3bd7317c8347410247700bff991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2487601e623b6a7c31149b068d9aefca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">MG</a></td></tr>
<tr class="memdesc:a2487601e623b6a7c31149b068d9aefca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0030: Minus-Side Gain Register  <a href="#a2487601e623b6a7c31149b068d9aefca">More...</a><br /></td></tr>
<tr class="separator:a2487601e623b6a7c31149b068d9aefca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af713fff7638ff0895a2f3096c292380b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a></td></tr>
<tr class="memdesc:af713fff7638ff0895a2f3096c292380b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0034: Plus-Side General Calibration Value  <a href="#af713fff7638ff0895a2f3096c292380b">More...</a><br /></td></tr>
<tr class="separator:af713fff7638ff0895a2f3096c292380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bac5a0a1385b76292e97a48d04448bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a></td></tr>
<tr class="memdesc:a7bac5a0a1385b76292e97a48d04448bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0038: Plus-Side General Calibration Value  <a href="#a7bac5a0a1385b76292e97a48d04448bb">More...</a><br /></td></tr>
<tr class="separator:a7bac5a0a1385b76292e97a48d04448bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a></td></tr>
<tr class="memdesc:a3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">003C: Plus-Side General Calibration Value  <a href="#a3b8cdaa5f3bc728ac9ade1e50a536b18">More...</a><br /></td></tr>
<tr class="separator:a3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1452eb8d202a03a390a021a8ed791698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a></td></tr>
<tr class="memdesc:a1452eb8d202a03a390a021a8ed791698"><td class="mdescLeft">&#160;</td><td class="mdescRight">0040: Plus-Side General Calibration Value  <a href="#a1452eb8d202a03a390a021a8ed791698">More...</a><br /></td></tr>
<tr class="separator:a1452eb8d202a03a390a021a8ed791698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57aa0df779b5b476d8b4cd498e11a07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a></td></tr>
<tr class="memdesc:a57aa0df779b5b476d8b4cd498e11a07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0044: Plus-Side General Calibration Value  <a href="#a57aa0df779b5b476d8b4cd498e11a07d">More...</a><br /></td></tr>
<tr class="separator:a57aa0df779b5b476d8b4cd498e11a07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a></td></tr>
<tr class="memdesc:a4d46f571d82c5c84402ed9df3ebf0f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0048: Plus-Side General Calibration Value  <a href="#a4d46f571d82c5c84402ed9df3ebf0f2d">More...</a><br /></td></tr>
<tr class="separator:a4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18689175e64a715367784c7c84c0200d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a></td></tr>
<tr class="memdesc:a18689175e64a715367784c7c84c0200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">004C: Plus-Side General Calibration Value  <a href="#a18689175e64a715367784c7c84c0200d">More...</a><br /></td></tr>
<tr class="separator:a18689175e64a715367784c7c84c0200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46910d599709ae7af9462536607bc7e7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a46910d599709ae7af9462536607bc7e7">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a46910d599709ae7af9462536607bc7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354e8844f8eabbe072fd015e5f321a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a></td></tr>
<tr class="memdesc:a7354e8844f8eabbe072fd015e5f321a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0054: Minus-Side General Calibration Value  <a href="#a7354e8844f8eabbe072fd015e5f321a6">More...</a><br /></td></tr>
<tr class="separator:a7354e8844f8eabbe072fd015e5f321a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8e34a694e7cefc2f3f750ec6947658"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a></td></tr>
<tr class="memdesc:aaf8e34a694e7cefc2f3f750ec6947658"><td class="mdescLeft">&#160;</td><td class="mdescRight">0058: Minus-Side General Calibration Value  <a href="#aaf8e34a694e7cefc2f3f750ec6947658">More...</a><br /></td></tr>
<tr class="separator:aaf8e34a694e7cefc2f3f750ec6947658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a5b0377261f6593f1ad3f51a4681ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a></td></tr>
<tr class="memdesc:ae5a5b0377261f6593f1ad3f51a4681ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">005C: Minus-Side General Calibration Value  <a href="#ae5a5b0377261f6593f1ad3f51a4681ad">More...</a><br /></td></tr>
<tr class="separator:ae5a5b0377261f6593f1ad3f51a4681ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1d865925f38226c6c93f502abfc32d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a></td></tr>
<tr class="memdesc:a8c1d865925f38226c6c93f502abfc32d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0060: Minus-Side General Calibration Value  <a href="#a8c1d865925f38226c6c93f502abfc32d">More...</a><br /></td></tr>
<tr class="separator:a8c1d865925f38226c6c93f502abfc32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52931453e9fab0bd1fa24a5e771a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a></td></tr>
<tr class="memdesc:a2c52931453e9fab0bd1fa24a5e771a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0064: Minus-Side General Calibration Value  <a href="#a2c52931453e9fab0bd1fa24a5e771a8c">More...</a><br /></td></tr>
<tr class="separator:a2c52931453e9fab0bd1fa24a5e771a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a></td></tr>
<tr class="memdesc:a87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0068: Minus-Side General Calibration Value  <a href="#a87b7c165ef9dc4d4b5db9a15ff39b3f1">More...</a><br /></td></tr>
<tr class="separator:a87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8700ba0357efc8ee2066ff4906a196b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a></td></tr>
<tr class="memdesc:a8700ba0357efc8ee2066ff4906a196b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">006C: Minus-Side General Calibration Value  <a href="#a8700ba0357efc8ee2066ff4906a196b2">More...</a><br /></td></tr>
<tr class="separator:a8700ba0357efc8ee2066ff4906a196b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a440cce9a58e10f21220241a51442b71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440cce9a58e10f21220241a51442b71c">&#9670;&nbsp;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Configuration Register 1 </p>

</div>
</div>
<a id="a089c1cc67b67d8cc7ac213a28d317bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089c1cc67b67d8cc7ac213a28d317bf8">&#9670;&nbsp;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Configuration Register 2 </p>

</div>
</div>
<a id="a8700ba0357efc8ee2066ff4906a196b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8700ba0357efc8ee2066ff4906a196b2">&#9670;&nbsp;</a></span>CLM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>006C: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="a87b7c165ef9dc4d4b5db9a15ff39b3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b7c165ef9dc4d4b5db9a15ff39b3f1">&#9670;&nbsp;</a></span>CLM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0068: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="a2c52931453e9fab0bd1fa24a5e771a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c52931453e9fab0bd1fa24a5e771a8c">&#9670;&nbsp;</a></span>CLM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0064: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="a8c1d865925f38226c6c93f502abfc32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1d865925f38226c6c93f502abfc32d">&#9670;&nbsp;</a></span>CLM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0060: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="ae5a5b0377261f6593f1ad3f51a4681ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a5b0377261f6593f1ad3f51a4681ad">&#9670;&nbsp;</a></span>CLM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>005C: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="a7354e8844f8eabbe072fd015e5f321a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7354e8844f8eabbe072fd015e5f321a6">&#9670;&nbsp;</a></span>CLMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0054: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="aaf8e34a694e7cefc2f3f750ec6947658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8e34a694e7cefc2f3f750ec6947658">&#9670;&nbsp;</a></span>CLMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0058: Minus-Side General Calibration Value </p>

</div>
</div>
<a id="a18689175e64a715367784c7c84c0200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18689175e64a715367784c7c84c0200d">&#9670;&nbsp;</a></span>CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>004C: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="a4d46f571d82c5c84402ed9df3ebf0f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d46f571d82c5c84402ed9df3ebf0f2d">&#9670;&nbsp;</a></span>CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0048: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="a57aa0df779b5b476d8b4cd498e11a07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57aa0df779b5b476d8b4cd498e11a07d">&#9670;&nbsp;</a></span>CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0044: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="a1452eb8d202a03a390a021a8ed791698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1452eb8d202a03a390a021a8ed791698">&#9670;&nbsp;</a></span>CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0040: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="a3b8cdaa5f3bc728ac9ade1e50a536b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8cdaa5f3bc728ac9ade1e50a536b18">&#9670;&nbsp;</a></span>CLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>003C: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="af713fff7638ff0895a2f3096c292380b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af713fff7638ff0895a2f3096c292380b">&#9670;&nbsp;</a></span>CLPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0034: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="a7bac5a0a1385b76292e97a48d04448bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bac5a0a1385b76292e97a48d04448bb">&#9670;&nbsp;</a></span>CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0038: Plus-Side General Calibration Value </p>

</div>
</div>
<a id="ac8a4d66d82362aab14f46b3a2947a7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a4d66d82362aab14f46b3a2947a7b7">&#9670;&nbsp;</a></span>CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Compare Value </p>

</div>
</div>
<a id="aca49bcd5d7bc64184e106decf4e7f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca49bcd5d7bc64184e106decf4e7f750">&#9670;&nbsp;</a></span>CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: Compare Value </p>

</div>
</div>
<a id="a2487601e623b6a7c31149b068d9aefca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2487601e623b6a7c31149b068d9aefca">&#9670;&nbsp;</a></span>MG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::MG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0030: Minus-Side Gain Register </p>

</div>
</div>
<a id="a1081f8facbb93133c09e83ef18b90b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1081f8facbb93133c09e83ef18b90b10">&#9670;&nbsp;</a></span>OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0028: Offset Correction Register </p>

</div>
</div>
<a id="a3c2b3bd7317c8347410247700bff991f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2b3bd7317c8347410247700bff991f">&#9670;&nbsp;</a></span>PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::PG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: Plus-Side Gain Register </p>

</div>
</div>
<a id="a790459a24adcd854e7d01d2ff34b57f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790459a24adcd854e7d01d2ff34b57f9">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADC_Type::R[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Data Result Register </p>

</div>
</div>
<a id="a46910d599709ae7af9462536607bc7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46910d599709ae7af9462536607bc7e7">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ADC_Type::RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8e01822be6de68dbf4718196f1d83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8e01822be6de68dbf4718196f1d83d">&#9670;&nbsp;</a></span>SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Status and Control Register 1 </p>

</div>
</div>
<a id="a7397e1ccace879809b64c8b689a13418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7397e1ccace879809b64c8b689a13418">&#9670;&nbsp;</a></span>SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0020: Status and Control Register 2 </p>

</div>
</div>
<a id="af69704301d23c620abacbbdfa7caa05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69704301d23c620abacbbdfa7caa05e">&#9670;&nbsp;</a></span>SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0024: Status and Control Register 3 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:39 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
