#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 18 11:27:59 2024
# Process ID         : 36920
# Current directory  : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23128 C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.xpr
# Log file           : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/vivado.log
# Journal file       : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA\vivado.jou
# Running On         : Saraa
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27712 MB
# Available Virtual  : 13898 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/skstu/Documents/GitHub/Accel_Ruben/Nexys-A7-HW.srcs/sources_1/new/decoder.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/skstu/Documents/GitHub/Accel_Ruben/Nexys-A7-HW.srcs/sources_1/new/decoder.vhd
remove_files  C:/Users/skstu/Documents/GitHub/Accel_Ruben/Nexys-A7-HW.srcs/sources_1/new/decoder.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Users/skstu/Documents/GitHub/Accel_Ruben/Nexys-A7-HW.srcs/sources_1/new/decoder.vhd'
add_files -norecurse C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.srcs/sources_1/new/decoder.vhd
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 11:30:47 2024...
