INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/ISD-PO/Software/VHDL/Application 1 - leave alone/YODA_module_read - BRAM working/YODA_module_read.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/ISD-PO/Software/VHDL/Application 1 - leave alone/YODA_module_read - BRAM working/YODA_module_read.srcs/sources_1/new/extract_Character.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_Character
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/ISD-PO/Software/VHDL/Application 1 - leave alone/YODA_module_read - BRAM working/YODA_module_read.srcs/sources_1/new/readImage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readImage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/ISD-PO/Software/VHDL/Application 1 - leave alone/YODA_module_read - BRAM working/YODA_module_read.srcs/sources_1/new/read_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarah/Documents/1. UNIVERSITY/University/EEE4120F/ISD-PO/Software/VHDL/Application 1 - leave alone/YODA_module_read - BRAM working/YODA_module_read.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
