<?xml version="1.0" encoding="UTF-8"?>
<device name="i82576EB_v2" desc="model of Intel® i82576EB Gb Ethernet controller" documentation="Intel® i82576EB Gigabit Ethernet Controller." limitations="&lt;ul&gt;&lt;li&gt;Flow Control is unimplemented.&lt;/li&gt;&lt;li&gt;Power Management is unimplemented.&lt;/li&gt;&lt;li&gt;Load configuration from non-volatile memory is unimplemented.&lt;/li&gt;&lt;li&gt;MSI-X is unimplemented.&lt;/li&gt;&lt;li&gt;MRQC.RSSInterruptEnable not implemented.&lt;/li&gt;&lt;li&gt;Rx replication is not implemented&lt;/li&gt;&lt;li&gt;Virtualization is not implemented&lt;/li&gt;&lt;li&gt;Low Latency Interrupt filter and rate limiting is not implemented&lt;/li&gt;&lt;li&gt;IEEE1588 timestamp is not implemented in L2 EthType filter&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="csr" documentation="i82576EB Ethernet Controller Registers" byte_order="little-endian" function="0">
    <register name="algnerrc" desc="Alignment Error Count" offset="16388" size="4">
    </register>
    <register name="bprc" desc="Broadcast Packets Received Count" offset="16504" size="4">
    </register>
    <register name="bptc" desc="Broadcast Packets Transmitted Count" offset="16628" size="4">
    </register>
    <register name="cbrdpc" desc="Circuit break RX dropped packet" offset="16452" size="4">
    </register>
    <register name="cbtmpc" desc="Circuit Breaker TX manage packet count" offset="16428" size="4">
    </register>
    <register name="ccmctl" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23368" size="4">
    </register>
    <register name="colc" desc="Collision Count" offset="16424" size="4">
    </register>
    <register name="cpuvec" desc="CPU Vector" limitations="Not implemented." offset="11280" size="4">
    </register>
    <register name="crcerrs" desc="CRC Error Count" offset="16384" size="4">
    </register>
    <register name="ctrl" desc="Device Control" offset="0" size="4">
      <field name="fd" desc="Full-Duplex" msb="0" lsb="0" />
      <field name="frcdplx" desc="Force Duplex" msb="12" lsb="12" />
      <field name="frcspd" desc="Force Speed" msb="11" lsb="11" />
      <field name="md" desc="Master Disable" msb="2" lsb="2" />
      <field name="phy_rst" desc="PHY Reset" limitations="Not implemented." msb="31" lsb="31" />
      <field name="rfce" desc="Receive Flow Control Enable" limitations="Not implemented." msb="27" lsb="27" />
      <field name="speed" desc="Speed selection" msb="9" lsb="8" />
      <field name="swrst" desc="Host Software Reset" msb="26" lsb="26" />
      <field name="tfce" desc="Transmit Flow Control Enable" limitations="Not implemented." msb="28" lsb="28" />
      <field name="vme" desc="VLAN Mode Enable" msb="30" lsb="30" />
    </register>
    <register name="ctrl_ext" desc="Extended Device Control" offset="24" size="4">
      <field name="asdchk" desc="ASD Check" limitations="Not implemented." msb="12" lsb="12" />
      <field name="dma_dge" desc="Dynamic Clock Gating Enable" limitations="Not implemented." msb="19" lsb="19" />
      <field name="drv_load" desc="Driver Loaded" limitations="Not implemented." msb="28" lsb="28" />
      <field name="ee_rst" desc="EEPROM Reset" limitations="Not implemented." msb="13" lsb="13" />
      <field name="iame" desc="Interrupt Acknowledge Auto-Mask Enable" limitations="Not implemented." msb="27" lsb="27" />
      <field name="itcen" desc="Interrupt Timers Clean Enable" limitations="Not implemented." msb="29" lsb="29" />
      <field name="link_mode" desc="Link Mode" limitations="Not implemented." msb="23" lsb="22" />
      <field name="phy_pde" desc="PHY Power Down Enable" limitations="Not implemented." msb="20" lsb="20" />
      <field name="ro_dis" desc="Relaxed Ordering Disable" limitations="Not implemented." msb="17" lsb="17" />
      <field name="sd_lpe" desc="SERDES Low Power Enable" limitations="Not implemented." msb="18" lsb="18" />
      <field name="sdp2_data" desc="SDP2 Data Value" limitations="Not implemented." msb="6" lsb="6" />
      <field name="sdp2_gpien" desc="General Purpose Interrupt Detection Enable for SDP2" limitations="Not implemented." msb="2" lsb="2" />
      <field name="sdp2_iodir" desc="SDP2 Pin Directionality" limitations="Not implemented." msb="10" lsb="10" />
      <field name="sdp3_data" desc="SDP3 Data Value" limitations="Not implemented." msb="7" lsb="7" />
      <field name="sdp3_gpien" desc="General Purpose Interrupt Detection Enable for SDP3" limitations="Not implemented." msb="3" lsb="3" />
      <field name="sdp3_iodir" desc="SDP3 Pin Directionality" limitations="Not implemented." msb="11" lsb="11" />
      <field name="spd_byps" desc="Speed Select Bypass" limitations="Not implemented." msb="15" lsb="15" />
    </register>
    <register name="dbgc1" desc="Debug counter 1" offset="16648" size="4">
    </register>
    <register name="dbgc2" desc="Debug counter 2" offset="16652" size="4">
    </register>
    <register name="dbgc3" desc="Debug counter 3" offset="16656" size="4">
    </register>
    <register name="dbgc4" desc="Debug counter 4" offset="16668" size="4">
    </register>
    <register name="dc" desc="Defer Count" offset="16432" size="4">
    </register>
    <register name="dtxctl" desc="DMA TX control" limitations="Not implemented." offset="13712" size="4">
    </register>
    <register name="dtxswc" desc="DMA TX switch control" limitations="Not implemented." offset="13568" size="4">
    </register>
    <register name="dummy_3004" offset="12292" size="4">
    </register>
    <register name="ecol" desc="Excessive Collision Count" offset="16408" size="4">
    </register>
    <register name="eec" desc="EEPROM/Flash Control" offset="16" size="4">
      <field name="aupden" msb="20" lsb="20" />
      <field name="auto_rd" msb="9" lsb="9" />
      <field name="ee_addr_size" msb="10" lsb="10" />
      <field name="ee_cs" msb="1" lsb="1" />
      <field name="ee_di" msb="2" lsb="2" />
      <field name="ee_do" msb="3" lsb="3" />
      <field name="ee_gnt" msb="7" lsb="7" />
      <field name="ee_pres" msb="8" lsb="8" />
      <field name="ee_req" msb="6" lsb="6" />
      <field name="ee_size" msb="14" lsb="11" />
      <field name="ee_sk" msb="0" lsb="0" />
      <field name="fwe" msb="5" lsb="4" />
      <field name="nvadds" msb="16" lsb="15" />
      <field name="nvmtype" msb="23" lsb="23" />
    </register>
    <register name="eemngctl" desc="MNG EEPROM Control" offset="4112" size="4">
      <field name="cfg_done" msb="18" lsb="18" />
    </register>
    <register name="eerd" desc="EEPROM Read" offset="20" size="4">
      <field name="address" msb="15" lsb="2" />
      <field name="data" msb="31" lsb="16" />
      <field name="done" msb="1" lsb="1" />
      <field name="start" msb="0" lsb="0" />
    </register>
    <register name="eicr" desc="Extended Interrupt Cause" offset="5504" size="4">
    </register>
    <register name="eics" desc="Extended Interrupt Cause Set" offset="5408" size="4">
    </register>
    <register name="eims" desc="Extended Interrupt Mask Set/Read" offset="5412" size="4">
    </register>
    <register name="eitr" vsize="24" desc="Interrupt Throttle" offset="5760 5764 5768 5772 5776 5780 5784 5788 5792 5796 5800 5804 5808 5812 5816 5820 5824 5828 5832 5836 5840 5844 5848 5852" size="4">
      <field name="cntwdis" desc="Counter write disable" msb="31" lsb="31" />
      <field name="counter" desc="Interval down counter" msb="30" lsb="21" />
      <field name="interval" desc="Min inter-interrupt interval" msb="14" lsb="2" />
      <field name="llcnt" desc="LL interrupts counter" msb="20" lsb="16" />
      <field name="llien" desc="LLI moderation enable" msb="15" lsb="15" />
    </register>
    <register name="etqf" vsize="8" desc="Etype Queue Filter" offset="23728 23732 23736 23740 23744 23748 23752 23756" size="4">
      <field name="etype" msb="15" lsb="0" />
      <field name="filter_enable" msb="26" lsb="26" />
      <field name="immediate_interrupt" msb="29" lsb="29" />
      <field name="length" msb="24" lsb="20" />
      <field name="length_enable" msb="25" lsb="25" />
      <field name="queue_enable" msb="31" lsb="31" />
      <field name="rx_queue" msb="19" lsb="16" />
      <field name="time_stamp" msb="30" lsb="30" />
    </register>
    <register name="factps" desc="Function Action and Power State to MNG" limitations="Not implemented." offset="23344" size="4">
    </register>
    <register name="fcah" desc="Flow Control Address High" limitations="Not implemented." offset="44" size="4">
    </register>
    <register name="fcal" desc="Flow Control Address Low" limitations="Not implemented." offset="40" size="4">
    </register>
    <register name="fcrth" desc="Flow Control Receive Threshold High" offset="8552" size="4">
      <field name="b31" desc="XON Enable" limitations="Not implemented." msb="31" lsb="31" />
      <field name="rt" desc="Receive Threshold Value" limitations="Not implemented." msb="15" lsb="4" />
    </register>
    <register name="fcrtl" desc="Flow Control Receive Threshold Low" offset="8544" size="4">
      <field name="b31" desc="XON Enable" limitations="Not implemented." msb="31" lsb="31" />
      <field name="rt" desc="Receive Threshold Value" limitations="Not implemented." msb="15" lsb="4" />
    </register>
    <register name="fcruc" desc="FC Received Unsupported Count" offset="16472" size="4">
    </register>
    <register name="fct" desc="Flow Control Type" limitations="Not implemented." offset="48" size="4">
    </register>
    <register name="fcttv" desc="Flow Control Transmit Timer Value" limitations="Not implemented." offset="368" size="4">
    </register>
    <register name="fflt" vsize="4" desc="Flexible Filter Length Table" limitations="Not implemented." offset="24320 24328 24336 24344" size="4">
    </register>
    <register name="ffmt" vsize="128" desc="Flexible Filter Mask Table" limitations="Not implemented." offset="36864 36872 36880 36888 36896 36904 36912 36920 36928 36936 36944 36952 36960 36968 36976 36984 36992 37000 37008 37016 37024 37032 37040 37048 37056 37064 37072 37080 37088 37096 37104 37112 37120 37128 37136 37144 37152 37160 37168 37176 37184 37192 37200 37208 37216 37224 37232 37240 37248 37256 37264 37272 37280 37288 37296 37304 37312 37320 37328 37336 37344 37352 37360 37368 37376 37384 37392 37400 37408 37416 37424 37432 37440 37448 37456 37464 37472 37480 37488 37496 37504 37512 37520 37528 37536 37544 37552 37560 37568 37576 37584 37592 37600 37608 37616 37624 37632 37640 37648 37656 37664 37672 37680 37688 37696 37704 37712 37720 37728 37736 37744 37752 37760 37768 37776 37784 37792 37800 37808 37816 37824 37832 37840 37848 37856 37864 37872 37880" size="4">
    </register>
    <register name="ffvt" vsize="128" desc="Flexible Filter Value Table" limitations="Not implemented." offset="38912 38920 38928 38936 38944 38952 38960 38968 38976 38984 38992 39000 39008 39016 39024 39032 39040 39048 39056 39064 39072 39080 39088 39096 39104 39112 39120 39128 39136 39144 39152 39160 39168 39176 39184 39192 39200 39208 39216 39224 39232 39240 39248 39256 39264 39272 39280 39288 39296 39304 39312 39320 39328 39336 39344 39352 39360 39368 39376 39384 39392 39400 39408 39416 39424 39432 39440 39448 39456 39464 39472 39480 39488 39496 39504 39512 39520 39528 39536 39544 39552 39560 39568 39576 39584 39592 39600 39608 39616 39624 39632 39640 39648 39656 39664 39672 39680 39688 39696 39704 39712 39720 39728 39736 39744 39752 39760 39768 39776 39784 39792 39800 39808 39816 39824 39832 39840 39848 39856 39864 39872 39880 39888 39896 39904 39912 39920 39928" size="4">
    </register>
    <register name="fla" desc="Flash Access" limitations="Not implemented." offset="28" size="4">
    </register>
    <register name="fwsm" desc="Firmware Semaphore" limitations="Not implemented." offset="23380" size="4">
    </register>
    <register name="gcr" desc="PCIe Control" limitations="Not implemented." offset="23296" size="4">
    </register>
    <register name="gioanactl0" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23348" size="4">
    </register>
    <register name="gioanactl1" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23352" size="4">
    </register>
    <register name="gioanactl2" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23356" size="4">
    </register>
    <register name="gioanactl3" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23360" size="4">
    </register>
    <register name="gioanactlall" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23364" size="4">
    </register>
    <register name="gorch" desc="Good Octets Received Count High" offset="16524" size="4">
    </register>
    <register name="gorcl" desc="Good Octets Received Count Low" offset="16520" size="4">
    </register>
    <register name="gotch" desc="Good Octets Transmitted Count High" offset="16532" size="4">
    </register>
    <register name="gotcl" desc="Good Octets Transmitted Count Low" offset="16528" size="4">
    </register>
    <register name="gpie" desc="General Purpose Interrupt Enable" offset="5396" size="4">
      <field name="eiame" desc="Extended Interrupt Auto Mask Enable" msb="30" lsb="30" />
      <field name="ll_interval" desc="LLI credit increment rate" msb="11" lsb="7" />
      <field name="multiple_msix" desc="Multi- or single MSI-X vectors" msb="4" lsb="4" />
      <field name="nsicr" desc="Non selective interrupt clear on read" msb="0" lsb="0" />
      <field name="pba_support" desc="PBA support" msb="31" lsb="31" />
    </register>
    <register name="gprc" desc="Good Packets Received Count" offset="16500" size="4">
    </register>
    <register name="gptc" desc="Good Packets Transmitted Count" offset="16512" size="4">
    </register>
    <register name="gscl_1" desc="PCIe Statistics Control #1" limitations="Not implemented." offset="23312" size="4">
    </register>
    <register name="gscl_2" desc="PCIe Statistics Control #2" limitations="Not implemented." offset="23316" size="4">
    </register>
    <register name="gscl_3" desc="PCIe Statistics Control #3" limitations="Not implemented." offset="23320" size="4">
    </register>
    <register name="gscl_4" desc="PCIe Statistics Control #4" limitations="Not implemented." offset="23324" size="4">
    </register>
    <register name="gscn_0" desc="PCIe Counter #0" limitations="Not implemented." offset="23328" size="4">
    </register>
    <register name="gscn_1" desc="PCIe Counter #1" limitations="Not implemented." offset="23332" size="4">
    </register>
    <register name="gscn_2" desc="PCIe Counter #2" limitations="Not implemented." offset="23336" size="4">
    </register>
    <register name="gscn_3" desc="PCIe Counter #3" limitations="Not implemented." offset="23340" size="4">
    </register>
    <register name="hgorch" desc="Host good octets received count (hi)" offset="16684" size="4">
    </register>
    <register name="hgorcl" desc="Host good octets received count (lo)" offset="16680" size="4">
    </register>
    <register name="hgotch" desc="Host good octets transmitted count (hi)" offset="16692" size="4">
    </register>
    <register name="hgotcl" desc="Host good octets transmitted count (lo)" offset="16688" size="4">
    </register>
    <register name="hgptc" desc="Host good packets transmitted count" offset="16664" size="4">
    </register>
    <register name="htcbdpc" desc="Host tx circuit breaker dropped packets count" offset="16676" size="4">
    </register>
    <register name="htdpmc" desc="Host Transmit Discard Packets by MAC Count" offset="16444" size="4">
    </register>
    <register name="iac" desc="Interrupt Assertion Count" offset="16640" size="4">
    </register>
    <register name="iam" desc="Interrupt Acknowledge Auto Mask" offset="224" size="4">
    </register>
    <register name="icr" desc="Interrupt Cause Read" offset="192" size="4">
    </register>
    <register name="ics" desc="Interrupt Cause Set" offset="200" size="4">
    </register>
    <register name="imc" desc="Interrupt Mask Clear" offset="216" size="4">
    </register>
    <register name="ims" desc="Interrupt Mask Set/Read" offset="208" size="4">
    </register>
    <register name="ip4at" vsize="4" desc="IPv4 Address Table" limitations="Not implemented." offset="22592 22600 22608 22616" size="4">
    </register>
    <register name="ip6at" vsize="4" desc="IPv6 Address Table" limitations="Not implemented." offset="22656 22660 22664 22668" size="4">
    </register>
    <register name="ipav" desc="IP Address Valid" offset="22584" size="4">
      <field name="v40" desc="IPv4 Address 0~3 Valid" limitations="Not implemented." msb="3" lsb="0" />
      <field name="v60" desc="IPv6 Address Valid" limitations="Not implemented." msb="16" lsb="16" />
    </register>
    <register name="itr" desc="Interrupt Throttling Rate" offset="196" size="4">
      <field name="interval" desc="Minimum inter-interrupt interval" msb="15" lsb="0" />
    </register>
    <register name="ivar" vsize="32" desc="Vector allocation" offset="5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919" size="1">
      <field name="alloc" msb="4" lsb="0" />
      <field name="valid" msb="7" lsb="7" />
    </register>
    <register name="kumctrlsta" desc="GLCI Control and Status Register (the 631xESB/632xESB)" limitations="Not implemented." offset="52" size="4">
    </register>
    <register name="latecol" desc="Late Collision Count" offset="16416" size="4">
    </register>
    <register name="ledctl" desc="LED Control" limitations="Not implemented." offset="3584" size="4">
    </register>
    <register name="lenerrs" desc="Length errors count" offset="16696" size="4">
    </register>
    <register name="lpic" desc="Low Power IDLE control" offset="252" size="4">
    </register>
    <register name="manc" desc="Management Control" limitations="Not implemented." offset="22560" size="4">
    </register>
    <register name="mcc" desc="Multiple Collision Count" offset="16412" size="4">
    </register>
    <register name="mdic" desc="MDI Control" offset="32" size="4">
      <field name="data" desc="MDIO Data" msb="15" lsb="0" />
      <field name="e" desc="Error" msb="30" lsb="30" />
      <field name="ie" desc="Interrupt Enable" msb="29" lsb="29" />
      <field name="op" desc="Opcode" msb="27" lsb="26" />
      <field name="phya" desc="PHY Address" msb="25" lsb="21" />
      <field name="r" desc="Ready" msb="28" lsb="28" />
      <field name="rega" desc="PHY Register Address" msb="20" lsb="16" />
    </register>
    <register name="mngpdc" desc="Management Packets Dropped Count" offset="16568" size="4">
    </register>
    <register name="mngprc" desc="Management Packets Received Count" offset="16564" size="4">
    </register>
    <register name="mngptc" desc="Management Packets Transmitted Count" offset="16572" size="4">
    </register>
    <register name="mpc" desc="Missed Packets Count" offset="16400" size="4">
    </register>
    <register name="mprc" desc="Multicast Packets Received Count" offset="16508" size="4">
    </register>
    <register name="mptc" desc="Multicast Packets Transmitted Count" offset="16624" size="4">
    </register>
    <register name="mrqc" desc="Multiple Receive Queues Command" offset="22552" size="4">
      <field name="mrqe" desc="Multiple Receive Queues Enable" msb="1" lsb="0" />
      <field name="rssfe" desc="RSS Field Enable" msb="21" lsb="16" />
      <field name="rssie" limitations="Not implemented." msb="2" lsb="2" />
    </register>
    <register name="mta" vsize="128" desc="Multicast Table Array" offset="20992 20996 21000 21004 21008 21012 21016 21020 21024 21028 21032 21036 21040 21044 21048 21052 21056 21060 21064 21068 21072 21076 21080 21084 21088 21092 21096 21100 21104 21108 21112 21116 21120 21124 21128 21132 21136 21140 21144 21148 21152 21156 21160 21164 21168 21172 21176 21180 21184 21188 21192 21196 21200 21204 21208 21212 21216 21220 21224 21228 21232 21236 21240 21244 21248 21252 21256 21260 21264 21268 21272 21276 21280 21284 21288 21292 21296 21300 21304 21308 21312 21316 21320 21324 21328 21332 21336 21340 21344 21348 21352 21356 21360 21364 21368 21372 21376 21380 21384 21388 21392 21396 21400 21404 21408 21412 21416 21420 21424 21428 21432 21436 21440 21444 21448 21452 21456 21460 21464 21468 21472 21476 21480 21484 21488 21492 21496 21500" size="4">
    </register>
    <register name="pb_ecc" desc="Packet Buffer ECC" limitations="Not implemented." offset="4352" size="4">
    </register>
    <register name="pba" desc="Packet Buffer Allocation" offset="4096" size="4">
      <field name="rxa" desc="Receive Packet Buffer Allocation" limitations="Not implemented." msb="15" lsb="0" />
      <field name="txa" desc="Transmit Packet Buffer Allocation" limitations="Not implemented." msb="20" lsb="16" />
    </register>
    <register name="prc1023" desc="Packets Received (512-1023 Bytes) Count" offset="16492" size="4">
    </register>
    <register name="prc127" desc="Packets Received (65-127 Bytes) Count" offset="16480" size="4">
    </register>
    <register name="prc1522" desc="Packets Received (1024-Max Bytes) Count" offset="16496" size="4">
    </register>
    <register name="prc255" desc="Packets Received (128-255 Bytes) Count" offset="16484" size="4">
    </register>
    <register name="prc511" desc="Packets Received (256-511 Bytes) Count" offset="16488" size="4">
    </register>
    <register name="prc64" desc="Packets Received (64 Bytes) Count" offset="16476" size="4">
    </register>
    <register name="psrtype" vsize="8" desc="Packet Split Receive Type" offset="21632 21636 21640 21644 21648 21652 21656 21660" size="4">
    </register>
    <register name="ptc1023" desc="Packets Transmitted (512-1023 Bytes) Count" offset="16616" size="4">
    </register>
    <register name="ptc127" desc="Packets Transmitted (65-127 Bytes) Count" offset="16604" size="4">
    </register>
    <register name="ptc1522" desc="Packets Transmitted (1024-Max Bytes) Count" offset="16620" size="4">
    </register>
    <register name="ptc255" desc="Packets Transmitted (128-255 Bytes) Count" offset="16608" size="4">
    </register>
    <register name="ptc511" desc="Packets Transmitted (256-511 Bytes) Count" offset="16612" size="4">
    </register>
    <register name="ptc64" desc="Packets Transmitted (64 Bytes) Count" offset="16600" size="4">
    </register>
    <group name="ra" vsize="16">
      <register name="high" desc="Receive Address High" offset="21508 21516 21524 21532 21540 21548 21556 21564 21572 21580 21588 21596 21604 21612 21620 21628" size="4">
        <field name="asel" desc="Address Select" msb="17" lsb="16" />
        <field name="av" desc="Address Valid" msb="31" lsb="31" />
        <field name="rah" desc="Receive Address High" msb="15" lsb="0" />
      </register>
      <register name="low" desc="Receive Address Low" offset="21504 21512 21520 21528 21536 21544 21552 21560 21568 21576 21584 21592 21600 21608 21616 21624" size="4">
      </register>
    </group>
    <group name="ra2" vsize="8">
      <register name="high" desc="Receive Address High" offset="21732 21740 21748 21756 21764 21772 21780 21788" size="4">
        <field name="asel" desc="Address Select" msb="17" lsb="16" />
        <field name="av" desc="Address Valid" msb="31" lsb="31" />
        <field name="rah" desc="Receive Address High" msb="15" lsb="0" />
      </register>
      <register name="low" desc="Receive Address Low" offset="21728 21736 21744 21752 21760 21768 21776 21784" size="4">
      </register>
    </group>
    <register name="rctl" desc="Receive Control" offset="256" size="4">
      <field name="bam" desc="Broadcast Accept Mode" msb="15" lsb="15" />
      <field name="bsize" desc="Receive Buffer Size" msb="17" lsb="16" />
      <field name="cfi" desc="Canonical Form Indicator Bit Value" msb="20" lsb="20" />
      <field name="cfien" desc="Canonical Form Indicator Enable" msb="19" lsb="19" />
      <field name="dpf" desc="Discard Pause Frames" limitations="Not implemented." msb="22" lsb="22" />
      <field name="en" desc="Receiver Enable" msb="1" lsb="1" />
      <field name="lbm" desc="Loopback Mode" limitations="Not implemented." msb="7" lsb="6" />
      <field name="lpe" desc="Long Packet Reception Enabled" msb="5" lsb="5" />
      <field name="mo" desc="Multicast Offset" msb="13" lsb="12" />
      <field name="mpe" desc="Multicast Promiscuous Enabled" msb="4" lsb="4" />
      <field name="pmcf" desc="Pass MAC Control Frame" limitations="Not implemented." msb="23" lsb="23" />
      <field name="psp" desc="Pad Small Receive Packets" limitations="Not implemented." msb="21" lsb="21" />
      <field name="sbp" desc="Store Bad Packets" msb="2" lsb="2" />
      <field name="secrc" desc="Strip Ethernet CRC from incoming Packet" msb="26" lsb="26" />
      <field name="upe" desc="Unicast Promiscuous Enabled" msb="3" lsb="3" />
      <field name="vfe" desc="VLAN Filter Enable" msb="18" lsb="18" />
    </register>
    <register name="reta" vsize="128" desc="Redirection Table" offset="23552 23553 23554 23555 23556 23557 23558 23559 23560 23561 23562 23563 23564 23565 23566 23567 23568 23569 23570 23571 23572 23573 23574 23575 23576 23577 23578 23579 23580 23581 23582 23583 23584 23585 23586 23587 23588 23589 23590 23591 23592 23593 23594 23595 23596 23597 23598 23599 23600 23601 23602 23603 23604 23605 23606 23607 23608 23609 23610 23611 23612 23613 23614 23615 23616 23617 23618 23619 23620 23621 23622 23623 23624 23625 23626 23627 23628 23629 23630 23631 23632 23633 23634 23635 23636 23637 23638 23639 23640 23641 23642 23643 23644 23645 23646 23647 23648 23649 23650 23651 23652 23653 23654 23655 23656 23657 23658 23659 23660 23661 23662 23663 23664 23665 23666 23667 23668 23669 23670 23671 23672 23673 23674 23675 23676 23677 23678 23679" size="1">
      <field name="qidx" desc="Queue Index" msb="3" lsb="0" />
    </register>
    <register name="rfc" desc="Received Fragment Count" offset="16552" size="4">
    </register>
    <register name="rfctl" desc="Receive Filter Control" offset="20488" size="4">
      <field name="ipfrsp_dis" desc="IP Fragment Split Disable" msb="14" lsb="14" />
      <field name="ipv6_dis" desc="IPv6 Disable" limitations="Not implemented." msb="10" lsb="10" />
      <field name="ipv6xsum_dis" desc="IPv6 Xsum Disable" limitations="Not implemented." msb="11" lsb="11" />
      <field name="lef" desc="Forward Length Error Packet" limitations="Not implemented." msb="18" lsb="18" />
      <field name="nfs_ver" desc="NFS Version" msb="9" lsb="8" />
      <field name="nfsr_dis" desc="NFS Read Disable" msb="7" lsb="7" />
      <field name="nfsw_dis" desc="NFS Write Disable" msb="6" lsb="6" />
      <field name="synqfp" desc="5-tuple/SYN filter priority" limitations="Not implemented." msb="19" lsb="19" />
    </register>
    <register name="rjc" desc="Received Jabber Count" offset="16560" size="4">
    </register>
    <register name="rlec" desc="Receive Length Error" offset="16448" size="4">
    </register>
    <register name="rlpml" desc="RX long packet max length" limitations="Not implemented." offset="20484" size="4">
    </register>
    <register name="rnbc" desc="Received No Buffer Count" offset="16544" size="4">
    </register>
    <register name="roc" desc="Received Oversize Count" offset="16556" size="4">
    </register>
    <register name="rplolr" desc="Replication offload" limitations="Not implemented." offset="23280" size="4">
    </register>
    <register name="rpthc" desc="Rx packets to host count" offset="16644" size="4">
    </register>
    <register name="rqdpc" vsize="16" desc="rx queue drop packet cnt" limitations="Not implemented." offset="49200 49264 49328 49392 49456 49520 49584 49648 49712 49776 49840 49904 49968 50032 50096 50160" size="4">
    </register>
    <register name="rsctfc" desc="TCP Segmentation Count Tx Fail Count" offset="16636" size="4">
    </register>
    <register name="rssim" desc="RSS Interrupt Mask" limitations="Not implemented." offset="22628" size="4">
    </register>
    <register name="rssir" desc="RSS Interrupt Request" limitations="Not implemented." offset="22632" size="4">
    </register>
    <register name="rssrk" vsize="40" desc="RSS Random Key" offset="23680 23681 23682 23683 23684 23685 23686 23687 23688 23689 23690 23691 23692 23693 23694 23695 23696 23697 23698 23699 23700 23701 23702 23703 23704 23705 23706 23707 23708 23709 23710 23711 23712 23713 23714 23715 23716 23717 23718 23719" size="1">
    </register>
    <register name="ruc" desc="Received Undersize Count" offset="16548" size="4">
    </register>
    <group name="rx_queue" vsize="16">
      <register name="rdbah" desc="Receive Descriptor Base High" offset="49156 49220 49284 49348 49412 49476 49540 49604 49668 49732 49796 49860 49924 49988 50052 50116" size="4">
      </register>
      <register name="rdbal" desc="Receive Descriptor Base Low" offset="49152 49216 49280 49344 49408 49472 49536 49600 49664 49728 49792 49856 49920 49984 50048 50112" size="4">
      </register>
      <register name="rdh" desc="Receive Descriptor Header" offset="49168 49232 49296 49360 49424 49488 49552 49616 49680 49744 49808 49872 49936 50000 50064 50128" size="4">
      </register>
      <register name="rdlen" desc="Receive Descriptor Length" offset="49160 49224 49288 49352 49416 49480 49544 49608 49672 49736 49800 49864 49928 49992 50056 50120" size="4">
      </register>
      <register name="rdt" desc="Receive Descriptor Tail" offset="49176 49240 49304 49368 49432 49496 49560 49624 49688 49752 49816 49880 49944 50008 50072 50136" size="4">
      </register>
      <register name="rxdctl" desc="Receive Descriptor Control" offset="49192 49256 49320 49384 49448 49512 49576 49640 49704 49768 49832 49896 49960 50024 50088 50152" size="4">
        <field name="en" desc="Enabled" msb="25" lsb="25" />
        <field name="hthresh" desc="Host Threshold" msb="12" lsb="8" />
        <field name="pthresh" desc="Prefetch Threshold" msb="4" lsb="0" />
        <field name="swflush" desc="Receive Software Flush" msb="26" lsb="26" />
        <field name="wthresh" desc="write-back Threshold" msb="20" lsb="16" />
      </register>
      <register name="srrctl" desc="Split and Replication Rx Control" offset="49164 49228 49292 49356 49420 49484 49548 49612 49676 49740 49804 49868 49932 49996 50060 50124" size="4">
        <field name="bszhdr" desc="RX Buffer size for header buffer" msb="11" lsb="8" />
        <field name="bszpkt" desc="RX Buffer size" msb="6" lsb="0" />
        <field name="desctype" desc="rx descriptor type" msb="27" lsb="25" />
        <field name="drop_en" desc="Drop_En" msb="31" lsb="31" />
        <field name="rdmts" desc="RX desc min threshold size" msb="24" lsb="20" />
      </register>
    </group>
    <group name="rx_queue_alias" vsize="4">
      <register name="rdbah" offset="10244 10500 10756 11012" size="4">
      </register>
      <register name="rdbal" offset="10240 10496 10752 11008" size="4">
      </register>
      <register name="rdh" offset="10256 10512 10768 11024" size="4">
      </register>
      <register name="rdlen" offset="10248 10504 10760 11016" size="4">
      </register>
      <register name="rdt" offset="10264 10520 10776 11032" size="4">
      </register>
      <register name="rxdctl" offset="10280 10536 10792 11048" size="4">
      </register>
      <register name="srrctl" offset="10252 10508 10764 11020" size="4">
      </register>
    </group>
    <register name="rxcfgl" desc="RX Ethertype and Message Type" offset="46644" size="4">
      <field name="ptpl2" desc="PTP L2 EtherType to Time Stamp" msb="15" lsb="0" />
      <field name="v1" desc="V1 Control to Time Stamp" msb="23" lsb="16" />
      <field name="v2" desc="V2 MessageId to Time Stamp" msb="31" lsb="24" />
    </register>
    <register name="rxcsum" desc="Receive Checksum Control" offset="20480" size="4">
      <field name="ipofld" desc="IP Checksum Off-load Enable" msb="8" lsb="8" />
      <field name="pcss" desc="Packet Checksum Start" msb="7" lsb="0" />
      <field name="tuofld" desc="TCP/UDP Checksum Off-load Enable" msb="9" lsb="9" />
    </register>
    <register name="rxcw" desc="Receive Configuration Word" limitations="Not implemented." offset="384" size="4">
    </register>
    <register name="rxdmtc" desc="RX descriptor minimum threshold count" offset="16672" size="4">
    </register>
    <register name="rxerrc" desc="RX Error Count" offset="16396" size="4">
    </register>
    <register name="rxpbs" desc="RX Packet buffer size" offset="9220" size="4">
    </register>
    <register name="rxsatrh" desc="RX Time Stamp Attributes High" offset="46640" size="4">
      <field name="sequenceid" desc="Sequence ID" msb="31" lsb="16" />
      <field name="sourceidh" desc="Source UUID High" msb="15" lsb="0" />
    </register>
    <register name="rxsatrl" desc="RX Time Stamp Attributes Low" offset="46636" size="4">
    </register>
    <register name="rxstmph" desc="RX Time Stamp High" offset="46632" size="4">
    </register>
    <register name="rxstmpl" desc="RX Time Stamp Low" offset="46628" size="4">
    </register>
    <register name="rxudp" desc="RX UDP Port" offset="46648" size="4">
      <field name="uport" desc="UDP Port Number to Time Stamp" msb="15" lsb="0" />
    </register>
    <register name="scc" desc="Single Collision Count" offset="16404" size="4">
    </register>
    <register name="scctl" desc="Serdes/CCM/PCIe CSR" limitations="Not implemented." offset="23372" size="4">
    </register>
    <register name="sec" desc="Sequence Error Count" offset="16440" size="4">
    </register>
    <register name="serdesctl" desc="Serdes_ana" limitations="Not implemented." offset="36" size="4">
    </register>
    <register name="status" desc="Device Status" offset="8" size="4">
      <field name="asdv" desc="Auto Speed Detection Value" msb="9" lsb="8" />
      <field name="fd" desc="Full Duplex" msb="0" lsb="0" />
      <field name="lan_id" desc="LAN Identifier" msb="3" lsb="2" />
      <field name="lu" desc="Link Up" msb="1" lsb="1" />
      <field name="mes" desc="Master Enable Status" msb="19" lsb="19" />
      <field name="phyra" desc="PHY Reset Asserted" msb="10" lsb="10" />
      <field name="speed" desc="Link Speed Setting" msb="7" lsb="6" />
      <field name="tbimode" desc="TBI Mode - Internal SerDes Indication" msb="5" lsb="5" />
      <field name="txoff" desc="Transmit Paused" msb="4" lsb="4" />
    </register>
    <register name="strap" desc="Strapping Option" offset="12" size="4">
    </register>
    <register name="sw_fw_sync" desc="Software/Firmware Synchronization" limitations="Not implemented." offset="23388" size="4">
    </register>
    <register name="swsm" desc="Software Semaphore" limitations="Not implemented." offset="23376" size="4">
    </register>
    <register name="symerrs" desc="Symbol Error Count" offset="16392" size="4">
    </register>
    <register name="systimh" desc="System Time Register High" offset="46596" size="4">
    </register>
    <register name="systiml" desc="System Time Register Low" offset="46592" size="4">
    </register>
    <register name="tctl" desc="Transmit Control" offset="1024" size="4">
      <field name="bst" desc="Back-Off Slot Time" msb="21" lsb="12" />
      <field name="ct" desc="Collision Threshold" msb="11" lsb="4" />
      <field name="en" desc="Transmit Enable" msb="1" lsb="1" />
      <field name="psp" desc="Pad Short Packets" msb="3" lsb="3" />
      <field name="rtlc" desc="Re-transmit on Late Collision" limitations="Not implemented." msb="24" lsb="24" />
      <field name="swxoff" desc="Software XOFF Transmission" limitations="Not implemented." msb="22" lsb="22" />
    </register>
    <register name="tctl_ext" desc="Transmit Control Extended" offset="1028" size="4">
      <field name="cold" desc="Collision Distance" msb="19" lsb="10" />
    </register>
    <register name="timadjh" desc="Time Adjustment Offset Register High" limitations="Not implemented." offset="46608" size="4">
      <field name="sign" desc="Sign" msb="31" lsb="31" />
      <field name="tadjh" desc="Time Adjustment Value High" msb="30" lsb="0" />
    </register>
    <register name="timadjl" desc="Time Adjustment Offset Register Low" limitations="Not implemented." offset="46604" size="4">
    </register>
    <register name="timinca" desc="Increment Attributes Register" offset="46600" size="4">
      <field name="ip" desc="Increment Period" msb="31" lsb="24" />
      <field name="iv" desc="Increment Value" msb="23" lsb="0" />
    </register>
    <register name="tipg" desc="Transmit IPG" limitations="Not implemented." offset="1040" size="4">
    </register>
    <register name="tncrs" desc="Transmit - NO CRS" offset="16436" size="4">
    </register>
    <register name="torh" desc="Total Octets Received High" offset="16580" size="4">
    </register>
    <register name="torl" desc="Total Octets Received Low" offset="16576" size="4">
    </register>
    <register name="toth" desc="Total Octets Transmitted High" offset="16588" size="4">
    </register>
    <register name="totl" desc="Total Octets Transmitted Low" offset="16584" size="4">
    </register>
    <register name="tpr" desc="Total Packets Received" offset="16592" size="4">
    </register>
    <register name="tpt" desc="Total Packets Transmitted" offset="16596" size="4">
    </register>
    <register name="tsctc" desc="TCP Segmentation Context Transmitted Count" offset="16632" size="4">
    </register>
    <register name="tsyncrxctl" desc="RX Time Sync Control Register" offset="46624" size="4">
      <field name="en" desc="Enable RX Time Stamp" msb="4" lsb="4" />
      <field name="rxtt" desc="RX Time Stamp Valid" msb="0" lsb="0" />
      <field name="type" desc="Type" msb="3" lsb="1" />
    </register>
    <register name="tsynctxctl" desc="TX Time Sync Control Register" offset="46612" size="4">
      <field name="en" desc="Enable TX Timestamp" msb="4" lsb="4" />
      <field name="sequenceid" desc="Sequence ID" msb="31" lsb="16" />
      <field name="txtt" desc="TX Time Stamp Valid" msb="0" lsb="0" />
    </register>
    <group name="tx_queue" vsize="4">
      <register name="tdbah" desc="Transmit Descriptor Base High" offset="57348 57412 57476 57540" size="4">
      </register>
      <register name="tdbal" desc="Transmit Descriptor Base Low" offset="57344 57408 57472 57536" size="4">
      </register>
      <register name="tdh" desc="Transmit Descriptor Header" offset="57360 57424 57488 57552" size="4">
      </register>
      <register name="tdlen" desc="Transmit Descriptor Length" offset="57352 57416 57480 57544" size="4">
      </register>
      <register name="tdt" desc="Transmit Descriptor Tail" offset="57368 57432 57496 57560" size="4">
      </register>
      <register name="txdctl" desc="Transmit Descriptor Control" offset="57384 57448 57512 57576" size="4">
        <field name="enable" desc="Tx queue enable" msb="25" lsb="25" />
        <field name="hthresh" desc="Host Threshold" limitations="Not implemented." msb="12" lsb="8" />
        <field name="pthresh" desc="Prefetch Threshold" limitations="Not implemented." msb="4" lsb="0" />
        <field name="swflsh" desc="Tx software flush" limitations="Not implemented." msb="26" lsb="26" />
        <field name="wthresh" desc="Write Back Threshold" limitations="Not implemented." msb="20" lsb="16" />
      </register>
    </group>
    <group name="tx_queue_alias" vsize="4">
      <register name="tdbah" offset="14340 14596 14852 15108" size="4">
      </register>
      <register name="tdbal" offset="14336 14592 14848 15104" size="4">
      </register>
      <register name="tdh" offset="14352 14608 14864 15120" size="4">
      </register>
      <register name="tdlen" offset="14344 14600 14856 15112" size="4">
      </register>
      <register name="tdt" offset="14360 14616 14872 15128" size="4">
      </register>
      <register name="txdctl" offset="14376 14632 14888 15144" size="4">
      </register>
    </group>
    <register name="txcw" desc="Transmit Configuration Word" limitations="Not implemented." offset="376" size="4">
    </register>
    <register name="txpbs" desc="TX packet buffer size" offset="13316" size="4">
      <field name="pbsize" desc="Packet Buffer Size" limitations="Not implemented." msb="5" lsb="0" />
    </register>
    <register name="txstmph" desc="TX Time Stamp High" offset="46620" size="4">
    </register>
    <register name="txstmpl" desc="TX Time Stamp Low" offset="46616" size="4">
    </register>
    <register name="vet" desc="VLAN Ether Type" offset="56" size="4">
    </register>
    <register name="vfta" vsize="128" desc="VLAN Filter Table Array" offset="22016 22020 22024 22028 22032 22036 22040 22044 22048 22052 22056 22060 22064 22068 22072 22076 22080 22084 22088 22092 22096 22100 22104 22108 22112 22116 22120 22124 22128 22132 22136 22140 22144 22148 22152 22156 22160 22164 22168 22172 22176 22180 22184 22188 22192 22196 22200 22204 22208 22212 22216 22220 22224 22228 22232 22236 22240 22244 22248 22252 22256 22260 22264 22268 22272 22276 22280 22284 22288 22292 22296 22300 22304 22308 22312 22316 22320 22324 22328 22332 22336 22340 22344 22348 22352 22356 22360 22364 22368 22372 22376 22380 22384 22388 22392 22396 22400 22404 22408 22412 22416 22420 22424 22428 22432 22436 22440 22444 22448 22452 22456 22460 22464 22468 22472 22476 22480 22484 22488 22492 22496 22500 22504 22508 22512 22516 22520 22524" size="4">
    </register>
    <register name="vmolr" vsize="8" desc="VM Offload Engine" limitations="Not implemented." offset="23248 23252 23256 23260 23264 23268 23272 23276" size="4">
    </register>
    <register name="vt_ctl" desc="Next gen VMDq control" limitations="Not implemented." offset="22556" size="4">
    </register>
    <register name="wuc" desc="Wakeup Control" limitations="Not implemented." offset="22528" size="4">
    </register>
    <register name="wufc" desc="Wakeup Filter Control" limitations="Not implemented." offset="22536" size="4">
    </register>
    <register name="wupl" desc="Wakeup Packet Length" limitations="Not implemented." offset="22784" size="4">
    </register>
    <register name="wupm" vsize="32" desc="Wakeup Packet Memory" limitations="Not implemented." offset="23040 23044 23048 23052 23056 23060 23064 23068 23072 23076 23080 23084 23088 23092 23096 23100 23104 23108 23112 23116 23120 23124 23128 23132 23136 23140 23144 23148 23152 23156 23160 23164" size="4">
    </register>
    <register name="wus" desc="Wakeup Status" offset="22544" size="4">
    </register>
    <register name="xoffrxc" desc="XOFF Received Count" offset="16464" size="4">
    </register>
    <register name="xofftxc" desc="XOFF Transmitted Count" offset="16468" size="4">
    </register>
    <register name="xonrxc" desc="XON Received Count" offset="16456" size="4">
    </register>
    <register name="xontxc" desc="XON Transmitted Count" offset="16460" size="4">
    </register>
  </bank>
  <bank name="io_mapped" documentation="I/O-Mapped Access to Internal Registers and Memory" byte_order="little-endian" function="1">
    <register name="addr" desc="Address Register" offset="0" size="4">
    </register>
    <register name="data" desc="Data Register" offset="4" size="4">
    </register>
    <register name="rsv" vsize="6" desc="Reserved Registers" offset="8 12 16 20 24 28" size="4">
    </register>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="aer_cap_control" documentation="Advanced Error Capabilities and Control" offset="280" size="4">
      <field name="ecrccc" desc="ECRC Check Capable" msb="7" lsb="7" />
      <field name="ecrcce" desc="ECRC Check Enable" msb="8" lsb="8" />
      <field name="ecrcgc" desc="ECRC Generation Capable" msb="5" lsb="5" />
      <field name="ecrcge" desc="ECRC Generation Enable" msb="6" lsb="6" />
      <field name="fep" desc="First Error Pointer" msb="4" lsb="0" />
      <field name="mhrc" desc="Multiple Header Recording Capable" msb="9" lsb="9" />
      <field name="mhre" desc="Multiple Header Recording Enable" msb="10" lsb="10" />
      <field name="tplp" desc="TLP Prefix Log Present" msb="11" lsb="11" />
    </register>
    <register name="aer_capability_header" documentation="Capability Header" offset="256" size="4">
      <field name="id" desc="Capability ID" msb="15" lsb="0" />
      <field name="next_ptr" desc="Next Capability Offset" msb="31" lsb="20" />
      <field name="version" desc="Capability Version" msb="19" lsb="16" />
    </register>
    <register name="aer_corr_error_mask" documentation="Correctable Error Mask" offset="276" size="4">
      <field name="anfem" desc="Advisory Non-Fatal Error Mask" msb="13" lsb="13" />
      <field name="bdllpm" desc="Bad DLLP Mask" msb="7" lsb="7" />
      <field name="btlpm" desc="Bad TLP Mask" msb="6" lsb="6" />
      <field name="rem" desc="Receiver Error Mask" msb="0" lsb="0" />
      <field name="rnrm" desc="REPLAY_NUM Rollover Mask" msb="8" lsb="8" />
      <field name="rttm" desc="Replay Timer Timeout Mask" msb="12" lsb="12" />
    </register>
    <register name="aer_corr_error_status" documentation="Correctable Error Status" offset="272" size="4">
      <field name="anfes" desc="Advisory Non-Fatal Error Status" msb="13" lsb="13" />
      <field name="bdllps" desc="Bad DLLP Status" msb="7" lsb="7" />
      <field name="btlps" desc="Bad TLP Status" msb="6" lsb="6" />
      <field name="res" desc="Receiver Error Status" msb="0" lsb="0" />
      <field name="rnrs" desc="REPLAY_NUM Rollover Status" msb="8" lsb="8" />
      <field name="rtts" desc="Replay Timer Timeout Status" msb="12" lsb="12" />
    </register>
    <register name="aer_error_source_id" documentation="Error Source Identification" offset="308" size="4">
      <field name="ecsi" desc="ERR_COR Source Identification" msb="15" lsb="0" />
      <field name="efsi" desc="ERR_FATAL/NONFATAL Source Identification" msb="31" lsb="16" />
    </register>
    <register name="aer_header_log_1" documentation="Header Log (1st DW)" offset="284" size="4">
    </register>
    <register name="aer_header_log_2" documentation="Header Log (2nd DW)" offset="288" size="4">
    </register>
    <register name="aer_header_log_3" documentation="Header Log (3rd DW)" offset="292" size="4">
    </register>
    <register name="aer_header_log_4" documentation="Header Log (4th DW)" offset="296" size="4">
    </register>
    <register name="aer_root_error_cmd" documentation="Root Error Command" offset="300" size="4">
      <field name="cere" desc="Correctable Error Reporting Enable" msb="0" lsb="0" />
      <field name="fere" desc="Fatal Error Reporting Enable" msb="2" lsb="2" />
      <field name="nfere" desc="Non-Fatal Error Reporting Enable" msb="1" lsb="1" />
    </register>
    <register name="aer_root_error_status" documentation="Root Error Status" offset="304" size="4">
      <field name="aeimn" desc="Advanced Error Interrupt Message Number" msb="31" lsb="27" />
      <field name="ecr" desc="ERR_COR Received" msb="0" lsb="0" />
      <field name="efnr" desc="ERR_FATAL/NONFATAL Received" msb="2" lsb="2" />
      <field name="femr" desc="Fatal Error Messages Received" msb="6" lsb="6" />
      <field name="fuf" desc="First Uncorrectable Fatal" msb="4" lsb="4" />
      <field name="mecr" desc="Multiple ERR_COR Received" msb="1" lsb="1" />
      <field name="mefnr" desc="Multiple ERR_FATAL/NONFATAL Received" msb="3" lsb="3" />
      <field name="nfemr" desc="Non-Fatal Error Messages Received" msb="5" lsb="5" />
    </register>
    <register name="aer_unc_error_mask" documentation="Uncorrectable Error Mask" offset="264" size="4">
      <field name="acsvm" desc="ACS Violation Mask" msb="21" lsb="21" />
      <field name="cam" desc="Completer Abort Mask" msb="15" lsb="15" />
      <field name="ctm" desc="Completion Time-out Mask" msb="14" lsb="14" />
      <field name="dlpem" desc="Data Link Protocol Error Mask" msb="4" lsb="4" />
      <field name="eem" desc="ECRC Error Mask" msb="19" lsb="19" />
      <field name="fcpem" desc="Flow Control Protocol Error Mask" msb="13" lsb="13" />
      <field name="mtlpm" desc="Malformed TLP Mask" msb="18" lsb="18" />
      <field name="ptlpm" desc="Poisoned TLP Mask" msb="12" lsb="12" />
      <field name="rom" desc="Receiver Overflow Mask" msb="17" lsb="17" />
      <field name="sdes" desc="Surprise Down Error Mask" msb="5" lsb="5" />
      <field name="ucm" desc="Unexpected Completion Mask" msb="16" lsb="16" />
      <field name="urem" desc="Unsupported Request Error Mask" msb="20" lsb="20" />
    </register>
    <register name="aer_unc_error_severity" documentation="Uncorrectable Error Severity" offset="268" size="4">
      <field name="acsvs" desc="ACS Violation Severity" msb="21" lsb="21" />
      <field name="cas" desc="Completer Abort Severity" msb="15" lsb="15" />
      <field name="cts" desc="Completion Time-out Severity" msb="14" lsb="14" />
      <field name="dlpes" desc="Data Link Protocol Error Severity" msb="4" lsb="4" />
      <field name="ees" desc="ECRC Error Severity" msb="19" lsb="19" />
      <field name="fcpes" desc="Flow Control Protocol Error Severity" msb="13" lsb="13" />
      <field name="mtlps" desc="Malformed TLP Severity" msb="18" lsb="18" />
      <field name="ptlps" desc="Poisoned TLP Severity" msb="12" lsb="12" />
      <field name="ros" desc="Receiver Overflow Severity" msb="17" lsb="17" />
      <field name="sdes" desc="Surprise Down Error Severity" msb="5" lsb="5" />
      <field name="ucs" desc="Unexpected Completion Severity" msb="16" lsb="16" />
      <field name="ures" desc="Unsupported Request Error Severity" msb="20" lsb="20" />
    </register>
    <register name="aer_unc_error_status" documentation="Uncorrectable Error Status" offset="260" size="4">
      <field name="acsvs" desc="ACS Violation Status" msb="21" lsb="21" />
      <field name="cas" desc="Completer Abort Status" msb="15" lsb="15" />
      <field name="cts" desc="Completion Time-out Status" msb="14" lsb="14" />
      <field name="dlpes" desc="Data Link Protocol Error Status" msb="4" lsb="4" />
      <field name="ees" desc="ECRC Error Status" msb="19" lsb="19" />
      <field name="fcpes" desc="Flow Control Protocol Error Status" msb="13" lsb="13" />
      <field name="mtlps" desc="Malformed TLP Status" msb="18" lsb="18" />
      <field name="ptlps" desc="Poisoned TLP Status" msb="12" lsb="12" />
      <field name="ros" desc="Receiver Overflow Status" msb="17" lsb="17" />
      <field name="sdes" desc="Surprise Down Error Status" msb="5" lsb="5" />
      <field name="ucs" desc="Unexpected Completion Status" msb="16" lsb="16" />
      <field name="ures" desc="Unsupported Request Error Status" msb="20" lsb="20" />
    </register>
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="dsn_capability_header" documentation="Device Serial Number Extended Capability Header" offset="320" size="4">
      <field name="id" desc="Capability ID" msb="15" lsb="0" />
      <field name="next_ptr" desc="Next Capability Offset" msb="31" lsb="20" />
      <field name="version" desc="Capability Version" msb="19" lsb="16" />
    </register>
    <register name="dsn_serial_number_high" documentation="Serial Number (high)" offset="328" size="4">
    </register>
    <register name="dsn_serial_number_low" documentation="Serial Number (low)" offset="324" size="4">
    </register>
    <register name="exp_capabilities" desc="MSI Capabilities" offset="162" size="2">
      <field name="imn" desc="Interrupt Message Number" msb="13" lsb="9" />
      <field name="slot" desc="Slot Implemented" msb="8" lsb="8" />
      <field name="type" desc="Device/Port Type" msb="7" lsb="4" />
      <field name="version" desc="Capability Version" msb="3" lsb="0" />
    </register>
    <register name="exp_capability_id" desc="Capability ID" offset="160" size="1">
    </register>
    <register name="exp_dev_cap" desc="Device Capabilities" offset="164" size="4">
      <field name="abp" desc="Attention Button Present" msb="12" lsb="12" />
      <field name="aip" desc="Attention Indicator Present" msb="13" lsb="13" />
      <field name="cspls" desc="Captured Slot Power Limit Scale" msb="27" lsb="26" />
      <field name="csplv" desc="Captured Slot Power Limit Value" msb="25" lsb="18" />
      <field name="el0_al" desc="Endpoint L0 Acceptable Latency" msb="8" lsb="6" />
      <field name="el1_al" desc="Endpoint L1 Acceptable Latency" msb="11" lsb="9" />
      <field name="ext_tag" desc="Extended Tag Field Supported" msb="5" lsb="5" />
      <field name="flrc" desc="Function Level Reset (FLR) Capability" msb="28" lsb="28" />
      <field name="max_payload" desc="Max Payload Supported" msb="2" lsb="0" />
      <field name="phantom" desc="Phantom Functions Supported" msb="4" lsb="3" />
      <field name="pip" desc="Power Indicator Present" msb="14" lsb="14" />
      <field name="rber" desc="Role Based Error Reporting" msb="15" lsb="15" />
    </register>
    <register name="exp_dev_control" desc="Device Control" offset="168" size="2">
      <field name="ape" desc="AUX Power PM Enable" msb="10" lsb="10" />
      <field name="cere" desc="Correctable Error Reporting Enable" msb="0" lsb="0" />
      <field name="ens" desc="Enabled No Snoop" msb="11" lsb="11" />
      <field name="ero" desc="Enabled Relaxed Ordering" msb="4" lsb="4" />
      <field name="etfe" desc="Extended Tag Field Enable" msb="8" lsb="8" />
      <field name="fere" desc="Fatal Error Reporting Enable" msb="2" lsb="2" />
      <field name="mps" desc="Max Payload Size" msb="7" lsb="5" />
      <field name="mrrs" desc="Max Read Request Size" msb="14" lsb="12" />
      <field name="nere" desc="Non-Fatal Error Reporting Enable" msb="1" lsb="1" />
      <field name="pfe" desc="Phantom Functions Enable" msb="9" lsb="9" />
      <field name="urre" desc="Unsupported Request Reporting Enable" msb="3" lsb="3" />
    </register>
    <register name="exp_dev_status" desc="Device Status" offset="170" size="2">
      <field name="apd" desc="AUX Power Detected" msb="4" lsb="4" />
      <field name="ced" desc="Correctable Error Detected" msb="0" lsb="0" />
      <field name="fed" desc="Fatal Error Detected" msb="2" lsb="2" />
      <field name="ned" desc="Non-Fatal Error Detected" msb="1" lsb="1" />
      <field name="tp" desc="Transactions Pending" msb="5" lsb="5" />
      <field name="urd" desc="Unsupported Request Detected" msb="3" lsb="3" />
    </register>
    <register name="exp_link_cap" desc="Link Capabilities" offset="172" size="4">
      <field name="aspm" desc="Active State Power Management  Support" msb="11" lsb="10" />
      <field name="cpm" desc="Clock Power Management" msb="18" lsb="18" />
      <field name="dlllar" desc="Data Link Layer Link Active Reporting Capable" msb="20" lsb="20" />
      <field name="l0el" desc="L0 Exit Latency" msb="14" lsb="12" />
      <field name="l1el" desc="L1 Exit Latency" msb="17" lsb="15" />
      <field name="lbn" desc="Link Bandwidth Notification Capability" msb="21" lsb="21" />
      <field name="mls" desc="Max Link Speed" msb="3" lsb="0" />
      <field name="mlw" desc="Max Link Width" msb="9" lsb="4" />
      <field name="pn" desc="Port Number" msb="31" lsb="24" />
      <field name="sder" desc="Surprise Down Error Reporting Capable" msb="19" lsb="19" />
    </register>
    <register name="exp_link_control" desc="Link Control" offset="176" size="2">
      <field name="aspm" desc="ASPM Control" msb="1" lsb="0" />
      <field name="ccc" desc="Common Clock Configuration" msb="6" lsb="6" />
      <field name="es" desc="Extended Synch" msb="7" lsb="7" />
      <field name="ldis" desc="Link Disable" msb="4" lsb="4" />
      <field name="rcb" desc="Read Completion Boundary" msb="3" lsb="3" />
      <field name="rlnk" desc="Retrain Link" msb="5" lsb="5" />
    </register>
    <register name="exp_link_status" desc="Link Status" offset="178" size="2">
      <field name="ls" desc="Link Speed" msb="3" lsb="0" />
      <field name="lt" desc="Link Training" msb="11" lsb="11" />
      <field name="nlw" desc="Negotiated Link Width" msb="9" lsb="4" />
      <field name="scc" desc="Slot Clock Configuration" msb="12" lsb="12" />
      <field name="te" desc="Training Error" msb="10" lsb="10" />
    </register>
    <register name="exp_next_ptr_r" desc="Next PTR" offset="161" size="1">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="flashbar" desc="Memory Base Address B" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="iobar" desc="IO BAR Base Address" offset="24" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="membar" desc="Memory BAR Base Address" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="msi_address" documentation="Message Address" offset="84" size="4">
    </register>
    <register name="msi_capability_header" documentation="Capability Header" offset="80" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="msi_control" documentation="Message Control" offset="82" size="2">
      <field name="ac64" desc="64-bit Address Capable" msb="7" lsb="7" />
      <field name="mmc" desc="Multiple Message Capable" msb="3" lsb="1" />
      <field name="mme" desc="Multiple Message Enable" msb="6" lsb="4" />
      <field name="msie" desc="MSI Enable" msb="0" lsb="0" />
      <field name="pvmc" desc="Per-Vector Masking Capable" msb="8" lsb="8" />
    </register>
    <register name="msi_data" documentation="Message Data" offset="92" size="2">
    </register>
    <register name="msi_upper_address" documentation="Message Upper Address" offset="88" size="4">
    </register>
    <register name="pm_capabilities" documentation="Power Management Capabilities" offset="66" size="2">
      <field name="auxc" desc="AUX Current" msb="8" lsb="6" />
      <field name="d1s" desc="D1 Support" msb="9" lsb="9" />
      <field name="d2s" desc="D2 Support" msb="10" lsb="10" />
      <field name="dsi" desc="Device Specific Initialization" msb="5" lsb="5" />
      <field name="irortd0" desc="Immediate Readiness on Return to D0" msb="4" lsb="4" />
      <field name="pmec" desc="PME Clock" msb="3" lsb="3" />
      <field name="pmes" desc="PME Support" msb="15" lsb="11" />
      <field name="v" desc="Version" msb="2" lsb="0" />
    </register>
    <register name="pm_capability_header" documentation="Capability Header" offset="64" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="pm_data" documentation="Power Management Data" offset="71" size="1">
    </register>
    <register name="pm_sc_bridge" documentation="Power Management Control/Status Bridge Extensions" offset="70" size="1">
      <field name="bbs" desc="B2/B3 Support" msb="6" lsb="6" />
      <field name="bpcce" desc="Bus Power/Clock Control Enable" msb="7" lsb="7" />
    </register>
    <register name="pm_status_control" documentation="Power Management Status and Control" offset="68" size="2">
      <field name="dsc" desc="Data Scale" msb="14" lsb="13" />
      <field name="dse" desc="Data Select" msb="12" lsb="9" />
      <field name="nsr" desc="No Soft Reset" msb="3" lsb="3" />
      <field name="pmee" desc="PME Enable" msb="8" lsb="8" />
      <field name="pmes" desc="PME Status" msb="15" lsb="15" />
      <field name="ps" desc="Power State" msb="1" lsb="0" />
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
