
*** Running vivado
    with args -log Single_Cycle_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Single_Cycle_CPU.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Single_Cycle_CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.605 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/Marammahmoudi/lab5_Maram_Ikrame/lab5_Maram_Ikrame.srcs/utils_1/imports/synth_1/RISC_V_FPGA.dcp
ERROR: [Common 17-69] Command failed: File 'C:/Users/Marammahmoudi/lab5_Maram_Ikrame/lab5_Maram_Ikrame.srcs/utils_1/imports/synth_1/RISC_V_FPGA.dcp' does not exist
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 22:32:55 2022...
