#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b9f1fabb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b9f1fe7c20 .scope module, "tb_FU" "tb_FU" 3 1;
 .timescale 0 0;
v000001b9f1fee530_0 .net "ForwardASrc", 1 0, v000001b9f1fab960_0;  1 drivers
v000001b9f1fee9e0_0 .net "ForwardBSrc", 1 0, v000001b9f1fc30e0_0;  1 drivers
v000001b9f1feea80_0 .var "RUWr_me", 0 0;
v000001b9f1feeb20_0 .var "RUWr_wb", 0 0;
v000001b9f1ff4900_0 .var "rd_me", 4 0;
v000001b9f1ff49a0_0 .var "rd_wb", 4 0;
v000001b9f1ff4a40_0 .var "rs1_ex", 4 0;
v000001b9f2061460_0 .var "rs2_ex", 4 0;
S_000001b9f1fff8d0 .scope module, "FU_Test" "Forwarding_Unit" 3 11, 4 1 0, S_000001b9f1fe7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RUWr_me";
    .port_info 1 /INPUT 1 "RUWr_wb";
    .port_info 2 /INPUT 5 "rd_me";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 5 "rs1_ex";
    .port_info 5 /INPUT 5 "rs2_ex";
    .port_info 6 /OUTPUT 2 "ForwardASrc";
    .port_info 7 /OUTPUT 2 "ForwardBSrc";
v000001b9f1fab960_0 .var "ForwardASrc", 1 0;
v000001b9f1fc30e0_0 .var "ForwardBSrc", 1 0;
v000001b9f1fe7db0_0 .net "RUWr_me", 0 0, v000001b9f1feea80_0;  1 drivers
v000001b9f1fe7e50_0 .net "RUWr_wb", 0 0, v000001b9f1feeb20_0;  1 drivers
v000001b9f1fffa60_0 .net "rd_me", 4 0, v000001b9f1ff4900_0;  1 drivers
v000001b9f1fffb00_0 .net "rd_wb", 4 0, v000001b9f1ff49a0_0;  1 drivers
v000001b9f1fffba0_0 .net "rs1_ex", 4 0, v000001b9f1ff4a40_0;  1 drivers
v000001b9f1fffc40_0 .net "rs2_ex", 4 0, v000001b9f2061460_0;  1 drivers
E_000001b9f1feba80/0 .event anyedge, v000001b9f1fe7db0_0, v000001b9f1fffa60_0, v000001b9f1fffba0_0, v000001b9f1fe7e50_0;
E_000001b9f1feba80/1 .event anyedge, v000001b9f1fffb00_0, v000001b9f1fffc40_0;
E_000001b9f1feba80 .event/or E_000001b9f1feba80/0, E_000001b9f1feba80/1;
    .scope S_000001b9f1fff8d0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9f1fab960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9f1fc30e0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_000001b9f1fff8d0;
T_1 ;
    %wait E_000001b9f1feba80;
    %load/vec4 v000001b9f1fe7db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v000001b9f1fffa60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001b9f1fffa60_0;
    %load/vec4 v000001b9f1fffba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b9f1fab960_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b9f1fe7e50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v000001b9f1fffb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001b9f1fffb00_0;
    %load/vec4 v000001b9f1fffba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b9f1fab960_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9f1fab960_0, 0, 2;
T_1.5 ;
T_1.1 ;
    %load/vec4 v000001b9f1fe7db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v000001b9f1fffa60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v000001b9f1fffa60_0;
    %load/vec4 v000001b9f1fffc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b9f1fc30e0_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001b9f1fe7e50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v000001b9f1fffb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001b9f1fffb00_0;
    %load/vec4 v000001b9f1fffc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b9f1fc30e0_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9f1fc30e0_0, 0, 2;
T_1.13 ;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b9f1fe7c20;
T_2 ;
    %vpi_call/w 3 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 33 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 42 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 51 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 60 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 71 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 80 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9f1feea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9f1feeb20_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b9f1ff4900_0, 0, 5;
    %load/vec4 v000001b9f1ff4900_0;
    %store/vec4 v000001b9f1ff49a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b9f1ff4a40_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001b9f2061460_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 89 "$display", "RUWr_me = %b   RUWr_wb = %b   rd_me = %b   rd_wb = %b   rs1_ex = %b   rs2_ex = %b   ForwardASrc = %b   ForwardBSrc = %b", v000001b9f1feea80_0, v000001b9f1feeb20_0, v000001b9f1ff4900_0, v000001b9f1ff49a0_0, v000001b9f1ff4a40_0, v000001b9f2061460_0, v000001b9f1fee530_0, v000001b9f1fee9e0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Testbench_FU.sv";
    "Forwarding_Unit.sv";
