Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 13:25:51 2020
| Host         : DESKTOP-KSD0ABA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_control_sets_placed.rpt
| Design       : display
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           18 |
| Yes          | No                    | No                     |             114 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------+---------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |      Enable Signal      |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------+---------------------------------------+------------------+----------------+--------------+
|  ring/decoder/y0_reg/G0             |                         |                                       |                1 |              1 |         1.00 |
|  ring/decoder/y2_reg/G0             |                         |                                       |                1 |              1 |         1.00 |
|  ring/counter_2bit/y001_out         |                         | ring/counter_2bit/Q_reg[1]_2          |                1 |              1 |         1.00 |
|  ring/decoder/y1_n_1                |                         | ring/counter_2bit/Q_reg[0]_1          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      |                         |                                       |                1 |              1 |         1.00 |
|  divider_to_500hz/dff/clk_500       |                         |                                       |                1 |              2 |         2.00 |
|  pcpu/idex/E[0]                     |                         |                                       |                1 |              3 |         3.00 |
|  sw_clk_IBUF_BUFG                   |                         | pcpu/idex/IDEX_Flush                  |                2 |              7 |         3.50 |
|  pcpu/ifid/ID_Instruction_reg[28]_1 |                         |                                       |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                      |                         | divider_to_500hz/counter_18bit/and_o  |                6 |             18 |         3.00 |
|  n_0_279_BUFG                       |                         |                                       |               20 |             32 |         1.60 |
|  sw_clk_IBUF_BUFG                   |                         | pcpu/memwb/WB_MemReadData[31]_i_1_n_1 |                8 |             32 |         4.00 |
|  sw_clk_IBUF_BUFG                   | pcpu/exmem/MEM_MemWrite |                                       |                8 |             32 |         4.00 |
|  sw_clk_IBUF_BUFG                   | pcpu/idex/IFID_Write    | pcpu/ctrl/SR[0]                       |               17 |             63 |         3.71 |
|  sw_clk_IBUF_BUFG                   |                         |                                       |               43 |            111 |         2.58 |
|  sw_clk_IBUF_BUFG                   | pcpu/idex/IFID_Write    |                                       |               42 |            114 |         2.71 |
| ~sw_clk_IBUF_BUFG                   | pcpu/memwb/WB_RegWrite  |                                       |               18 |            144 |         8.00 |
+-------------------------------------+-------------------------+---------------------------------------+------------------+----------------+--------------+


