#!/usr/bin/env yosys                                                                                      
 read -sv ./rtl/core/Xcore_if_mdec.v
 hierarchy -top Xcore_if_mdec
 proc; opt; techmap; opt
 show
 write_verilog synth.v

