|sdr_test
rst_n => rst_n.IN1
clk => clk.IN1
clk_100m << clk_100m.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk << sys_ctrl:uut_sysctrl.sdram_clk
sdram_cke << sdram_top:uut_sdramtop.sdram_cke
sdram_cs_n << sdram_top:uut_sdramtop.sdram_cs_n
sdram_ras_n << sdram_top:uut_sdramtop.sdram_ras_n
sdram_cas_n << sdram_top:uut_sdramtop.sdram_cas_n
sdram_we_n << sdram_top:uut_sdramtop.sdram_we_n
sdram_ba[0] << sdram_top:uut_sdramtop.sdram_ba
sdram_ba[1] << sdram_top:uut_sdramtop.sdram_ba
sdram_addr[0] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[1] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[2] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[3] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[4] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[5] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[6] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[7] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[8] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[9] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[10] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[11] << sdram_top:uut_sdramtop.sdram_addr
sdram_addr[12] << sdram_top:uut_sdramtop.sdram_addr
sdram_data[0] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[1] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[2] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[3] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[4] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[5] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[6] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[7] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[8] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[9] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[10] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[11] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[12] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[13] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[14] <> sdram_top:uut_sdramtop.sdram_data
sdram_data[15] <> sdram_top:uut_sdramtop.sdram_data
sdram_udqm << sdram_top:uut_sdramtop.sdram_udqm
sdram_ldqm << sdram_top:uut_sdramtop.sdram_ldqm
rs232_tx << uart_ctrl:uut_uartctrl.rs232_tx
tx_start << tx_start.DB_MAX_OUTPUT_PORT_TYPE
wrf_use[0] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[1] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[2] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[3] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[4] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[5] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[6] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[7] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
wrf_use[8] << sdfifo_ctrl:uut_sdffifoctrl.wrf_use
rdf_use[0] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[1] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[2] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[3] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[4] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[5] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[6] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[7] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use
rdf_use[8] << sdfifo_ctrl:uut_sdffifoctrl.rdf_use


|sdr_test|sys_ctrl:uut_sysctrl
clk => clk.IN1
rst_n => sysrst_nr0.IN1
rst_n => rst_r1.PRESET
rst_n => rst_r2.PRESET
sys_rst_n <= sysrst_nr2.DB_MAX_OUTPUT_PORT_TYPE
clk_20m <= PLL:uut_PLL_ctrl.c1
clk_100m <= PLL:uut_PLL_ctrl.c0
sdram_clk <= PLL:uut_PLL_ctrl.c2


|sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdram_top:uut_sdramtop
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sys_addr[0] => sys_addr[0].IN1
sys_addr[1] => sys_addr[1].IN1
sys_addr[2] => sys_addr[2].IN1
sys_addr[3] => sys_addr[3].IN1
sys_addr[4] => sys_addr[4].IN1
sys_addr[5] => sys_addr[5].IN1
sys_addr[6] => sys_addr[6].IN1
sys_addr[7] => sys_addr[7].IN1
sys_addr[8] => sys_addr[8].IN1
sys_addr[9] => sys_addr[9].IN1
sys_addr[10] => sys_addr[10].IN1
sys_addr[11] => sys_addr[11].IN1
sys_addr[12] => sys_addr[12].IN1
sys_addr[13] => sys_addr[13].IN1
sys_addr[14] => sys_addr[14].IN1
sys_addr[15] => sys_addr[15].IN1
sys_addr[16] => sys_addr[16].IN1
sys_addr[17] => sys_addr[17].IN1
sys_addr[18] => sys_addr[18].IN1
sys_addr[19] => sys_addr[19].IN1
sys_addr[20] => sys_addr[20].IN1
sys_addr[21] => sys_addr[21].IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_addr[12] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <> sdram_wr_data:module_003.sdram_data
sdram_data[1] <> sdram_wr_data:module_003.sdram_data
sdram_data[2] <> sdram_wr_data:module_003.sdram_data
sdram_data[3] <> sdram_wr_data:module_003.sdram_data
sdram_data[4] <> sdram_wr_data:module_003.sdram_data
sdram_data[5] <> sdram_wr_data:module_003.sdram_data
sdram_data[6] <> sdram_wr_data:module_003.sdram_data
sdram_data[7] <> sdram_wr_data:module_003.sdram_data
sdram_data[8] <> sdram_wr_data:module_003.sdram_data
sdram_data[9] <> sdram_wr_data:module_003.sdram_data
sdram_data[10] <> sdram_wr_data:module_003.sdram_data
sdram_data[11] <> sdram_wr_data:module_003.sdram_data
sdram_data[12] <> sdram_wr_data:module_003.sdram_data
sdram_data[13] <> sdram_wr_data:module_003.sdram_data
sdram_data[14] <> sdram_wr_data:module_003.sdram_data
sdram_data[15] <> sdram_wr_data:module_003.sdram_data
sdram_udqm <= dqm.DB_MAX_OUTPUT_PORT_TYPE
sdram_ldqm <= dqm.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001
clk => sys_r_wn.CLK
clk => sdram_ref_req.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => work_state_r~1.DATAIN
clk => init_state_r~2.DATAIN
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => work_state_r~3.DATAIN
rst_n => init_state_r~4.DATAIN
rst_n => sys_r_wn.ENA
sdram_wr_req => always5.IN1
sdram_rd_req => always5.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr_r[0].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= <GND>
sys_addr[0] => Selector10.IN5
sys_addr[1] => Selector9.IN5
sys_addr[2] => Selector8.IN5
sys_addr[3] => Selector7.IN5
sys_addr[4] => Selector6.IN5
sys_addr[5] => Selector5.IN5
sys_addr[6] => Selector4.IN5
sys_addr[7] => Selector3.IN5
sys_addr[8] => Selector10.IN4
sys_addr[9] => Selector9.IN4
sys_addr[10] => Selector8.IN4
sys_addr[11] => Selector7.IN4
sys_addr[12] => Selector6.IN4
sys_addr[13] => Selector5.IN4
sys_addr[14] => Selector4.IN4
sys_addr[15] => Selector3.IN4
sys_addr[16] => Selector2.IN5
sys_addr[17] => Selector1.IN5
sys_addr[18] => sdram_addr_r.DATAB
sys_addr[19] => Selector0.IN5
sys_addr[20] => sdram_ba_r.DATAB
sys_addr[21] => sdram_ba_r.DATAB
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[1] => Decoder0.IN2
work_state[2] => Decoder0.IN1
work_state[3] => Decoder0.IN0


|sdr_test|sdram_top:uut_sdramtop|sdram_wr_data:module_003
clk => sdr_dout[0].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[15].CLK
clk => sdr_dlink.CLK
clk => sdr_din[0].CLK
clk => sdr_din[1].CLK
clk => sdr_din[2].CLK
clk => sdr_din[3].CLK
clk => sdr_din[4].CLK
clk => sdr_din[5].CLK
clk => sdr_din[6].CLK
clk => sdr_din[7].CLK
clk => sdr_din[8].CLK
clk => sdr_din[9].CLK
clk => sdr_din[10].CLK
clk => sdr_din[11].CLK
clk => sdr_din[12].CLK
clk => sdr_din[13].CLK
clk => sdr_din[14].CLK
clk => sdr_din[15].CLK
rst_n => sdr_dout[0].ACLR
rst_n => sdr_dout[1].ACLR
rst_n => sdr_dout[2].ACLR
rst_n => sdr_dout[3].ACLR
rst_n => sdr_dout[4].ACLR
rst_n => sdr_dout[5].ACLR
rst_n => sdr_dout[6].ACLR
rst_n => sdr_dout[7].ACLR
rst_n => sdr_dout[8].ACLR
rst_n => sdr_dout[9].ACLR
rst_n => sdr_dout[10].ACLR
rst_n => sdr_dout[11].ACLR
rst_n => sdr_dout[12].ACLR
rst_n => sdr_dout[13].ACLR
rst_n => sdr_dout[14].ACLR
rst_n => sdr_dout[15].ACLR
rst_n => sdr_din[0].ACLR
rst_n => sdr_din[1].ACLR
rst_n => sdr_din[2].ACLR
rst_n => sdr_din[3].ACLR
rst_n => sdr_din[4].ACLR
rst_n => sdr_din[5].ACLR
rst_n => sdr_din[6].ACLR
rst_n => sdr_din[7].ACLR
rst_n => sdr_din[8].ACLR
rst_n => sdr_din[9].ACLR
rst_n => sdr_din[10].ACLR
rst_n => sdr_din[11].ACLR
rst_n => sdr_din[12].ACLR
rst_n => sdr_din[13].ACLR
rst_n => sdr_din[14].ACLR
rst_n => sdr_din[15].ACLR
rst_n => sdr_dlink.ACLR
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]
sys_data_in[0] => sdr_din[0].DATAIN
sys_data_in[1] => sdr_din[1].DATAIN
sys_data_in[2] => sdr_din[2].DATAIN
sys_data_in[3] => sdr_din[3].DATAIN
sys_data_in[4] => sdr_din[4].DATAIN
sys_data_in[5] => sdr_din[5].DATAIN
sys_data_in[6] => sdr_din[6].DATAIN
sys_data_in[7] => sdr_din[7].DATAIN
sys_data_in[8] => sdr_din[8].DATAIN
sys_data_in[9] => sdr_din[9].DATAIN
sys_data_in[10] => sdr_din[10].DATAIN
sys_data_in[11] => sdr_din[11].DATAIN
sys_data_in[12] => sdr_din[12].DATAIN
sys_data_in[13] => sdr_din[13].DATAIN
sys_data_in[14] => sdr_din[14].DATAIN
sys_data_in[15] => sdr_din[15].DATAIN
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN2
work_state[0] => Equal1.IN3
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN2
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN1
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN2
cnt_clk[0] => LessThan0.IN18
cnt_clk[0] => LessThan1.IN18
cnt_clk[1] => LessThan0.IN17
cnt_clk[1] => LessThan1.IN17
cnt_clk[2] => LessThan0.IN16
cnt_clk[2] => LessThan1.IN16
cnt_clk[3] => LessThan0.IN15
cnt_clk[3] => LessThan1.IN15
cnt_clk[4] => LessThan0.IN14
cnt_clk[4] => LessThan1.IN14
cnt_clk[5] => LessThan0.IN13
cnt_clk[5] => LessThan1.IN13
cnt_clk[6] => LessThan0.IN12
cnt_clk[6] => LessThan1.IN12
cnt_clk[7] => LessThan0.IN11
cnt_clk[7] => LessThan1.IN11
cnt_clk[8] => LessThan0.IN10
cnt_clk[8] => LessThan1.IN10


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl
clk_20m => clk_20m.IN1
clk_100m => clk_100m.IN3
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wrf_wrreq => wrf_wrreq.IN1
sdram_wr_ack => sdram_wr_ack.IN1
sys_data_in[0] <= wrfifo:uut_wrfifo.q
sys_data_in[1] <= wrfifo:uut_wrfifo.q
sys_data_in[2] <= wrfifo:uut_wrfifo.q
sys_data_in[3] <= wrfifo:uut_wrfifo.q
sys_data_in[4] <= wrfifo:uut_wrfifo.q
sys_data_in[5] <= wrfifo:uut_wrfifo.q
sys_data_in[6] <= wrfifo:uut_wrfifo.q
sys_data_in[7] <= wrfifo:uut_wrfifo.q
sys_data_in[8] <= wrfifo:uut_wrfifo.q
sys_data_in[9] <= wrfifo:uut_wrfifo.q
sys_data_in[10] <= wrfifo:uut_wrfifo.q
sys_data_in[11] <= wrfifo:uut_wrfifo.q
sys_data_in[12] <= wrfifo:uut_wrfifo.q
sys_data_in[13] <= wrfifo:uut_wrfifo.q
sys_data_in[14] <= wrfifo:uut_wrfifo.q
sys_data_in[15] <= wrfifo:uut_wrfifo.q
sdram_wr_req <= sdram_wr_req.DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[0] => sys_data_out[0].IN1
sys_data_out[1] => sys_data_out[1].IN1
sys_data_out[2] => sys_data_out[2].IN1
sys_data_out[3] => sys_data_out[3].IN1
sys_data_out[4] => sys_data_out[4].IN1
sys_data_out[5] => sys_data_out[5].IN1
sys_data_out[6] => sys_data_out[6].IN1
sys_data_out[7] => sys_data_out[7].IN1
sys_data_out[8] => sys_data_out[8].IN1
sys_data_out[9] => sys_data_out[9].IN1
sys_data_out[10] => sys_data_out[10].IN1
sys_data_out[11] => sys_data_out[11].IN1
sys_data_out[12] => sys_data_out[12].IN1
sys_data_out[13] => sys_data_out[13].IN1
sys_data_out[14] => sys_data_out[14].IN1
sys_data_out[15] => sys_data_out[15].IN1
rdf_rdreq => rdf_rdreq.IN1
sdram_rd_ack => sdram_rd_ack.IN1
rdf_dout[0] <= rdfifo:uut_rdfifo.q
rdf_dout[1] <= rdfifo:uut_rdfifo.q
rdf_dout[2] <= rdfifo:uut_rdfifo.q
rdf_dout[3] <= rdfifo:uut_rdfifo.q
rdf_dout[4] <= rdfifo:uut_rdfifo.q
rdf_dout[5] <= rdfifo:uut_rdfifo.q
rdf_dout[6] <= rdfifo:uut_rdfifo.q
rdf_dout[7] <= rdfifo:uut_rdfifo.q
rdf_dout[8] <= rdfifo:uut_rdfifo.q
rdf_dout[9] <= rdfifo:uut_rdfifo.q
rdf_dout[10] <= rdfifo:uut_rdfifo.q
rdf_dout[11] <= rdfifo:uut_rdfifo.q
rdf_dout[12] <= rdfifo:uut_rdfifo.q
rdf_dout[13] <= rdfifo:uut_rdfifo.q
rdf_dout[14] <= rdfifo:uut_rdfifo.q
rdf_dout[15] <= rdfifo:uut_rdfifo.q
sdram_rd_req <= sdram_rd_req.DB_MAX_OUTPUT_PORT_TYPE
syswr_done => sdram_rd_req.IN1
syswr_done => tx_start.IN1
syswr_done => sdram_wr_req.IN1
tx_start <= tx_start.DB_MAX_OUTPUT_PORT_TYPE
wrf_use[0] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[1] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[2] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[3] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[4] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[5] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[6] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[7] <= wrfifo:uut_wrfifo.wrusedw
wrf_use[8] <= wrfifo:uut_wrfifo.wrusedw
rdf_use[0] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[1] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[2] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[3] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[4] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[5] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[6] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[7] <= rdfifo:uut_rdfifo.wrusedw
rdf_use[8] <= rdfifo:uut_rdfifo.wrusedw


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_sel1:auto_generated.data[0]
data[1] => dcfifo_sel1:auto_generated.data[1]
data[2] => dcfifo_sel1:auto_generated.data[2]
data[3] => dcfifo_sel1:auto_generated.data[3]
data[4] => dcfifo_sel1:auto_generated.data[4]
data[5] => dcfifo_sel1:auto_generated.data[5]
data[6] => dcfifo_sel1:auto_generated.data[6]
data[7] => dcfifo_sel1:auto_generated.data[7]
data[8] => dcfifo_sel1:auto_generated.data[8]
data[9] => dcfifo_sel1:auto_generated.data[9]
data[10] => dcfifo_sel1:auto_generated.data[10]
data[11] => dcfifo_sel1:auto_generated.data[11]
data[12] => dcfifo_sel1:auto_generated.data[12]
data[13] => dcfifo_sel1:auto_generated.data[13]
data[14] => dcfifo_sel1:auto_generated.data[14]
data[15] => dcfifo_sel1:auto_generated.data[15]
q[0] <= dcfifo_sel1:auto_generated.q[0]
q[1] <= dcfifo_sel1:auto_generated.q[1]
q[2] <= dcfifo_sel1:auto_generated.q[2]
q[3] <= dcfifo_sel1:auto_generated.q[3]
q[4] <= dcfifo_sel1:auto_generated.q[4]
q[5] <= dcfifo_sel1:auto_generated.q[5]
q[6] <= dcfifo_sel1:auto_generated.q[6]
q[7] <= dcfifo_sel1:auto_generated.q[7]
q[8] <= dcfifo_sel1:auto_generated.q[8]
q[9] <= dcfifo_sel1:auto_generated.q[9]
q[10] <= dcfifo_sel1:auto_generated.q[10]
q[11] <= dcfifo_sel1:auto_generated.q[11]
q[12] <= dcfifo_sel1:auto_generated.q[12]
q[13] <= dcfifo_sel1:auto_generated.q[13]
q[14] <= dcfifo_sel1:auto_generated.q[14]
q[15] <= dcfifo_sel1:auto_generated.q[15]
rdclk => dcfifo_sel1:auto_generated.rdclk
rdreq => dcfifo_sel1:auto_generated.rdreq
wrclk => dcfifo_sel1:auto_generated.wrclk
wrreq => dcfifo_sel1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_sel1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_sel1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_sel1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_sel1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_sel1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_sel1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_sel1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_sel1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_sel1:auto_generated.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated
data[0] => altsyncram_2s21:fifo_ram.data_a[0]
data[1] => altsyncram_2s21:fifo_ram.data_a[1]
data[2] => altsyncram_2s21:fifo_ram.data_a[2]
data[3] => altsyncram_2s21:fifo_ram.data_a[3]
data[4] => altsyncram_2s21:fifo_ram.data_a[4]
data[5] => altsyncram_2s21:fifo_ram.data_a[5]
data[6] => altsyncram_2s21:fifo_ram.data_a[6]
data[7] => altsyncram_2s21:fifo_ram.data_a[7]
data[8] => altsyncram_2s21:fifo_ram.data_a[8]
data[9] => altsyncram_2s21:fifo_ram.data_a[9]
data[10] => altsyncram_2s21:fifo_ram.data_a[10]
data[11] => altsyncram_2s21:fifo_ram.data_a[11]
data[12] => altsyncram_2s21:fifo_ram.data_a[12]
data[13] => altsyncram_2s21:fifo_ram.data_a[13]
data[14] => altsyncram_2s21:fifo_ram.data_a[14]
data[15] => altsyncram_2s21:fifo_ram.data_a[15]
q[0] <= altsyncram_2s21:fifo_ram.q_b[0]
q[1] <= altsyncram_2s21:fifo_ram.q_b[1]
q[2] <= altsyncram_2s21:fifo_ram.q_b[2]
q[3] <= altsyncram_2s21:fifo_ram.q_b[3]
q[4] <= altsyncram_2s21:fifo_ram.q_b[4]
q[5] <= altsyncram_2s21:fifo_ram.q_b[5]
q[6] <= altsyncram_2s21:fifo_ram.q_b[6]
q[7] <= altsyncram_2s21:fifo_ram.q_b[7]
q[8] <= altsyncram_2s21:fifo_ram.q_b[8]
q[9] <= altsyncram_2s21:fifo_ram.q_b[9]
q[10] <= altsyncram_2s21:fifo_ram.q_b[10]
q[11] <= altsyncram_2s21:fifo_ram.q_b[11]
q[12] <= altsyncram_2s21:fifo_ram.q_b[12]
q[13] <= altsyncram_2s21:fifo_ram.q_b[13]
q[14] <= altsyncram_2s21:fifo_ram.q_b[14]
q[15] <= altsyncram_2s21:fifo_ram.q_b[15]
rdclk => a_graycounter_3p6:rdptr_g1p.clock
rdclk => altsyncram_2s21:fifo_ram.clock1
rdclk => alt_synch_pipe_uq7:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_v6c:wrptr_g1p.clock
wrclk => altsyncram_2s21:fifo_ram.clock0
wrclk => dffpipe_909:ws_brp.clock
wrclk => dffpipe_909:ws_bwp.clock
wrclk => alt_synch_pipe_fv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp
clock => dffpipe_909:dffpipe10.clock
d[0] => dffpipe_909:dffpipe10.d[0]
d[1] => dffpipe_909:dffpipe10.d[1]
d[2] => dffpipe_909:dffpipe10.d[2]
d[3] => dffpipe_909:dffpipe10.d[3]
d[4] => dffpipe_909:dffpipe10.d[4]
d[5] => dffpipe_909:dffpipe10.d[5]
d[6] => dffpipe_909:dffpipe10.d[6]
d[7] => dffpipe_909:dffpipe10.d[7]
d[8] => dffpipe_909:dffpipe10.d[8]
d[9] => dffpipe_909:dffpipe10.d[9]
q[0] <= dffpipe_909:dffpipe10.q[0]
q[1] <= dffpipe_909:dffpipe10.q[1]
q[2] <= dffpipe_909:dffpipe10.q[2]
q[3] <= dffpipe_909:dffpipe10.q[3]
q[4] <= dffpipe_909:dffpipe10.q[4]
q[5] <= dffpipe_909:dffpipe10.q[5]
q[6] <= dffpipe_909:dffpipe10.q[6]
q[7] <= dffpipe_909:dffpipe10.q[7]
q[8] <= dffpipe_909:dffpipe10.q[8]
q[9] <= dffpipe_909:dffpipe10.q[9]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp
clock => dffpipe_a09:dffpipe12.clock
d[0] => dffpipe_a09:dffpipe12.d[0]
d[1] => dffpipe_a09:dffpipe12.d[1]
d[2] => dffpipe_a09:dffpipe12.d[2]
d[3] => dffpipe_a09:dffpipe12.d[3]
d[4] => dffpipe_a09:dffpipe12.d[4]
d[5] => dffpipe_a09:dffpipe12.d[5]
d[6] => dffpipe_a09:dffpipe12.d[6]
d[7] => dffpipe_a09:dffpipe12.d[7]
d[8] => dffpipe_a09:dffpipe12.d[8]
d[9] => dffpipe_a09:dffpipe12.d[9]
q[0] <= dffpipe_a09:dffpipe12.q[0]
q[1] <= dffpipe_a09:dffpipe12.q[1]
q[2] <= dffpipe_a09:dffpipe12.q[2]
q[3] <= dffpipe_a09:dffpipe12.q[3]
q[4] <= dffpipe_a09:dffpipe12.q[4]
q[5] <= dffpipe_a09:dffpipe12.q[5]
q[6] <= dffpipe_a09:dffpipe12.q[6]
q[7] <= dffpipe_a09:dffpipe12.q[7]
q[8] <= dffpipe_a09:dffpipe12.q[8]
q[9] <= dffpipe_a09:dffpipe12.q[9]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_sel1:auto_generated.data[0]
data[1] => dcfifo_sel1:auto_generated.data[1]
data[2] => dcfifo_sel1:auto_generated.data[2]
data[3] => dcfifo_sel1:auto_generated.data[3]
data[4] => dcfifo_sel1:auto_generated.data[4]
data[5] => dcfifo_sel1:auto_generated.data[5]
data[6] => dcfifo_sel1:auto_generated.data[6]
data[7] => dcfifo_sel1:auto_generated.data[7]
data[8] => dcfifo_sel1:auto_generated.data[8]
data[9] => dcfifo_sel1:auto_generated.data[9]
data[10] => dcfifo_sel1:auto_generated.data[10]
data[11] => dcfifo_sel1:auto_generated.data[11]
data[12] => dcfifo_sel1:auto_generated.data[12]
data[13] => dcfifo_sel1:auto_generated.data[13]
data[14] => dcfifo_sel1:auto_generated.data[14]
data[15] => dcfifo_sel1:auto_generated.data[15]
q[0] <= dcfifo_sel1:auto_generated.q[0]
q[1] <= dcfifo_sel1:auto_generated.q[1]
q[2] <= dcfifo_sel1:auto_generated.q[2]
q[3] <= dcfifo_sel1:auto_generated.q[3]
q[4] <= dcfifo_sel1:auto_generated.q[4]
q[5] <= dcfifo_sel1:auto_generated.q[5]
q[6] <= dcfifo_sel1:auto_generated.q[6]
q[7] <= dcfifo_sel1:auto_generated.q[7]
q[8] <= dcfifo_sel1:auto_generated.q[8]
q[9] <= dcfifo_sel1:auto_generated.q[9]
q[10] <= dcfifo_sel1:auto_generated.q[10]
q[11] <= dcfifo_sel1:auto_generated.q[11]
q[12] <= dcfifo_sel1:auto_generated.q[12]
q[13] <= dcfifo_sel1:auto_generated.q[13]
q[14] <= dcfifo_sel1:auto_generated.q[14]
q[15] <= dcfifo_sel1:auto_generated.q[15]
rdclk => dcfifo_sel1:auto_generated.rdclk
rdreq => dcfifo_sel1:auto_generated.rdreq
wrclk => dcfifo_sel1:auto_generated.wrclk
wrreq => dcfifo_sel1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_sel1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_sel1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_sel1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_sel1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_sel1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_sel1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_sel1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_sel1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_sel1:auto_generated.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated
data[0] => altsyncram_2s21:fifo_ram.data_a[0]
data[1] => altsyncram_2s21:fifo_ram.data_a[1]
data[2] => altsyncram_2s21:fifo_ram.data_a[2]
data[3] => altsyncram_2s21:fifo_ram.data_a[3]
data[4] => altsyncram_2s21:fifo_ram.data_a[4]
data[5] => altsyncram_2s21:fifo_ram.data_a[5]
data[6] => altsyncram_2s21:fifo_ram.data_a[6]
data[7] => altsyncram_2s21:fifo_ram.data_a[7]
data[8] => altsyncram_2s21:fifo_ram.data_a[8]
data[9] => altsyncram_2s21:fifo_ram.data_a[9]
data[10] => altsyncram_2s21:fifo_ram.data_a[10]
data[11] => altsyncram_2s21:fifo_ram.data_a[11]
data[12] => altsyncram_2s21:fifo_ram.data_a[12]
data[13] => altsyncram_2s21:fifo_ram.data_a[13]
data[14] => altsyncram_2s21:fifo_ram.data_a[14]
data[15] => altsyncram_2s21:fifo_ram.data_a[15]
q[0] <= altsyncram_2s21:fifo_ram.q_b[0]
q[1] <= altsyncram_2s21:fifo_ram.q_b[1]
q[2] <= altsyncram_2s21:fifo_ram.q_b[2]
q[3] <= altsyncram_2s21:fifo_ram.q_b[3]
q[4] <= altsyncram_2s21:fifo_ram.q_b[4]
q[5] <= altsyncram_2s21:fifo_ram.q_b[5]
q[6] <= altsyncram_2s21:fifo_ram.q_b[6]
q[7] <= altsyncram_2s21:fifo_ram.q_b[7]
q[8] <= altsyncram_2s21:fifo_ram.q_b[8]
q[9] <= altsyncram_2s21:fifo_ram.q_b[9]
q[10] <= altsyncram_2s21:fifo_ram.q_b[10]
q[11] <= altsyncram_2s21:fifo_ram.q_b[11]
q[12] <= altsyncram_2s21:fifo_ram.q_b[12]
q[13] <= altsyncram_2s21:fifo_ram.q_b[13]
q[14] <= altsyncram_2s21:fifo_ram.q_b[14]
q[15] <= altsyncram_2s21:fifo_ram.q_b[15]
rdclk => a_graycounter_3p6:rdptr_g1p.clock
rdclk => altsyncram_2s21:fifo_ram.clock1
rdclk => alt_synch_pipe_uq7:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_v6c:wrptr_g1p.clock
wrclk => altsyncram_2s21:fifo_ram.clock0
wrclk => dffpipe_909:ws_brp.clock
wrclk => dffpipe_909:ws_bwp.clock
wrclk => alt_synch_pipe_fv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp
clock => dffpipe_909:dffpipe10.clock
d[0] => dffpipe_909:dffpipe10.d[0]
d[1] => dffpipe_909:dffpipe10.d[1]
d[2] => dffpipe_909:dffpipe10.d[2]
d[3] => dffpipe_909:dffpipe10.d[3]
d[4] => dffpipe_909:dffpipe10.d[4]
d[5] => dffpipe_909:dffpipe10.d[5]
d[6] => dffpipe_909:dffpipe10.d[6]
d[7] => dffpipe_909:dffpipe10.d[7]
d[8] => dffpipe_909:dffpipe10.d[8]
d[9] => dffpipe_909:dffpipe10.d[9]
q[0] <= dffpipe_909:dffpipe10.q[0]
q[1] <= dffpipe_909:dffpipe10.q[1]
q[2] <= dffpipe_909:dffpipe10.q[2]
q[3] <= dffpipe_909:dffpipe10.q[3]
q[4] <= dffpipe_909:dffpipe10.q[4]
q[5] <= dffpipe_909:dffpipe10.q[5]
q[6] <= dffpipe_909:dffpipe10.q[6]
q[7] <= dffpipe_909:dffpipe10.q[7]
q[8] <= dffpipe_909:dffpipe10.q[8]
q[9] <= dffpipe_909:dffpipe10.q[9]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp
clock => dffpipe_a09:dffpipe12.clock
d[0] => dffpipe_a09:dffpipe12.d[0]
d[1] => dffpipe_a09:dffpipe12.d[1]
d[2] => dffpipe_a09:dffpipe12.d[2]
d[3] => dffpipe_a09:dffpipe12.d[3]
d[4] => dffpipe_a09:dffpipe12.d[4]
d[5] => dffpipe_a09:dffpipe12.d[5]
d[6] => dffpipe_a09:dffpipe12.d[6]
d[7] => dffpipe_a09:dffpipe12.d[7]
d[8] => dffpipe_a09:dffpipe12.d[8]
d[9] => dffpipe_a09:dffpipe12.d[9]
q[0] <= dffpipe_a09:dffpipe12.q[0]
q[1] <= dffpipe_a09:dffpipe12.q[1]
q[2] <= dffpipe_a09:dffpipe12.q[2]
q[3] <= dffpipe_a09:dffpipe12.q[3]
q[4] <= dffpipe_a09:dffpipe12.q[4]
q[5] <= dffpipe_a09:dffpipe12.q[5]
q[6] <= dffpipe_a09:dffpipe12.q[6]
q[7] <= dffpipe_a09:dffpipe12.q[7]
q[8] <= dffpipe_a09:dffpipe12.q[8]
q[9] <= dffpipe_a09:dffpipe12.q[9]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdr_test|datagene:uut_datagene
clk_20m => ~NO_FANOUT~
clk_100m => wrf_dinr[0].CLK
clk_100m => wrf_dinr[1].CLK
clk_100m => wrf_dinr[2].CLK
clk_100m => wrf_dinr[3].CLK
clk_100m => wrf_dinr[4].CLK
clk_100m => wrf_dinr[5].CLK
clk_100m => wrf_dinr[6].CLK
clk_100m => wrf_dinr[7].CLK
clk_100m => wrf_dinr[8].CLK
clk_100m => wrf_dinr[9].CLK
clk_100m => wrf_dinr[10].CLK
clk_100m => wrf_dinr[11].CLK
clk_100m => wrf_dinr[12].CLK
clk_100m => wrf_dinr[13].CLK
clk_100m => wrf_dinr[14].CLK
clk_100m => wrf_dinr[15].CLK
clk_100m => arwrite.CLK
clk_100m => indexx[0].CLK
clk_100m => indexx[1].CLK
clk_100m => indexx[2].CLK
clk_100m => indexx[3].CLK
clk_100m => indexx[4].CLK
clk_100m => wrf_wrreqr.CLK
clk_100m => cntwr[0].CLK
clk_100m => cntwr[1].CLK
clk_100m => cntwr[2].CLK
clk_100m => cntwr[3].CLK
clk_100m => cntwr[4].CLK
clk_100m => cntwr[5].CLK
clk_100m => addr[0].CLK
clk_100m => addr[1].CLK
clk_100m => addr[2].CLK
clk_100m => addr[3].CLK
clk_100m => addr[4].CLK
clk_100m => addr[5].CLK
clk_100m => addr[6].CLK
clk_100m => addr[7].CLK
clk_100m => addr[8].CLK
clk_100m => addr[9].CLK
clk_100m => addr[10].CLK
clk_100m => addr[11].CLK
clk_100m => addr[12].CLK
clk_100m => addr[13].CLK
clk_100m => addr[14].CLK
clk_100m => addr[15].CLK
clk_100m => addr[16].CLK
clk_100m => addr[17].CLK
clk_100m => addr[18].CLK
clk_100m => wr_done.CLK
clk_100m => delay[0].CLK
clk_100m => delay[1].CLK
clk_100m => delay[2].CLK
clk_100m => delay[3].CLK
clk_100m => delay[4].CLK
clk_100m => delay[5].CLK
clk_100m => delay[6].CLK
clk_100m => delay[7].CLK
clk_100m => delay[8].CLK
clk_100m => delay[9].CLK
clk_100m => delay[10].CLK
clk_100m => delay[11].CLK
clk_100m => delay[12].CLK
clk_100m => delay[13].CLK
clk_100m => delay[14].CLK
clk_100m => delay[15].CLK
clk_100m => sdr_rdackr2.CLK
clk_100m => sdr_rdackr1.CLK
rst_n => wrf_dinr[0].PRESET
rst_n => wrf_dinr[1].ACLR
rst_n => wrf_dinr[2].ACLR
rst_n => wrf_dinr[3].ACLR
rst_n => wrf_dinr[4].PRESET
rst_n => wrf_dinr[5].ACLR
rst_n => wrf_dinr[6].ACLR
rst_n => wrf_dinr[7].ACLR
rst_n => wrf_dinr[8].ACLR
rst_n => wrf_dinr[9].PRESET
rst_n => wrf_dinr[10].ACLR
rst_n => wrf_dinr[11].ACLR
rst_n => wrf_dinr[12].ACLR
rst_n => wrf_dinr[13].PRESET
rst_n => wrf_dinr[14].PRESET
rst_n => wrf_dinr[15].ACLR
rst_n => arwrite.ACLR
rst_n => indexx[0].ACLR
rst_n => indexx[1].ACLR
rst_n => indexx[2].ACLR
rst_n => indexx[3].ACLR
rst_n => indexx[4].ACLR
rst_n => wrf_wrreqr.ACLR
rst_n => addr[0].ACLR
rst_n => addr[1].ACLR
rst_n => addr[2].ACLR
rst_n => addr[3].ACLR
rst_n => addr[4].ACLR
rst_n => addr[5].ACLR
rst_n => addr[6].ACLR
rst_n => addr[7].ACLR
rst_n => addr[8].ACLR
rst_n => addr[9].ACLR
rst_n => addr[10].ACLR
rst_n => addr[11].ACLR
rst_n => addr[12].ACLR
rst_n => addr[13].ACLR
rst_n => addr[14].ACLR
rst_n => addr[15].ACLR
rst_n => addr[16].ACLR
rst_n => addr[17].ACLR
rst_n => addr[18].ACLR
rst_n => wr_done.ACLR
rst_n => sdr_rdackr2.ACLR
rst_n => sdr_rdackr1.ACLR
rst_n => delay[0].ACLR
rst_n => delay[1].ACLR
rst_n => delay[2].ACLR
rst_n => delay[3].ACLR
rst_n => delay[4].ACLR
rst_n => delay[5].ACLR
rst_n => delay[6].ACLR
rst_n => delay[7].ACLR
rst_n => delay[8].ACLR
rst_n => delay[9].ACLR
rst_n => delay[10].ACLR
rst_n => delay[11].ACLR
rst_n => delay[12].ACLR
rst_n => delay[13].ACLR
rst_n => delay[14].ACLR
rst_n => delay[15].ACLR
rst_n => cntwr[0].ACLR
rst_n => cntwr[1].ACLR
rst_n => cntwr[2].ACLR
rst_n => cntwr[3].ACLR
rst_n => cntwr[4].ACLR
rst_n => cntwr[5].ACLR
wrf_din[0] <= wrf_dinr[0].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[1] <= wrf_dinr[1].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[2] <= wrf_dinr[2].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[3] <= wrf_dinr[3].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[4] <= wrf_dinr[4].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[5] <= wrf_dinr[5].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[6] <= wrf_dinr[6].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[7] <= wrf_dinr[7].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[8] <= wrf_dinr[8].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[9] <= wrf_dinr[9].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[10] <= wrf_dinr[10].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[11] <= wrf_dinr[11].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[12] <= wrf_dinr[12].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[13] <= wrf_dinr[13].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[14] <= wrf_dinr[14].DB_MAX_OUTPUT_PORT_TYPE
wrf_din[15] <= wrf_dinr[15].DB_MAX_OUTPUT_PORT_TYPE
wrf_wrreq <= wrf_wrreqr.DB_MAX_OUTPUT_PORT_TYPE
moni_addr[0] <= <GND>
moni_addr[1] <= <GND>
moni_addr[2] <= <GND>
moni_addr[3] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[4] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[5] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[6] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[7] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[8] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[9] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[10] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[11] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[12] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[13] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[14] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[15] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[16] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[17] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[18] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[19] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[20] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
moni_addr[21] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
syswr_done <= wr_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdr_rdackr1.DATAIN
datain[0] => wrf_dinr[0].DATAIN
datain[1] => wrf_dinr[1].DATAIN
datain[2] => wrf_dinr[2].DATAIN
datain[3] => wrf_dinr[3].DATAIN
datain[4] => wrf_dinr[4].DATAIN
datain[5] => wrf_dinr[5].DATAIN
datain[6] => wrf_dinr[6].DATAIN
datain[7] => wrf_dinr[7].DATAIN
datain[8] => wrf_dinr[8].DATAIN
datain[9] => wrf_dinr[9].DATAIN
datain[10] => wrf_dinr[10].DATAIN
datain[11] => wrf_dinr[11].DATAIN
datain[12] => wrf_dinr[12].DATAIN
datain[13] => wrf_dinr[13].DATAIN
datain[14] => wrf_dinr[14].DATAIN
datain[15] => wrf_dinr[15].DATAIN
write <= arwrite.DB_MAX_OUTPUT_PORT_TYPE
index[0] <= indexx[0].DB_MAX_OUTPUT_PORT_TYPE
index[1] <= indexx[1].DB_MAX_OUTPUT_PORT_TYPE
index[2] <= indexx[2].DB_MAX_OUTPUT_PORT_TYPE
index[3] <= indexx[3].DB_MAX_OUTPUT_PORT_TYPE
index[4] <= indexx[4].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|uart_ctrl:uut_uartctrl
clk => clk.IN2
rst_n => rst_n.IN2
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_start => tx_start.IN1
fifo232_rdreq <= uart_tx:uut_tx.fifo232_rdreq
rs232_tx <= uart_tx:uut_tx.rs232_tx


|sdr_test|uart_ctrl:uut_uartctrl|uart_tx:uut_tx
clk => rs232_tx_r.CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => tx_enr2.CLK
clk => tx_enr1.CLK
clk => tx_en.CLK
rst_n => rs232_tx_r.PRESET
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => tx_en.ACLR
rst_n => tx_enr2.PRESET
rst_n => tx_enr1.PRESET
tx_data[0] => Mux0.IN15
tx_data[1] => Mux0.IN14
tx_data[2] => Mux0.IN13
tx_data[3] => Mux0.IN12
tx_data[4] => Mux0.IN11
tx_data[5] => Mux0.IN10
tx_data[6] => Mux0.IN9
tx_data[7] => Mux0.IN8
tx_start => tx_en.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => rs232_tx_r.OUTPUTSELECT
rs232_tx <= rs232_tx_r.DB_MAX_OUTPUT_PORT_TYPE
bps_start <= tx_en.DB_MAX_OUTPUT_PORT_TYPE
fifo232_rdreq <= fifo232_rdreq.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss
clk => clk_bps_r.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => clk_bps_r.ACLR
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
bps_start => cnt.OUTPUTSELECT
clk_bps <= clk_bps_r.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|array:array
clk => dat[0].CLK
clk => dat[1].CLK
clk => dat[2].CLK
clk => dat[3].CLK
clk => dat[4].CLK
clk => dat[5].CLK
clk => dat[6].CLK
clk => dat[7].CLK
clk => dat[8].CLK
clk => dat[9].CLK
clk => dat[10].CLK
clk => dat[11].CLK
clk => dat[12].CLK
clk => dat[13].CLK
clk => dat[14].CLK
clk => dat[15].CLK
write => dat[3].ENA
write => dat[2].ENA
write => dat[1].ENA
write => dat[0].ENA
write => dat[4].ENA
write => dat[5].ENA
write => dat[6].ENA
write => dat[7].ENA
write => dat[8].ENA
write => dat[9].ENA
write => dat[10].ENA
write => dat[11].ENA
write => dat[12].ENA
write => dat[13].ENA
write => dat[14].ENA
write => dat[15].ENA
index[0] => data.RADDR
index[1] => data.RADDR1
index[2] => data.RADDR2
index[3] => data.RADDR3
index[4] => data.RADDR4
dataout[0] <= dat[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dat[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dat[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dat[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dat[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dat[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dat[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dat[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dat[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dat[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dat[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dat[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dat[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dat[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dat[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dat[15].DB_MAX_OUTPUT_PORT_TYPE


