// Seed: 2456107730
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3
);
  assign module_1.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    inout wor id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    output logic id_9,
    output tri0 id_10
);
  always @(id_0) begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_0 = 1;
      id_0 = 1;
      if (1) id_9 <= 1'b0;
    end
  end
  tri1 id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_0
  );
endmodule
