$date
	Sun May 15 22:20:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module computer_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module computer_tb $end
$var reg 1 " reset $end
$upscope $end
$scope module computer_tb $end
$var wire 8 # writedata [7:0] $end
$upscope $end
$scope module computer_tb $end
$var wire 8 $ dataadr [7:0] $end
$upscope $end
$scope module computer_tb $end
$var wire 1 % memwrite $end
$upscope $end
$scope module computer_tb $end
$scope module comp $end
$var wire 16 & instr [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100001100000000 &
0%
b0 $
bx #
1"
1!
$end
#50
0!
#100
b0 #
1!
#150
0!
#200
1!
0"
#250
0!
#300
b101 $
bx #
b1100000100000101 &
1!
#350
0!
#400
b101 #
1!
#450
0!
#500
b1 $
bx #
b1100001000000001 &
1!
#550
0!
#600
b1 #
1!
#650
0!
#700
b100 $
b1110011000000111 &
1!
#750
0!
#800
1!
#850
0!
#900
b100 $
b101 #
b1101010100000001 &
1!
#950
0!
#1000
b11 $
b100 #
1!
#1050
0!
#1100
b1 $
b1100111100000001 &
b0 #
1!
#1150
0!
#1200
b10 $
b1 #
1!
#1250
0!
#1300
b0 $
b1111000000001000 &
b0 #
1!
#1350
0!
#1400
b1 $
b1 #
b1100001000000001 &
1!
#1450
0!
#1500
1!
#1550
0!
#1600
b10 $
b1110011000000111 &
1!
#1650
0!
#1700
1!
#1750
0!
#1800
b10 $
b11 #
b1101010100000001 &
1!
#1850
0!
#1900
b1 $
b10 #
1!
#1950
0!
#2000
b11 $
b1100111100000001 &
b10 #
1!
#2050
0!
#2100
b100 $
b11 #
1!
#2150
0!
#2200
b0 $
b1111000000001000 &
b0 #
1!
#2250
0!
#2300
b1 $
b1 #
b1100001000000001 &
1!
#2350
0!
#2400
1!
#2450
0!
#2500
b0 $
b1110011000000111 &
1!
#2550
0!
#2600
b0 $
b0 #
b0 &
1!
#2650
0!
#2700
1!
#2750
0!
#2800
1!
#2850
0!
#2900
1!
#2950
0!
#3000
1!
