# TCL File Generated by Component Editor 22.4
# Sun May 05 11:37:12 IST 2024
# DO NOT MODIFY


# 
# axil_interconnect "axil_interconnect" v1.0
#  2024.05.05.11:37:12
# 
# 

# 
# request TCL package from ACDS 22.4
# 
package require -exact qsys 22.4


# 
# module axil_interconnect
# 
set_module_property DESCRIPTION ""
set_module_property NAME axil_interconnect
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME axil_interconnect
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property OUT_OF_CONTEXT_SYNTHESIS_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axil_interconnect
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file arbiter.sv SYSTEM_VERILOG PATH arbiter.sv
add_fileset_file axil_interconnect.sv SYSTEM_VERILOG PATH axil_interconnect.sv TOP_LEVEL_FILE
add_fileset_file priority_encoder.sv SYSTEM_VERILOG PATH priority_encoder.sv


# 
# parameters
# 
add_parameter S_COUNT INTEGER 4 ""
set_parameter_property S_COUNT DEFAULT_VALUE 4
set_parameter_property S_COUNT DISPLAY_NAME S_COUNT
set_parameter_property S_COUNT UNITS None
set_parameter_property S_COUNT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property S_COUNT DESCRIPTION ""
set_parameter_property S_COUNT AFFECTS_GENERATION false
set_parameter_property S_COUNT HDL_PARAMETER true
set_parameter_property S_COUNT EXPORT true
add_parameter M_COUNT INTEGER 4 ""
set_parameter_property M_COUNT DEFAULT_VALUE 4
set_parameter_property M_COUNT DISPLAY_NAME M_COUNT
set_parameter_property M_COUNT UNITS None
set_parameter_property M_COUNT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_COUNT DESCRIPTION ""
set_parameter_property M_COUNT AFFECTS_GENERATION false
set_parameter_property M_COUNT HDL_PARAMETER true
set_parameter_property M_COUNT EXPORT true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter ADDR_WIDTH INTEGER 32 ""
set_parameter_property ADDR_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDR_WIDTH DISPLAY_NAME ADDR_WIDTH
set_parameter_property ADDR_WIDTH UNITS None
set_parameter_property ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDR_WIDTH DESCRIPTION ""
set_parameter_property ADDR_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDR_WIDTH HDL_PARAMETER true
set_parameter_property ADDR_WIDTH EXPORT true
add_parameter STRB_WIDTH INTEGER 4 ""
set_parameter_property STRB_WIDTH DEFAULT_VALUE 4
set_parameter_property STRB_WIDTH DISPLAY_NAME STRB_WIDTH
set_parameter_property STRB_WIDTH UNITS None
set_parameter_property STRB_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property STRB_WIDTH DESCRIPTION ""
set_parameter_property STRB_WIDTH AFFECTS_GENERATION false
set_parameter_property STRB_WIDTH HDL_PARAMETER true
set_parameter_property STRB_WIDTH EXPORT true
add_parameter M_REGIONS INTEGER 1
set_parameter_property M_REGIONS DEFAULT_VALUE 1
set_parameter_property M_REGIONS DISPLAY_NAME M_REGIONS
set_parameter_property M_REGIONS UNITS None
set_parameter_property M_REGIONS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_REGIONS AFFECTS_GENERATION false
set_parameter_property M_REGIONS HDL_PARAMETER true
set_parameter_property M_REGIONS EXPORT true
add_parameter M_BASE_ADDR INTEGER 0
set_parameter_property M_BASE_ADDR DEFAULT_VALUE 0
set_parameter_property M_BASE_ADDR DISPLAY_NAME M_BASE_ADDR
set_parameter_property M_BASE_ADDR UNITS None
set_parameter_property M_BASE_ADDR ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_BASE_ADDR AFFECTS_GENERATION false
set_parameter_property M_BASE_ADDR HDL_PARAMETER true
set_parameter_property M_BASE_ADDR EXPORT true
add_parameter M_ADDR_WIDTH INTEGER 0
set_parameter_property M_ADDR_WIDTH DEFAULT_VALUE 0
set_parameter_property M_ADDR_WIDTH DISPLAY_NAME M_ADDR_WIDTH
set_parameter_property M_ADDR_WIDTH UNITS None
set_parameter_property M_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_ADDR_WIDTH AFFECTS_GENERATION false
set_parameter_property M_ADDR_WIDTH HDL_PARAMETER true
set_parameter_property M_ADDR_WIDTH EXPORT true
add_parameter M_CONNECT_READ INTEGER 0
set_parameter_property M_CONNECT_READ DEFAULT_VALUE 0
set_parameter_property M_CONNECT_READ DISPLAY_NAME M_CONNECT_READ
set_parameter_property M_CONNECT_READ UNITS None
set_parameter_property M_CONNECT_READ ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_CONNECT_READ AFFECTS_GENERATION false
set_parameter_property M_CONNECT_READ HDL_PARAMETER true
set_parameter_property M_CONNECT_READ EXPORT true
add_parameter M_CONNECT_WRITE INTEGER 0
set_parameter_property M_CONNECT_WRITE DEFAULT_VALUE 0
set_parameter_property M_CONNECT_WRITE DISPLAY_NAME M_CONNECT_WRITE
set_parameter_property M_CONNECT_WRITE UNITS None
set_parameter_property M_CONNECT_WRITE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_CONNECT_WRITE AFFECTS_GENERATION false
set_parameter_property M_CONNECT_WRITE HDL_PARAMETER true
set_parameter_property M_CONNECT_WRITE EXPORT true
add_parameter M_SECURE INTEGER 0
set_parameter_property M_SECURE DEFAULT_VALUE 0
set_parameter_property M_SECURE DISPLAY_NAME M_SECURE
set_parameter_property M_SECURE UNITS None
set_parameter_property M_SECURE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property M_SECURE AFFECTS_GENERATION false
set_parameter_property M_SECURE HDL_PARAMETER true
set_parameter_property M_SECURE EXPORT true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock SV_INTERFACE_TYPE ""
set_interface_property clock SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
set_interface_property reset_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_sink SV_INTERFACE_TYPE ""
set_interface_property reset_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point altera_axi4lite_slave
# 
add_interface altera_axi4lite_slave axi4lite end
set_interface_property altera_axi4lite_slave associatedClock clock
set_interface_property altera_axi4lite_slave associatedReset reset_sink
set_interface_property altera_axi4lite_slave readAcceptanceCapability 1
set_interface_property altera_axi4lite_slave writeAcceptanceCapability 1
set_interface_property altera_axi4lite_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4lite_slave bridgesToMaster ""
set_interface_property altera_axi4lite_slave ENABLED true
set_interface_property altera_axi4lite_slave EXPORT_OF ""
set_interface_property altera_axi4lite_slave PORT_NAME_MAP ""
set_interface_property altera_axi4lite_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_slave SVD_ADDRESS_GROUP ""
set_interface_property altera_axi4lite_slave IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property altera_axi4lite_slave SV_INTERFACE_TYPE ""
set_interface_property altera_axi4lite_slave SV_INTERFACE_MODPORT_TYPE ""

add_interface_port altera_axi4lite_slave s_axil_awprot awprot Input 3
add_interface_port altera_axi4lite_slave s_axil_awaddr awaddr Input 32
add_interface_port altera_axi4lite_slave s_axil_awvalid awvalid Input 1
set_port_property s_axil_awvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_awready awready Output 1
set_port_property s_axil_awready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_wdata wdata Input 64
add_interface_port altera_axi4lite_slave s_axil_wstrb wstrb Input 8
add_interface_port altera_axi4lite_slave s_axil_wvalid wvalid Input 1
set_port_property s_axil_wvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_wready wready Output 1
set_port_property s_axil_wready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_bresp bresp Output 2
add_interface_port altera_axi4lite_slave s_axil_bvalid bvalid Output 1
set_port_property s_axil_bvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_bready bready Input 1
set_port_property s_axil_bready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_araddr araddr Input 64
add_interface_port altera_axi4lite_slave s_axil_arprot arprot Input 3
add_interface_port altera_axi4lite_slave s_axil_arvalid arvalid Input 1
set_port_property s_axil_arvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_arready arready Output 1
set_port_property s_axil_arready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_rdata rdata Output 64
add_interface_port altera_axi4lite_slave s_axil_rresp rresp Output 2
add_interface_port altera_axi4lite_slave s_axil_rvalid rvalid Output 1
set_port_property s_axil_rvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port altera_axi4lite_slave s_axil_rready rready Input 1
set_port_property s_axil_rready VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point altera_axi4lite_master
# 
add_interface altera_axi4lite_master axi4lite start
set_interface_property altera_axi4lite_master associatedClock clock
set_interface_property altera_axi4lite_master associatedReset reset_sink
set_interface_property altera_axi4lite_master readIssuingCapability 1
set_interface_property altera_axi4lite_master writeIssuingCapability 1
set_interface_property altera_axi4lite_master combinedIssuingCapability 1
set_interface_property altera_axi4lite_master ENABLED true
set_interface_property altera_axi4lite_master EXPORT_OF ""
set_interface_property altera_axi4lite_master PORT_NAME_MAP ""
set_interface_property altera_axi4lite_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4lite_master SVD_ADDRESS_GROUP ""
set_interface_property altera_axi4lite_master IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property altera_axi4lite_master SV_INTERFACE_TYPE ""
set_interface_property altera_axi4lite_master SV_INTERFACE_MODPORT_TYPE ""

add_interface_port altera_axi4lite_master m_axil_bready bready Output 1
add_interface_port altera_axi4lite_master m_axil_araddr araddr Output 32
add_interface_port altera_axi4lite_master m_axil_arprot arprot Output 3
add_interface_port altera_axi4lite_master m_axil_arvalid arvalid Output 1
add_interface_port altera_axi4lite_master m_axil_arready arready Input 1
add_interface_port altera_axi4lite_master m_axil_rdata rdata Input 64
add_interface_port altera_axi4lite_master m_axil_rresp rresp Input 2
add_interface_port altera_axi4lite_master m_axil_rvalid rvalid Input 1
add_interface_port altera_axi4lite_master m_axil_rready rready Output 1
add_interface_port altera_axi4lite_master m_axil_awaddr awaddr Output 64
add_interface_port altera_axi4lite_master m_axil_awprot awprot Output 3
add_interface_port altera_axi4lite_master m_axil_awvalid awvalid Output 1
add_interface_port altera_axi4lite_master m_axil_awready awready Input 1
add_interface_port altera_axi4lite_master m_axil_wdata wdata Output 64
add_interface_port altera_axi4lite_master m_axil_wstrb wstrb Output 8
add_interface_port altera_axi4lite_master m_axil_wvalid wvalid Output 1
add_interface_port altera_axi4lite_master m_axil_wready wready Input 1
add_interface_port altera_axi4lite_master m_axil_bresp bresp Input 2
add_interface_port altera_axi4lite_master m_axil_bvalid bvalid Input 1

