DIST_MEM_GEN_V4_1.v,verilog,xil_defaultlib,../../../../lab8.srcs/sources_1/ip/DIST_MEM_GEN_V4_1_1/sim/DIST_MEM_GEN_V4_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
