I 000044 55 1557          1410713465495 rtl
(_unit VHDL (test 0 5 (rtl 0 17 ))
	(_version vb4)
	(_time 1410713465496 2014.09.14 18:51:05)
	(_source (\./../../test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9acb9b95cecccd8d9fce8ec0ce9d999d9e9d9e9c9f)
	(_entity
		(_time 1410713465492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 3 -1
	)
)
I 000044 55 1587          1410713465817 rtl
(_unit VHDL (rc_counter 0 4 (rtl 0 21 ))
	(_version vb4)
	(_time 1410713465818 2014.09.14 18:51:05)
	(_source (\./../../rc_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b3e6b1e3b6e0f4e2e5a4b9b6e4b7e5e6e4e7e5e0)
	(_entity
		(_time 1410713465815)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 6 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal col ~extSTD.STANDARD.INTEGER 0 14 (_entity (_out ))))
		(_port (_internal row ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
		(_variable (_internal col_var ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
		(_variable (_internal row_var ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000051 55 3831          1410713466050 Behavioral
(_unit VHDL (std_fifo 0 5 (behavioral 0 25 ))
	(_version vb4)
	(_time 1410713466051 2014.09.14 18:51:06)
	(_source (\./../../std_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code cc9dc8989b9b9cd99d9bda9694cacaca9acbcfcbc8)
	(_entity
		(_time 1410713466045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
		(_signal (_internal full_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal empty_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal usedw_t ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO_Memory 0 35 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_variable (_internal Memory FIFO_Memory 0 36 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_scalar (_to (i 0)(c 9)))))
		(_variable (_internal Head ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_scalar (_to (i 0)(c 10)))))
		(_variable (_internal Tail ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_process 0 )))
		(_variable (_internal Looped ~extSTD.STANDARD.BOOLEAN 0 41 (_process 0 )))
		(_process
			(fifo_proc(_architecture 0 0 34 (_process (_simple)(_target(9)(10)(5))(_sensitivity(0))(_read(1)(2)(3)(4)))))
			(line__101(_architecture 1 0 101 (_process (_simple)(_target(11))(_sensitivity(0)(1))(_read(9)(10)(11)(2)(4)))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((Full)(full_t)))(_simpleassign BUF)(_target(7))(_sensitivity(9)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_alias((Empty)(empty_t)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__118(_architecture 4 0 118 (_assignment (_simple)(_alias((USEDW)(usedw_t)))(_target(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 11 -1
	)
)
I 000044 55 9890          1410713466260 rtl
(_unit VHDL (window_3x3 0 5 (rtl 0 29 ))
	(_version vb4)
	(_time 1410713466261 2014.09.14 18:51:06)
	(_source (\./../../window_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 96c7999999c19780c693d0cdc093c09595919e9595)
	(_entity
		(_time 1410713466256)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation fifo0 0 93 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn0))
			((DataIn)(a13))
			((ReadEn)(ReadEn0))
			((DataOut)(ofifo0))
			((Empty)(Empty0))
			((Full)(Full0))
			((USEDW)(usedw0))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_instantiation fifo1 0 110 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn1))
			((DataIn)(a23))
			((ReadEn)(ReadEn1))
			((DataOut)(ofifo1))
			((Empty)(Empty1))
			((Full)(Full1))
			((USEDW)(usedw1))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal a11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_architecture (_uni ))))
		(_signal (_internal a12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal a13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal a21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal a22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal a23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal a31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_signal (_internal a32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 57 (_architecture (_uni ))))
		(_signal (_internal a33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal WriteEn0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal ReadEn0 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal Full0 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal ofifo0 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal usedw0 ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_uni ))))
		(_signal (_internal WriteEn1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal ReadEn1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal Full1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ofifo1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_signal (_internal usedw1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture (_uni ))))
		(_signal (_internal dwrreqb ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(28)(36)(37)(38)(39)(40)(41)(42)(43)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(0)(1))(_read(13)(14)(15)(16)(17)(18)(19)(20)(21)(26)(32)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(2)))))
			(req(_architecture 1 0 200 (_process (_simple)(_target(23)(29)(34)(35))(_sensitivity(0))(_read(27)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
I 000044 55 20504         1410713466542 rtl
(_unit VHDL (sort_3x3 0 5 (rtl 0 35 ))
	(_version vb4)
	(_time 1410713466543 2014.09.14 18:51:06)
	(_source (\./../../sort_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code affea5f8aff9f9b8aba8fff9bcf4f6acaca8aca9f9a8ad)
	(_entity
		(_time 1410713466484)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_in ))))
		(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1220 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1222 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1224 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1226 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1228 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1230 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1232 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1234 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal c11_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal c11_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal c12_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal c12_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal c13_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal c13_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal c14_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal c14_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal c21_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal c21_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal c22_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal c22_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal c23_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal c23_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal c24_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal c24_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal c31_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal c31_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal c32_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal c32_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal c33_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal c33_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal c34_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal c34_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal c41_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal c41_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal c42_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal c42_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal c43_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal c43_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal c44_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal c44_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal c4a1_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal c4a1_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal c4a2_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal c4a2_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal c4b0_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal c4b0_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal c4b1_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal c4b1_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal c4b2_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal c4b2_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal c51_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal c51_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal c61_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal c61_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal c71_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal c71_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal c81_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal c81_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal c91_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal c91_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal c101_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal c101_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal c111_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal c111_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal r11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal r21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal r31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal r41 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal r42 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal r43 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal r4a1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal r4a2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal r4a3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal r4a4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 106 (_architecture (_uni ))))
		(_signal (_internal r4a5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal r4b1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal r4b4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal r4b5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_signal (_internal r51 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal r52 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 112 (_architecture (_uni ))))
		(_signal (_internal r53 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal r54 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 114 (_architecture (_uni ))))
		(_signal (_internal r55 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 115 (_architecture (_uni ))))
		(_signal (_internal r56 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 116 (_architecture (_uni ))))
		(_signal (_internal r57 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 117 (_architecture (_uni ))))
		(_signal (_internal r61 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 118 (_architecture (_uni ))))
		(_signal (_internal r62 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 119 (_architecture (_uni ))))
		(_signal (_internal r63 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 120 (_architecture (_uni ))))
		(_signal (_internal r64 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 121 (_architecture (_uni ))))
		(_signal (_internal r65 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_signal (_internal r66 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_signal (_internal r67 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 124 (_architecture (_uni ))))
		(_signal (_internal r71 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_signal (_internal r72 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_signal (_internal r73 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 127 (_architecture (_uni ))))
		(_signal (_internal r74 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 128 (_architecture (_uni ))))
		(_signal (_internal r75 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 129 (_architecture (_uni ))))
		(_signal (_internal r76 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 130 (_architecture (_uni ))))
		(_signal (_internal r77 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 131 (_architecture (_uni ))))
		(_signal (_internal r81 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal r82 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_signal (_internal r83 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 134 (_architecture (_uni ))))
		(_signal (_internal r84 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 135 (_architecture (_uni ))))
		(_signal (_internal r85 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 136 (_architecture (_uni ))))
		(_signal (_internal r86 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 137 (_architecture (_uni ))))
		(_signal (_internal r87 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 138 (_architecture (_uni ))))
		(_signal (_internal r91 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 139 (_architecture (_uni ))))
		(_signal (_internal r92 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 140 (_architecture (_uni ))))
		(_signal (_internal r93 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 141 (_architecture (_uni ))))
		(_signal (_internal r94 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 142 (_architecture (_uni ))))
		(_signal (_internal r95 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 143 (_architecture (_uni ))))
		(_signal (_internal r96 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 144 (_architecture (_uni ))))
		(_signal (_internal r97 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 145 (_architecture (_uni ))))
		(_signal (_internal r101 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 146 (_architecture (_uni ))))
		(_signal (_internal r102 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 147 (_architecture (_uni ))))
		(_signal (_internal r103 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 148 (_architecture (_uni ))))
		(_signal (_internal r104 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 149 (_architecture (_uni ))))
		(_signal (_internal r105 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 150 (_architecture (_uni ))))
		(_signal (_internal r106 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 151 (_architecture (_uni ))))
		(_signal (_internal r107 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 152 (_architecture (_uni ))))
		(_signal (_internal r111 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 153 (_architecture (_uni ))))
		(_signal (_internal r112 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 154 (_architecture (_uni ))))
		(_signal (_internal r113 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 155 (_architecture (_uni ))))
		(_signal (_internal r114 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 156 (_architecture (_uni ))))
		(_signal (_internal r115 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 157 (_architecture (_uni ))))
		(_signal (_internal r116 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 158 (_architecture (_uni ))))
		(_signal (_internal r117 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 159 (_architecture (_uni ))))
		(_signal (_internal dddddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal dddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal ddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_process
			(line__178(_architecture 0 0 178 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(126)(127)(128)(129)(130)(131)(132)(133)(134)(135)(136)(137)(138)(139)(140)(141)(142)(143)(144)(145)(146)(147)(148)(149)(150)(151)(152)(153))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(126)(127)(128)(129)(130)(131)(132)(133)(134)(135)(136)(137)(138)(139)(140)(141)(142)(143)(144)(145)(146)(147)(148)(149)(150)(151)(152)(153)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 20 -1
	)
)
I 000044 55 16317         1410713466752 rtl
(_unit VHDL (sort_filter 0 5 (rtl 0 21 ))
	(_version vb4)
	(_time 1410713466753 2014.09.14 18:51:06)
	(_source (\./../../sort_filter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8adbd8848ddcdc9d8e8edd8e9cd0d28cd98d8e8c8f8d88)
	(_entity
		(_time 1410713466747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sort_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 31 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 32 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 35 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 38 (_entity (_in ))))
				(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 43 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 44 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 45 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 46 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 47 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 48 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 49 (_entity (_out ))))
			)
		)
		(window_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 83 (_entity (_out ))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 84 (_entity (_out ))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 85 (_entity (_out ))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_entity (_out ))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 87 (_entity (_out ))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 88 (_entity (_out ))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 89 (_entity (_out ))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 90 (_entity (_out ))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 91 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
			)
		)
		(rc_counter
			(_object
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 98 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal col ~extSTD.STANDARD.INTEGER 0 105 (_entity (_out ))))
				(_port (_internal row ~extSTD.STANDARD.INTEGER 0 106 (_entity (_out ))))
			)
		)
	)
	(_instantiation sort_3x3_0 0 134 (_component sort_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DVw)(DVw))
			((DVs)(DVs))
			((s1)(s1))
			((s2)(s2))
			((s3)(s3))
			((s4)(s4))
			((s5)(s5))
			((s6)(s6))
			((s7)(s7))
			((s8)(s8))
			((s9)(s9))
		)
		(_use (_entity . sort_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DVw)(DVw))
				((DVs)(DVs))
				((s1)(s1))
				((s2)(s2))
				((s3)(s3))
				((s4)(s4))
				((s5)(s5))
				((s6)(s6))
				((s7)(s7))
				((s8)(s8))
				((s9)(s9))
			)
		)
	)
	(_instantiation window_3x3_0 0 163 (_component window_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(DataIn))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DVw))
		)
		(_use (_entity . window_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_instantiation rc_counter0 0 183 (_component rc_counter )
		(_generic
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(rst))
			((col)(col))
			((row)(row))
		)
		(_use (_entity . rc_counter)
			(_generic
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 8 \5\ (_entity ((i 5)))))
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 9 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 10 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 53 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 54 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 55 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 56 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 57 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 58 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 59 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 60 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 61 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 65 (_architecture (_uni ))))
		(_signal (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 66 (_architecture (_uni ))))
		(_signal (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 67 (_architecture (_uni ))))
		(_signal (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 70 (_architecture (_uni ))))
		(_signal (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 71 (_architecture (_uni ))))
		(_signal (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal col ~extSTD.STANDARD.INTEGER 0 110 (_architecture (_uni ((i 0))))))
		(_signal (_internal row ~extSTD.STANDARD.INTEGER 0 111 (_architecture (_uni ((i 0))))))
		(_signal (_internal col_c ~extSTD.STANDARD.INTEGER 0 112 (_architecture (_uni ((i 0))))))
		(_signal (_internal row_c ~extSTD.STANDARD.INTEGER 0 113 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt1 ~extSTD.STANDARD.INTEGER 0 114 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt2 ~extSTD.STANDARD.INTEGER 0 115 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt3 ~extSTD.STANDARD.INTEGER 0 116 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt4 ~extSTD.STANDARD.INTEGER 0 117 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt5 ~extSTD.STANDARD.INTEGER 0 118 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt6 ~extSTD.STANDARD.INTEGER 0 119 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt7 ~extSTD.STANDARD.INTEGER 0 120 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt8 ~extSTD.STANDARD.INTEGER 0 121 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt9 ~extSTD.STANDARD.INTEGER 0 122 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt10 ~extSTD.STANDARD.INTEGER 0 123 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt11 ~extSTD.STANDARD.INTEGER 0 124 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt12 ~extSTD.STANDARD.INTEGER 0 125 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt13 ~extSTD.STANDARD.INTEGER 0 126 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt14 ~extSTD.STANDARD.INTEGER 0 127 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt15 ~extSTD.STANDARD.INTEGER 0 128 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt16 ~extSTD.STANDARD.INTEGER 0 129 (_architecture (_uni ((i 0))))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ((i 2))))))
		(_process
			(sort_filter_0(_architecture 0 0 197 (_process (_simple)(_target(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(3)(4))(_sensitivity(0)(1))(_read(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 22 -1
	)
)
I 000050 55 33223         1410713466986 Structure
(_unit VHDL (efb_spi 0 14 (structure 0 31 ))
	(_version vb4)
	(_time 1410713466987 2014.09.14 18:51:06)
	(_source (\./../../efb_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_parameters dbg)
	(_code 74242375762322617625672f25727d727172727276)
	(_entity
		(_time 1410713466977)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(bb
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(EFB
			(_object
				(_generic (_internal EFB_I2C1 ~STRING~13 0 58 (_entity -1 )))
				(_generic (_internal EFB_I2C2 ~STRING~131 0 58 (_entity -1 )))
				(_generic (_internal EFB_SPI ~STRING~132 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC ~STRING~133 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC_PORTMODE ~STRING~134 0 60 (_entity -1 )))
				(_generic (_internal EFB_UFM ~STRING~135 0 60 (_entity -1 )))
				(_generic (_internal EFB_WB_CLK_FREQ ~STRING~136 0 61 (_entity -1 )))
				(_generic (_internal DEV_DENSITY ~STRING~137 0 61 (_entity -1 )))
				(_generic (_internal UFM_INIT_PAGES ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 )))
				(_generic (_internal UFM_INIT_START_PAGE ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 )))
				(_generic (_internal UFM_INIT_ALL_ZEROS ~STRING~138 0 64 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_NAME ~STRING~139 0 65 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_FORMAT ~STRING~1310 0 66 (_entity -1 )))
				(_generic (_internal I2C1_ADDRESSING ~STRING~1311 0 67 (_entity -1 )))
				(_generic (_internal I2C2_ADDRESSING ~STRING~1312 0 67 (_entity -1 )))
				(_generic (_internal I2C1_SLAVE_ADDR ~STRING~1313 0 68 (_entity -1 )))
				(_generic (_internal I2C2_SLAVE_ADDR ~STRING~1314 0 68 (_entity -1 )))
				(_generic (_internal I2C1_BUS_PERF ~STRING~1315 0 69 (_entity -1 )))
				(_generic (_internal I2C2_BUS_PERF ~STRING~1316 0 69 (_entity -1 )))
				(_generic (_internal I2C1_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 )))
				(_generic (_internal I2C2_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 )))
				(_generic (_internal I2C1_GEN_CALL ~STRING~1317 0 71 (_entity -1 )))
				(_generic (_internal I2C2_GEN_CALL ~STRING~1318 0 72 (_entity -1 )))
				(_generic (_internal I2C1_WAKEUP ~STRING~1319 0 72 (_entity -1 )))
				(_generic (_internal I2C2_WAKEUP ~STRING~1320 0 73 (_entity -1 )))
				(_generic (_internal SPI_MODE ~STRING~1321 0 73 (_entity -1 )))
				(_generic (_internal SPI_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 )))
				(_generic (_internal SPI_LSB_FIRST ~STRING~1322 0 74 (_entity -1 )))
				(_generic (_internal SPI_CLK_INV ~STRING~1323 0 75 (_entity -1 )))
				(_generic (_internal SPI_PHASE_ADJ ~STRING~1324 0 75 (_entity -1 )))
				(_generic (_internal SPI_SLAVE_HANDSHAKE ~STRING~1325 0 76 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXRDY ~STRING~1326 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXRDY ~STRING~1327 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXOVR ~STRING~1328 0 78 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXOVR ~STRING~1329 0 78 (_entity -1 )))
				(_generic (_internal SPI_WAKEUP ~STRING~1330 0 79 (_entity -1 )))
				(_generic (_internal TC_MODE ~STRING~1331 0 79 (_entity -1 )))
				(_generic (_internal TC_SCLK_SEL ~STRING~1332 0 80 (_entity -1 )))
				(_generic (_internal TC_CCLK_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity -1 )))
				(_generic (_internal GSR ~STRING~1333 0 81 (_entity -1 )))
				(_generic (_internal TC_TOP_SET ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 )))
				(_generic (_internal TC_OCR_SET ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 )))
				(_generic (_internal TC_OC_MODE ~STRING~1334 0 82 (_entity -1 )))
				(_generic (_internal TC_RESETN ~STRING~1335 0 83 (_entity -1 )))
				(_generic (_internal TC_TOP_SEL ~STRING~1336 0 83 (_entity -1 )))
				(_generic (_internal TC_OV_INT ~STRING~1337 0 84 (_entity -1 )))
				(_generic (_internal TC_OCR_INT ~STRING~1338 0 84 (_entity -1 )))
				(_generic (_internal TC_ICR_INT ~STRING~1339 0 85 (_entity -1 )))
				(_generic (_internal TC_OVERFLOW ~STRING~1340 0 85 (_entity -1 )))
				(_generic (_internal TC_ICAPTURE ~STRING~1341 0 86 (_entity -1 )))
				(_port (_internal WBCLKI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBRSTI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBCYCI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBSTBI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBWEI ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI7 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI6 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI5 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI4 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI3 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI2 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI1 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI7 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI6 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI4 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI3 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI2 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL0ACKI ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL1DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1ACKI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SCLI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SDAI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SCLI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SDAI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPISCKI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPIMISOI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPIMOSII ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPISCSN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCCLKI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCRSTN ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal TCIC ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal UFMSN ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal WBDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal WBDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal WBACKO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal PLLCLKO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLLRSTO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLL0STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLL1STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLLWEO ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO4 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO3 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO1 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLADRO0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal PLLDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal I2C1SCLO ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SDAO ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C1SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C2SCLO ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SDAO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C2SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C1IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal I2C2IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal SPISCKO ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPISCKEN ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPIMISOO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMISOEN ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMOSIO ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMOSIEN ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMCSN7 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN6 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN5 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPIMCSN0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPICSNEN ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal SPIIRQO ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal TCINT ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal TCOC ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal WBCUFMIRQ ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGWAKE ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 148 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation BBspi_mosi 0 151 (_component bb )
		(_port
			((I)(spi_mosi_o))
			((T)(spi_mosi_oe))
			((O)(spi_mosi_i))
			((B)(spi_mosi))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_miso 0 155 (_component bb )
		(_port
			((I)(spi_miso_o))
			((T)(spi_miso_oe))
			((O)(spi_miso_i))
			((B)(spi_miso))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_clk 0 159 (_component bb )
		(_port
			((I)(spi_clk_o))
			((T)(spi_clk_oe))
			((O)(spi_clk_i))
			((B)(spi_clk))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 162 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_instantiation EFBInst_0 0 165 (_component EFB )
		(_generic
			((EFB_I2C1)(_string \"DISABLED"\))
			((EFB_I2C2)(_string \"DISABLED"\))
			((EFB_SPI)(_string \"ENABLED"\))
			((EFB_TC)(_string \"DISABLED"\))
			((EFB_TC_PORTMODE)(_string \"WB"\))
			((EFB_UFM)(_string \"DISABLED"\))
			((EFB_WB_CLK_FREQ)(_string \"50.0"\))
			((DEV_DENSITY)(_string \"7000L"\))
			((UFM_INIT_PAGES)((i 0)))
			((UFM_INIT_START_PAGE)((i 0)))
			((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
			((UFM_INIT_FILE_NAME)(_string \"NONE"\))
			((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
			((I2C1_ADDRESSING)(_string \"7BIT"\))
			((I2C2_ADDRESSING)(_string \"7BIT"\))
			((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
			((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
			((I2C1_BUS_PERF)(_string \"100kHz"\))
			((I2C2_BUS_PERF)(_string \"100kHz"\))
			((I2C1_CLK_DIVIDER)((i 1)))
			((I2C2_CLK_DIVIDER)((i 1)))
			((I2C1_GEN_CALL)(_string \"DISABLED"\))
			((I2C2_GEN_CALL)(_string \"DISABLED"\))
			((I2C1_WAKEUP)(_string \"DISABLED"\))
			((I2C2_WAKEUP)(_string \"DISABLED"\))
			((SPI_MODE)(_string \"SLAVE"\))
			((SPI_CLK_DIVIDER)((i 1)))
			((SPI_LSB_FIRST)(_string \"DISABLED"\))
			((SPI_CLK_INV)(_string \"DISABLED"\))
			((SPI_PHASE_ADJ)(_string \"DISABLED"\))
			((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
			((SPI_INTR_TXRDY)(_string \"DISABLED"\))
			((SPI_INTR_RXRDY)(_string \"DISABLED"\))
			((SPI_INTR_TXOVR)(_string \"DISABLED"\))
			((SPI_INTR_RXOVR)(_string \"DISABLED"\))
			((SPI_WAKEUP)(_string \"DISABLED"\))
			((TC_MODE)(_string \"CTCM"\))
			((TC_SCLK_SEL)(_string \"PCLOCK"\))
			((TC_CCLK_SEL)((i 1)))
			((GSR)(_string \"ENABLED"\))
			((TC_TOP_SET)((i 65535)))
			((TC_OCR_SET)((i 32767)))
			((TC_OC_MODE)(_string \"TOGGLE"\))
			((TC_RESETN)(_string \"ENABLED"\))
			((TC_TOP_SEL)(_string \"OFF"\))
			((TC_OV_INT)(_string \"OFF"\))
			((TC_OCR_INT)(_string \"OFF"\))
			((TC_ICR_INT)(_string \"OFF"\))
			((TC_OVERFLOW)(_string \"DISABLED"\))
			((TC_ICAPTURE)(_string \"DISABLED"\))
		)
		(_port
			((WBCLKI)(wb_clk_i))
			((WBRSTI)(wb_rst_i))
			((WBCYCI)(wb_cyc_i))
			((WBSTBI)(wb_stb_i))
			((WBWEI)(wb_we_i))
			((WBADRI7)(wb_adr_i(7)))
			((WBADRI6)(wb_adr_i(6)))
			((WBADRI5)(wb_adr_i(5)))
			((WBADRI4)(wb_adr_i(4)))
			((WBADRI3)(wb_adr_i(3)))
			((WBADRI2)(wb_adr_i(2)))
			((WBADRI1)(wb_adr_i(1)))
			((WBADRI0)(wb_adr_i(0)))
			((WBDATI7)(wb_dat_i(7)))
			((WBDATI6)(wb_dat_i(6)))
			((WBDATI5)(wb_dat_i(5)))
			((WBDATI4)(wb_dat_i(4)))
			((WBDATI3)(wb_dat_i(3)))
			((WBDATI2)(wb_dat_i(2)))
			((WBDATI1)(wb_dat_i(1)))
			((WBDATI0)(wb_dat_i(0)))
			((PLL0DATI7)(scuba_vlo))
			((PLL0DATI6)(scuba_vlo))
			((PLL0DATI5)(scuba_vlo))
			((PLL0DATI4)(scuba_vlo))
			((PLL0DATI3)(scuba_vlo))
			((PLL0DATI2)(scuba_vlo))
			((PLL0DATI1)(scuba_vlo))
			((PLL0DATI0)(scuba_vlo))
			((PLL0ACKI)(scuba_vlo))
			((PLL1DATI7)(scuba_vlo))
			((PLL1DATI6)(scuba_vlo))
			((PLL1DATI5)(scuba_vlo))
			((PLL1DATI4)(scuba_vlo))
			((PLL1DATI3)(scuba_vlo))
			((PLL1DATI2)(scuba_vlo))
			((PLL1DATI1)(scuba_vlo))
			((PLL1DATI0)(scuba_vlo))
			((PLL1ACKI)(scuba_vlo))
			((I2C1SCLI)(scuba_vlo))
			((I2C1SDAI)(scuba_vlo))
			((I2C2SCLI)(scuba_vlo))
			((I2C2SDAI)(scuba_vlo))
			((SPISCKI)(spi_clk_i))
			((SPIMISOI)(spi_miso_i))
			((SPIMOSII)(spi_mosi_i))
			((SPISCSN)(spi_scsn))
			((TCCLKI)(scuba_vlo))
			((TCRSTN)(scuba_vlo))
			((TCIC)(scuba_vlo))
			((UFMSN)(scuba_vhi))
			((WBDATO7)(wb_dat_o(7)))
			((WBDATO6)(wb_dat_o(6)))
			((WBDATO5)(wb_dat_o(5)))
			((WBDATO4)(wb_dat_o(4)))
			((WBDATO3)(wb_dat_o(3)))
			((WBDATO2)(wb_dat_o(2)))
			((WBDATO1)(wb_dat_o(1)))
			((WBDATO0)(wb_dat_o(0)))
			((WBACKO)(wb_ack_o))
			((PLLCLKO)(_open))
			((PLLRSTO)(_open))
			((PLL0STBO)(_open))
			((PLL1STBO)(_open))
			((PLLWEO)(_open))
			((PLLADRO4)(_open))
			((PLLADRO3)(_open))
			((PLLADRO2)(_open))
			((PLLADRO1)(_open))
			((PLLADRO0)(_open))
			((PLLDATO7)(_open))
			((PLLDATO6)(_open))
			((PLLDATO5)(_open))
			((PLLDATO4)(_open))
			((PLLDATO3)(_open))
			((PLLDATO2)(_open))
			((PLLDATO1)(_open))
			((PLLDATO0)(_open))
			((I2C1SCLO)(_open))
			((I2C1SCLOEN)(_open))
			((I2C1SDAO)(_open))
			((I2C1SDAOEN)(_open))
			((I2C2SCLO)(_open))
			((I2C2SCLOEN)(_open))
			((I2C2SDAO)(_open))
			((I2C2SDAOEN)(_open))
			((I2C1IRQO)(_open))
			((I2C2IRQO)(_open))
			((SPISCKO)(spi_clk_o))
			((SPISCKEN)(spi_clk_oe))
			((SPIMISOO)(spi_miso_o))
			((SPIMISOEN)(spi_miso_oe))
			((SPIMOSIO)(spi_mosi_o))
			((SPIMOSIEN)(spi_mosi_oe))
			((SPIMCSN7)(_open))
			((SPIMCSN6)(_open))
			((SPIMCSN5)(_open))
			((SPIMCSN4)(_open))
			((SPIMCSN3)(_open))
			((SPIMCSN2)(_open))
			((SPIMCSN1)(_open))
			((SPIMCSN0)(_open))
			((SPICSNEN)(_open))
			((SPIIRQO)(_open))
			((TCINT)(_open))
			((TCOC)(_open))
			((WBCUFMIRQ)(_open))
			((CFGWAKE)(_open))
			((CFGSTDBY)(_open))
		)
		(_use (_entity machxo2 EFB)
			(_generic
				((EFB_I2C1)(_string \"DISABLED"\))
				((EFB_I2C2)(_string \"DISABLED"\))
				((EFB_SPI)(_string \"ENABLED"\))
				((EFB_TC)(_string \"DISABLED"\))
				((EFB_TC_PORTMODE)(_string \"WB"\))
				((EFB_UFM)(_string \"DISABLED"\))
				((EFB_WB_CLK_FREQ)(_string \"50.0"\))
				((DEV_DENSITY)(_string \"7000L"\))
				((UFM_INIT_PAGES)((i 0)))
				((UFM_INIT_START_PAGE)((i 0)))
				((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
				((UFM_INIT_FILE_NAME)(_string \"NONE"\))
				((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
				((I2C1_ADDRESSING)(_string \"7BIT"\))
				((I2C2_ADDRESSING)(_string \"7BIT"\))
				((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
				((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
				((I2C1_BUS_PERF)(_string \"100kHz"\))
				((I2C2_BUS_PERF)(_string \"100kHz"\))
				((I2C1_CLK_DIVIDER)((i 1)))
				((I2C2_CLK_DIVIDER)((i 1)))
				((I2C1_GEN_CALL)(_string \"DISABLED"\))
				((I2C2_GEN_CALL)(_string \"DISABLED"\))
				((I2C1_WAKEUP)(_string \"DISABLED"\))
				((I2C2_WAKEUP)(_string \"DISABLED"\))
				((SPI_MODE)(_string \"SLAVE"\))
				((SPI_CLK_DIVIDER)((i 1)))
				((SPI_LSB_FIRST)(_string \"DISABLED"\))
				((SPI_CLK_INV)(_string \"DISABLED"\))
				((SPI_PHASE_ADJ)(_string \"DISABLED"\))
				((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
				((SPI_INTR_TXRDY)(_string \"DISABLED"\))
				((SPI_INTR_RXRDY)(_string \"DISABLED"\))
				((SPI_INTR_TXOVR)(_string \"DISABLED"\))
				((SPI_INTR_RXOVR)(_string \"DISABLED"\))
				((SPI_WAKEUP)(_string \"DISABLED"\))
				((TC_MODE)(_string \"CTCM"\))
				((TC_SCLK_SEL)(_string \"PCLOCK"\))
				((TC_CCLK_SEL)((i 1)))
				((GSR)(_string \"ENABLED"\))
				((TC_TOP_SET)((i 65535)))
				((TC_OCR_SET)((i 32767)))
				((TC_OC_MODE)(_string \"TOGGLE"\))
				((TC_RESETN)(_string \"ENABLED"\))
				((TC_TOP_SEL)(_string \"OFF"\))
				((TC_OV_INT)(_string \"OFF"\))
				((TC_OCR_INT)(_string \"OFF"\))
				((TC_ICR_INT)(_string \"OFF"\))
				((TC_OVERFLOW)(_string \"DISABLED"\))
				((TC_ICAPTURE)(_string \"DISABLED"\))
			)
			(_port
				((WBCLKI)(WBCLKI))
				((WBRSTI)(WBRSTI))
				((WBCYCI)(WBCYCI))
				((WBSTBI)(WBSTBI))
				((WBWEI)(WBWEI))
				((WBADRI7)(WBADRI7))
				((WBADRI6)(WBADRI6))
				((WBADRI5)(WBADRI5))
				((WBADRI4)(WBADRI4))
				((WBADRI3)(WBADRI3))
				((WBADRI2)(WBADRI2))
				((WBADRI1)(WBADRI1))
				((WBADRI0)(WBADRI0))
				((WBDATI7)(WBDATI7))
				((WBDATI6)(WBDATI6))
				((WBDATI5)(WBDATI5))
				((WBDATI4)(WBDATI4))
				((WBDATI3)(WBDATI3))
				((WBDATI2)(WBDATI2))
				((WBDATI1)(WBDATI1))
				((WBDATI0)(WBDATI0))
				((PLL0DATI7)(PLL0DATI7))
				((PLL0DATI6)(PLL0DATI6))
				((PLL0DATI5)(PLL0DATI5))
				((PLL0DATI4)(PLL0DATI4))
				((PLL0DATI3)(PLL0DATI3))
				((PLL0DATI2)(PLL0DATI2))
				((PLL0DATI1)(PLL0DATI1))
				((PLL0DATI0)(PLL0DATI0))
				((PLL0ACKI)(PLL0ACKI))
				((PLL1DATI7)(PLL1DATI7))
				((PLL1DATI6)(PLL1DATI6))
				((PLL1DATI5)(PLL1DATI5))
				((PLL1DATI4)(PLL1DATI4))
				((PLL1DATI3)(PLL1DATI3))
				((PLL1DATI2)(PLL1DATI2))
				((PLL1DATI1)(PLL1DATI1))
				((PLL1DATI0)(PLL1DATI0))
				((PLL1ACKI)(PLL1ACKI))
				((I2C1SCLI)(I2C1SCLI))
				((I2C1SDAI)(I2C1SDAI))
				((I2C2SCLI)(I2C2SCLI))
				((I2C2SDAI)(I2C2SDAI))
				((SPISCKI)(SPISCKI))
				((SPIMISOI)(SPIMISOI))
				((SPIMOSII)(SPIMOSII))
				((SPISCSN)(SPISCSN))
				((TCCLKI)(TCCLKI))
				((TCRSTN)(TCRSTN))
				((TCIC)(TCIC))
				((UFMSN)(UFMSN))
				((WBDATO7)(WBDATO7))
				((WBDATO6)(WBDATO6))
				((WBDATO5)(WBDATO5))
				((WBDATO4)(WBDATO4))
				((WBDATO3)(WBDATO3))
				((WBDATO2)(WBDATO2))
				((WBDATO1)(WBDATO1))
				((WBDATO0)(WBDATO0))
				((WBACKO)(WBACKO))
				((PLLCLKO)(_open))
				((PLLRSTO)(_open))
				((PLL0STBO)(_open))
				((PLL1STBO)(_open))
				((PLLWEO)(_open))
				((PLLADRO4)(_open))
				((PLLADRO3)(_open))
				((PLLADRO2)(_open))
				((PLLADRO1)(_open))
				((PLLADRO0)(_open))
				((PLLDATO7)(_open))
				((PLLDATO6)(_open))
				((PLLDATO5)(_open))
				((PLLDATO4)(_open))
				((PLLDATO3)(_open))
				((PLLDATO2)(_open))
				((PLLDATO1)(_open))
				((PLLDATO0)(_open))
				((WBCUFMIRQ)(_open))
				((I2C1SCLO)(_open))
				((I2C1SCLOEN)(_open))
				((I2C1SDAO)(_open))
				((I2C1SDAOEN)(_open))
				((I2C2SCLO)(_open))
				((I2C2SCLOEN)(_open))
				((I2C2SDAO)(_open))
				((I2C2SDAOEN)(_open))
				((I2C1IRQO)(_open))
				((I2C2IRQO)(_open))
				((SPISCKO)(SPISCKO))
				((SPISCKEN)(SPISCKEN))
				((SPIMISOO)(SPIMISOO))
				((SPIMISOEN)(SPIMISOEN))
				((SPIMOSIO)(SPIMOSIO))
				((SPIMOSIEN)(SPIMOSIEN))
				((SPIMCSN0)(_open))
				((SPIMCSN1)(_open))
				((SPIMCSN2)(_open))
				((SPIMCSN3)(_open))
				((SPIMCSN4)(_open))
				((SPIMCSN5)(_open))
				((SPIMCSN6)(_open))
				((SPIMCSN7)(_open))
				((SPICSNEN)(_open))
				((SPIIRQO)(_open))
				((TCINT)(_open))
				((TCOC)(_open))
				((CFGWAKE)(_open))
				((CFGSTDBY)(_open))
			)
		)
	)
	(_object
		(_port (_internal wb_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal wb_rst_i ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal wb_cyc_i ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal wb_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal wb_we_i ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_adr_i ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_i ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_o ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_entity (_out ))))
		(_port (_internal wb_ack_o ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_inout ))))
		(_port (_internal spi_scsn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_oe ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal spi_miso_oe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal spi_miso_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal spi_clk_oe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal spi_clk_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_i ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal spi_miso_i ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal spi_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~138 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~139 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1310 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1311 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1312 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1314 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1315 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1316 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1317 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1318 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1319 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1320 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1321 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1322 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1323 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1324 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1325 0 76 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1326 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1327 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1328 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1329 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1330 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1331 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1332 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1333 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1334 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1335 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1336 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1337 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1338 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1339 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1340 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1341 0 86 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
)
I 000044 55 4433          1410713467204 rtl
(_unit VHDL (spi2 0 5 (rtl 0 22 ))
	(_version vb4)
	(_time 1410713467205 2014.09.14 18:51:07)
	(_source (\./../../spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 4e1f1e4d1b19135d44495d151f48474d4c494d494e)
	(_entity
		(_time 1410713467190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_instantiation efb0 0 48 (_entity . efb_spi)
		(_port
			((wb_clk_i)(clk))
			((wb_rst_i)((i 2)))
			((wb_cyc_i)(wbcyc))
			((wb_stb_i)(wbstb))
			((wb_we_i)(wbwe))
			((wb_adr_i)(wbaddr))
			((wb_dat_i)(wbdat_i))
			((wb_dat_o)(wbdat_o))
			((wb_ack_o)(wback))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_scsn)(spi_cs))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_inout ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal states 0 24 (_enum1 init idle read_rxdr write_txdr (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 25 (_architecture (_uni ((i 0))))))
		(_signal (_internal wbcyc ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal wbstb ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal wbwe ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wbaddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal wbdat_i ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal wbdat_o ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal wback ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPICR2 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_architecture (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPISR ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPIRXDR ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_architecture (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPITXDR ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_architecture (_string \"01011001"\))))
		(_variable (_internal just_written ~extieee.std_logic_1164.STD_LOGIC 0 66 (_process 0 ((i 2)))))
		(_variable (_internal write_pending ~extieee.std_logic_1164.STD_LOGIC 0 67 (_process 0 ((i 2)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(3)(4))(_sensitivity(0))(_read(9)(15)(16)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 898           1410713467393 rtl
(_unit VHDL (reset 0 5 (rtl 0 13 ))
	(_version vb4)
	(_time 1410713467394 2014.09.14 18:51:07)
	(_source (\./../../reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 09585f0f055f5e1f0d061d525a0f0c0e0a0f0c0e0d)
	(_entity
		(_time 1410713467391)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 10570         1410713467630 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713467631 2014.09.14 18:51:07)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_parameters dbg)
	(_code f3a3f3a3f1a4aee5f5a0b7a9a3f5faf5a6f5a7f5f2)
	(_entity
		(_time 1410713467622)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 112 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 113 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(16))(_sensitivity(11)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(13)(17)(18))(_sensitivity(10)(16))(_read(12)(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
I 000049 55 6527          1410713467818 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410713467819 2014.09.14 18:51:07)
	(_source (\./../../window_3x3_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code affefef8fcf9f8b8adaabdf5fba9faa9aca9a7a8ab)
	(_entity
		(_time 1410713467816)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(window_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36 (_entity (_out ))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_entity (_out ))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_out ))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40 (_entity (_out ))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 41 (_entity (_out ))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 42 (_entity (_out ))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 43 (_entity (_out ))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 44 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 68 (_component window_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(datain))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DV))
		)
		(_use (_entity . window_3x3)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 51 (_architecture (_uni ))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 52 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 54 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 55 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 56 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 57 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 58 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 63 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 105 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 106 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 107 (_process 2 (_code 3))))
		(_process
			(clk_process(_architecture 0 0 92 (_process (_wait_for)(_target(0))(_read(13)))))
			(reset_process(_architecture 1 0 98 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 104 (_process (_target(2))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1634624876 942813535 942813560 1852400174 )
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 5368          1410713468060 behavior
(_unit VHDL (testbench 0 29 (behavior 0 32 ))
	(_version vb4)
	(_time 1410713468061 2014.09.14 18:51:08)
	(_source (\./../../spi2_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code a8f9faffa5feffbfa4fabaf2fcaefdaeabaea0afac)
	(_entity
		(_time 1410713468056)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
	)
	(_instantiation uut 0 98 (_component spi2 )
		(_port
			((clk)(clk))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(read_data))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni )(_param_in))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 1 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 1 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 1 (_code 4))))
		(_process
			(line__115(_architecture 0 0 115 (_process (_wait_for)(_target(9)))))
			(read_from_file(_architecture 1 0 124 (_process (_target(8))(_sensitivity(7))(_monitor))))
			(master_process(_architecture 2 0 142 (_process (_target(4)(6)(7))(_monitor)(_read(8)(9)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 70 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_split (8)
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1768977244 1936028764 1952531572 1768042081 110 )
		(543516756 1970037110 1718558821 661202720 544434464 )
	)
	(_model . behavior 5 -1
	)
)
I 000049 55 6818          1410713468275 behavior
(_unit VHDL (testbench 0 29 (behavior 1 31 ))
	(_version vb4)
	(_time 1410713468276 2014.09.14 18:51:08)
	(_source (\./../../spi2_tb.vhd\(\./../../main_tb.vhd\)))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 7374777275252464267661292775267570757b7477)
	(_entity
		(_time 1410713468055)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 1 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 1 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 1 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 1 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 1 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 1 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_implicit)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((MISO)(MISO))
				((SDA)(SDA))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((dv)(dv))
				((clock)(clock))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 1 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 1 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 1 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 1 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 1 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 1 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 1 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 1 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 1 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 1 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 1 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 1 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 1 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 1 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 1 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 1 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 1 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 1 141 (_process (_sensitivity(3))(_monitor)(_read(7)))))
			(master_process(_architecture 2 1 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 1 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_split (11)
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 9857          1410713468472 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410713468473 2014.09.14 18:51:08)
	(_source (\./../../sort_3x3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3e393b3b6e68692932692c646a386b383d3836393a)
	(_entity
		(_time 1410713468468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sort_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 42 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 43 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 44 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 45 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 46 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 47 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 48 (_entity (_in ))))
				(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 57 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 58 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 93 (_component sort_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DVw)(DVw))
			((DVs)(DVs))
			((s1)(s1))
			((s2)(s2))
			((s3)(s3))
			((s4)(s4))
			((s5)(s5))
			((s6)(s6))
			((s7)(s7))
			((s8)(s8))
			((s9)(s9))
		)
		(_use (_entity . sort_3x3)
			(_port
				((clk)(clk))
				((rst)(rst))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DVw)(DVw))
				((DVs)(DVs))
				((s1)(s1))
				((s2)(s2))
				((s3)(s3))
				((s4)(s4))
				((s5)(s5))
				((s6)(s6))
				((s7)(s7))
				((s8)(s8))
				((s9)(s9))
			)
		)
	)
	(_object
		(_signal (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ((i 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 65 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 66 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 67 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 70 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 71 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 72 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 75 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 76 (_architecture (_uni ))))
		(_signal (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 77 (_architecture (_uni ))))
		(_signal (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 78 (_architecture (_uni ))))
		(_signal (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 79 (_architecture (_uni ))))
		(_signal (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 80 (_architecture (_uni ))))
		(_signal (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 81 (_architecture (_uni ))))
		(_signal (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 82 (_architecture (_uni ))))
		(_signal (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 83 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 88 (_architecture (_uni ((ns 4621819117588971520))))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 133 (_process 1 ((_others(i 2))))))
		(_process
			(clk_process(_architecture 0 0 125 (_process (_wait_for)(_target(21))(_read(23)))))
			(Master(_architecture 1 0 132 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(22))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463235 )
		(33686018 33686019 )
		(33686018 50529026 )
		(33686018 33751810 )
		(33686018 50463490 )
		(33686018 33686274 )
		(33686018 50528770 )
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . behavior 21 -1
	)
)
I 000049 55 5425          1410713468800 behavior
(_unit VHDL (testbench 0 40 (behavior 0 43 ))
	(_version vb4)
	(_time 1410713468801 2014.09.14 18:51:08)
	(_source (\./../../sort_filter_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 8582838b85d3d29284d597dfd183d08386838d8281)
	(_entity
		(_time 1410713468796)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 56 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 72 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 67 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 101 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 102 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 103 (_process 2 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 116 (_process 3 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 117 (_process 3 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 118 (_process 3 (_code 5))))
		(_process
			(clk_process(_architecture 0 0 87 (_process (_wait_for)(_target(0))(_read(5)))))
			(reset_process(_architecture 1 0 93 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 100 (_process (_target(2))(_sensitivity(0))(_monitor))))
			(write_to_file(_architecture 3 0 115 (_process (_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1953067639 1869881445 1818846752 8293 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1834775141 1634296933 1752588142 1952410724 779383653 7235938 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 4440          1410713469116 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410713469117 2014.09.14 18:51:09)
	(_source (\./../../std_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code bdbabae9ecebeaaabfbaafe7e9bbe8bbbebbb5bab9)
	(_entity
		(_time 1410713469111)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 65 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 128)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((WriteEn)(WriteEn))
			((DataIn)(DataIn))
			((ReadEn)(ReadEn))
			((DataOut)(DataOut))
			((Empty)(Empty))
			((Full)(Full))
			((USEDW)(USEDW))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 128)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal USEDW ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 60 (_architecture ((ns 4626322717216342016)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 93 (_process 1 ((_others(i 2))))))
		(_process
			(CLK_process(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(master_process(_architecture 1 0 92 (_process (_wait_for)(_target(1)(2)(3)(4))(_sensitivity(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 10758         1410713497820 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713497821 2014.09.14 18:51:37)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code dddc8a8f888a80cbdb8e99878ddbd4db88db89dbdc)
	(_entity
		(_time 1410713489983)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(17)(5)(6))(_sensitivity(14)(9))(_read(16)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
I 000049 55 6761          1410713501885 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410713501886 2014.09.14 18:51:41)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c5cac290c59392d290c0d79f91c390c3c6c3cdc2c1)
	(_entity
		(_time 1410713501868)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 141 (_process (_sensitivity(3))(_monitor)(_read(7)))))
			(master_process(_architecture 2 0 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000044 55 10758         1410713535803 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713535804 2014.09.14 18:52:15)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 40461c4241171d564613041a104649461546144641)
	(_entity
		(_time 1410713489983)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(17)(5)(6))(_sensitivity(14)(9))(_read(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
V 000044 55 1542          1410713539080 rtl
(_unit VHDL (test 0 5 (rtl 0 17 ))
	(_version vb4)
	(_time 1410713539081 2014.09.14 18:52:19)
	(_source (\./../../test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0a0d0a5a5a5b1b09581856580b0f0b080b080a09)
	(_entity
		(_time 1410713465491)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_target(3))(_sensitivity(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 3 -1
	)
)
V 000044 55 1567          1410713539165 rtl
(_unit VHDL (rc_counter 0 4 (rtl 0 21 ))
	(_version vb4)
	(_time 1410713539166 2014.09.14 18:52:19)
	(_source (\./../../rc_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 696f6e69633d6b7f696e2f323d6f3c6e6d6f6c6e6b)
	(_entity
		(_time 1410713465814)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 6 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal col ~extSTD.STANDARD.INTEGER 0 14 (_entity (_out ))))
		(_port (_internal row ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
		(_variable (_internal col_var ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
		(_variable (_internal row_var ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 1 -1
	)
)
V 000051 55 3816          1410713539249 Behavioral
(_unit VHDL (std_fifo 0 5 (behavioral 0 25 ))
	(_version vb4)
	(_time 1410713539250 2014.09.14 18:52:19)
	(_source (\./../../std_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b1b1e2b4e0e7a2e6e0a1edefb1b1b1e1b0b4b0b3)
	(_entity
		(_time 1410713466044)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
		(_signal (_internal full_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal empty_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal usedw_t ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO_Memory 0 35 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_variable (_internal Memory FIFO_Memory 0 36 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_scalar (_to (i 0)(c 9)))))
		(_variable (_internal Head ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_scalar (_to (i 0)(c 10)))))
		(_variable (_internal Tail ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_process 0 )))
		(_variable (_internal Looped ~extSTD.STANDARD.BOOLEAN 0 41 (_process 0 )))
		(_process
			(fifo_proc(_architecture 0 0 34 (_process (_simple)(_target(5)(9)(10))(_sensitivity(0))(_read(1)(2)(3)(4)))))
			(line__101(_architecture 1 0 101 (_process (_target(11))(_sensitivity(0)(1)(2)(4)(9)(10)(11))(_dssslsensitivity 2))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((Full)(full_t)))(_simpleassign BUF)(_target(7))(_sensitivity(9)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_alias((Empty)(empty_t)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__118(_architecture 4 0 118 (_assignment (_simple)(_alias((USEDW)(usedw_t)))(_target(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 11 -1
	)
)
V 000044 55 9880          1410713539340 rtl
(_unit VHDL (window_3x3 0 5 (rtl 0 29 ))
	(_version vb4)
	(_time 1410713539341 2014.09.14 18:52:19)
	(_source (\./../../window_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15131412194214034510534e4310431616121d1616)
	(_entity
		(_time 1410713466255)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation fifo0 0 93 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn0))
			((DataIn)(a13))
			((ReadEn)(ReadEn0))
			((DataOut)(ofifo0))
			((Empty)(Empty0))
			((Full)(Full0))
			((USEDW)(usedw0))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_instantiation fifo1 0 110 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn1))
			((DataIn)(a23))
			((ReadEn)(ReadEn1))
			((DataOut)(ofifo1))
			((Empty)(Empty1))
			((Full)(Full1))
			((USEDW)(usedw1))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal a11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_architecture (_uni ))))
		(_signal (_internal a12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal a13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal a21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal a22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal a23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal a31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_signal (_internal a32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 57 (_architecture (_uni ))))
		(_signal (_internal a33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal WriteEn0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal ReadEn0 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal Full0 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal ofifo0 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal usedw0 ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_uni ))))
		(_signal (_internal WriteEn1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal ReadEn1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal Full1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ofifo1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_signal (_internal usedw1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture (_uni ))))
		(_signal (_internal dwrreqb ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_process (_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(28)(36)(37)(38)(39)(40)(41)(42)(43))(_sensitivity(0)(1)(2)(13)(14)(15)(16)(17)(18)(19)(20)(21)(26)(32)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43))(_dssslsensitivity 2))))
			(req(_architecture 1 0 200 (_process (_target(23)(29)(34)(35))(_sensitivity(0)(27)(33))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
V 000044 55 20489         1410713539518 rtl
(_unit VHDL (sort_3x3 0 5 (rtl 0 35 ))
	(_version vb4)
	(_time 1410713539519 2014.09.14 18:52:19)
	(_source (\./../../sort_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c7c494969797d6c5c69197d29a98c2c2c6c2c797c6c3)
	(_entity
		(_time 1410713466483)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_in ))))
		(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1220 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1222 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1224 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1226 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1228 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1230 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1232 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1234 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal c11_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal c11_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal c12_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal c12_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal c13_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal c13_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal c14_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal c14_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal c21_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal c21_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal c22_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal c22_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal c23_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal c23_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal c24_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal c24_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal c31_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal c31_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal c32_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal c32_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal c33_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal c33_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal c34_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal c34_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal c41_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal c41_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal c42_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal c42_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal c43_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal c43_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal c44_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal c44_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal c4a1_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal c4a1_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 71 (_architecture (_uni ))))
		(_signal (_internal c4a2_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_signal (_internal c4a2_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal c4b0_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 74 (_architecture (_uni ))))
		(_signal (_internal c4b0_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal c4b1_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 76 (_architecture (_uni ))))
		(_signal (_internal c4b1_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal c4b2_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal c4b2_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal c51_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal c51_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_signal (_internal c61_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal c61_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal c71_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 84 (_architecture (_uni ))))
		(_signal (_internal c71_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal c81_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal c81_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 87 (_architecture (_uni ))))
		(_signal (_internal c91_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal c91_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 89 (_architecture (_uni ))))
		(_signal (_internal c101_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 90 (_architecture (_uni ))))
		(_signal (_internal c101_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 91 (_architecture (_uni ))))
		(_signal (_internal c111_L ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 92 (_architecture (_uni ))))
		(_signal (_internal c111_H ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 93 (_architecture (_uni ))))
		(_signal (_internal r11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 97 (_architecture (_uni ))))
		(_signal (_internal r21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_signal (_internal r31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal r41 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal r42 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal r43 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 102 (_architecture (_uni ))))
		(_signal (_internal r4a1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 103 (_architecture (_uni ))))
		(_signal (_internal r4a2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal r4a3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal r4a4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 106 (_architecture (_uni ))))
		(_signal (_internal r4a5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal r4b1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal r4b4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 109 (_architecture (_uni ))))
		(_signal (_internal r4b5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_signal (_internal r51 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal r52 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 112 (_architecture (_uni ))))
		(_signal (_internal r53 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal r54 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 114 (_architecture (_uni ))))
		(_signal (_internal r55 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 115 (_architecture (_uni ))))
		(_signal (_internal r56 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 116 (_architecture (_uni ))))
		(_signal (_internal r57 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 117 (_architecture (_uni ))))
		(_signal (_internal r61 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 118 (_architecture (_uni ))))
		(_signal (_internal r62 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 119 (_architecture (_uni ))))
		(_signal (_internal r63 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 120 (_architecture (_uni ))))
		(_signal (_internal r64 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 121 (_architecture (_uni ))))
		(_signal (_internal r65 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_signal (_internal r66 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_signal (_internal r67 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 124 (_architecture (_uni ))))
		(_signal (_internal r71 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_signal (_internal r72 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_signal (_internal r73 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 127 (_architecture (_uni ))))
		(_signal (_internal r74 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 128 (_architecture (_uni ))))
		(_signal (_internal r75 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 129 (_architecture (_uni ))))
		(_signal (_internal r76 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 130 (_architecture (_uni ))))
		(_signal (_internal r77 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 131 (_architecture (_uni ))))
		(_signal (_internal r81 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 132 (_architecture (_uni ))))
		(_signal (_internal r82 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 133 (_architecture (_uni ))))
		(_signal (_internal r83 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 134 (_architecture (_uni ))))
		(_signal (_internal r84 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 135 (_architecture (_uni ))))
		(_signal (_internal r85 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 136 (_architecture (_uni ))))
		(_signal (_internal r86 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 137 (_architecture (_uni ))))
		(_signal (_internal r87 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 138 (_architecture (_uni ))))
		(_signal (_internal r91 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 139 (_architecture (_uni ))))
		(_signal (_internal r92 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 140 (_architecture (_uni ))))
		(_signal (_internal r93 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 141 (_architecture (_uni ))))
		(_signal (_internal r94 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 142 (_architecture (_uni ))))
		(_signal (_internal r95 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 143 (_architecture (_uni ))))
		(_signal (_internal r96 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 144 (_architecture (_uni ))))
		(_signal (_internal r97 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 145 (_architecture (_uni ))))
		(_signal (_internal r101 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 146 (_architecture (_uni ))))
		(_signal (_internal r102 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 147 (_architecture (_uni ))))
		(_signal (_internal r103 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 148 (_architecture (_uni ))))
		(_signal (_internal r104 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 149 (_architecture (_uni ))))
		(_signal (_internal r105 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 150 (_architecture (_uni ))))
		(_signal (_internal r106 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 151 (_architecture (_uni ))))
		(_signal (_internal r107 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 152 (_architecture (_uni ))))
		(_signal (_internal r111 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 153 (_architecture (_uni ))))
		(_signal (_internal r112 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 154 (_architecture (_uni ))))
		(_signal (_internal r113 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 155 (_architecture (_uni ))))
		(_signal (_internal r114 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 156 (_architecture (_uni ))))
		(_signal (_internal r115 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 157 (_architecture (_uni ))))
		(_signal (_internal r116 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 158 (_architecture (_uni ))))
		(_signal (_internal r117 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 159 (_architecture (_uni ))))
		(_signal (_internal dddddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal dddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal ddddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 167 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 168 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 169 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 170 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 171 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 172 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 173 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 174 (_architecture (_uni ))))
		(_process
			(line__178(_architecture 0 0 178 (_process (_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(126)(127)(128)(129)(130)(131)(132)(133)(134)(135)(136)(137)(138)(139)(140)(141)(142)(143)(144)(145)(146)(147)(148)(149)(150)(151)(152)(153))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114)(115)(116)(117)(118)(119)(120)(121)(122)(123)(124)(125)(126)(127)(128)(129)(130)(131)(132)(133)(134)(135)(136)(137)(138)(139)(140)(141)(142)(143)(144)(145)(146)(147)(148)(149)(150)(151)(152)(153))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 20 -1
	)
)
V 000044 55 16297         1410713539612 rtl
(_unit VHDL (sort_filter 0 5 (rtl 0 21 ))
	(_version vb4)
	(_time 1410713539613 2014.09.14 18:52:19)
	(_source (\./../../sort_filter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e181a191d4848091a1a491a084446184d191a181b191c)
	(_entity
		(_time 1410713466746)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(sort_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 25 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 31 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 32 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 35 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 38 (_entity (_in ))))
				(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 43 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 44 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 45 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 46 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 47 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 48 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 49 (_entity (_out ))))
			)
		)
		(window_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 83 (_entity (_out ))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 84 (_entity (_out ))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 85 (_entity (_out ))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_entity (_out ))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 87 (_entity (_out ))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 88 (_entity (_out ))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 89 (_entity (_out ))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 90 (_entity (_out ))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 91 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_out ))))
			)
		)
		(rc_counter
			(_object
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 98 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal col ~extSTD.STANDARD.INTEGER 0 105 (_entity (_out ))))
				(_port (_internal row ~extSTD.STANDARD.INTEGER 0 106 (_entity (_out ))))
			)
		)
	)
	(_instantiation sort_3x3_0 0 134 (_component sort_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DVw)(DVw))
			((DVs)(DVs))
			((s1)(s1))
			((s2)(s2))
			((s3)(s3))
			((s4)(s4))
			((s5)(s5))
			((s6)(s6))
			((s7)(s7))
			((s8)(s8))
			((s9)(s9))
		)
		(_use (_entity . sort_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DVw)(DVw))
				((DVs)(DVs))
				((s1)(s1))
				((s2)(s2))
				((s3)(s3))
				((s4)(s4))
				((s5)(s5))
				((s6)(s6))
				((s7)(s7))
				((s8)(s8))
				((s9)(s9))
			)
		)
	)
	(_instantiation window_3x3_0 0 163 (_component window_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(DataIn))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DVw))
		)
		(_use (_entity . window_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_instantiation rc_counter0 0 183 (_component rc_counter )
		(_generic
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(rst))
			((col)(col))
			((row)(row))
		)
		(_use (_entity . rc_counter)
			(_generic
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 8 \5\ (_entity ((i 5)))))
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 9 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 10 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 21 )(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 53 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 54 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 55 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 56 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 57 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 58 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 59 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 60 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 61 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 65 (_architecture (_uni ))))
		(_signal (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 66 (_architecture (_uni ))))
		(_signal (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 67 (_architecture (_uni ))))
		(_signal (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 70 (_architecture (_uni ))))
		(_signal (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 71 (_architecture (_uni ))))
		(_signal (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal col ~extSTD.STANDARD.INTEGER 0 110 (_architecture (_uni ((i 0))))))
		(_signal (_internal row ~extSTD.STANDARD.INTEGER 0 111 (_architecture (_uni ((i 0))))))
		(_signal (_internal col_c ~extSTD.STANDARD.INTEGER 0 112 (_architecture (_uni ((i 0))))))
		(_signal (_internal row_c ~extSTD.STANDARD.INTEGER 0 113 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt1 ~extSTD.STANDARD.INTEGER 0 114 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt2 ~extSTD.STANDARD.INTEGER 0 115 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt3 ~extSTD.STANDARD.INTEGER 0 116 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt4 ~extSTD.STANDARD.INTEGER 0 117 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt5 ~extSTD.STANDARD.INTEGER 0 118 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt6 ~extSTD.STANDARD.INTEGER 0 119 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt7 ~extSTD.STANDARD.INTEGER 0 120 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt8 ~extSTD.STANDARD.INTEGER 0 121 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt9 ~extSTD.STANDARD.INTEGER 0 122 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt10 ~extSTD.STANDARD.INTEGER 0 123 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt11 ~extSTD.STANDARD.INTEGER 0 124 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt12 ~extSTD.STANDARD.INTEGER 0 125 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt13 ~extSTD.STANDARD.INTEGER 0 126 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt14 ~extSTD.STANDARD.INTEGER 0 127 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt15 ~extSTD.STANDARD.INTEGER 0 128 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt16 ~extSTD.STANDARD.INTEGER 0 129 (_architecture (_uni ((i 0))))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ((i 2))))))
		(_process
			(sort_filter_0(_architecture 0 0 197 (_process (_simple)(_target(3)(4)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45))(_sensitivity(0)(1))(_read(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 22 -1
	)
)
V 000050 55 33203         1410713539692 Structure
(_unit VHDL (efb_spi 0 14 (structure 0 31 ))
	(_version vb4)
	(_time 1410713539693 2014.09.14 18:52:19)
	(_source (\./../../efb_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code 6c6b6e6c393b3a796e3d7f373d6a656a696a6a6a6e)
	(_entity
		(_time 1410713466976)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(bb
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(EFB
			(_object
				(_generic (_internal EFB_I2C1 ~STRING~13 0 58 (_entity -1 )))
				(_generic (_internal EFB_I2C2 ~STRING~131 0 58 (_entity -1 )))
				(_generic (_internal EFB_SPI ~STRING~132 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC ~STRING~133 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC_PORTMODE ~STRING~134 0 60 (_entity -1 )))
				(_generic (_internal EFB_UFM ~STRING~135 0 60 (_entity -1 )))
				(_generic (_internal EFB_WB_CLK_FREQ ~STRING~136 0 61 (_entity -1 )))
				(_generic (_internal DEV_DENSITY ~STRING~137 0 61 (_entity -1 )))
				(_generic (_internal UFM_INIT_PAGES ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 )))
				(_generic (_internal UFM_INIT_START_PAGE ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 )))
				(_generic (_internal UFM_INIT_ALL_ZEROS ~STRING~138 0 64 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_NAME ~STRING~139 0 65 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_FORMAT ~STRING~1310 0 66 (_entity -1 )))
				(_generic (_internal I2C1_ADDRESSING ~STRING~1311 0 67 (_entity -1 )))
				(_generic (_internal I2C2_ADDRESSING ~STRING~1312 0 67 (_entity -1 )))
				(_generic (_internal I2C1_SLAVE_ADDR ~STRING~1313 0 68 (_entity -1 )))
				(_generic (_internal I2C2_SLAVE_ADDR ~STRING~1314 0 68 (_entity -1 )))
				(_generic (_internal I2C1_BUS_PERF ~STRING~1315 0 69 (_entity -1 )))
				(_generic (_internal I2C2_BUS_PERF ~STRING~1316 0 69 (_entity -1 )))
				(_generic (_internal I2C1_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 )))
				(_generic (_internal I2C2_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 )))
				(_generic (_internal I2C1_GEN_CALL ~STRING~1317 0 71 (_entity -1 )))
				(_generic (_internal I2C2_GEN_CALL ~STRING~1318 0 72 (_entity -1 )))
				(_generic (_internal I2C1_WAKEUP ~STRING~1319 0 72 (_entity -1 )))
				(_generic (_internal I2C2_WAKEUP ~STRING~1320 0 73 (_entity -1 )))
				(_generic (_internal SPI_MODE ~STRING~1321 0 73 (_entity -1 )))
				(_generic (_internal SPI_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 )))
				(_generic (_internal SPI_LSB_FIRST ~STRING~1322 0 74 (_entity -1 )))
				(_generic (_internal SPI_CLK_INV ~STRING~1323 0 75 (_entity -1 )))
				(_generic (_internal SPI_PHASE_ADJ ~STRING~1324 0 75 (_entity -1 )))
				(_generic (_internal SPI_SLAVE_HANDSHAKE ~STRING~1325 0 76 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXRDY ~STRING~1326 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXRDY ~STRING~1327 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXOVR ~STRING~1328 0 78 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXOVR ~STRING~1329 0 78 (_entity -1 )))
				(_generic (_internal SPI_WAKEUP ~STRING~1330 0 79 (_entity -1 )))
				(_generic (_internal TC_MODE ~STRING~1331 0 79 (_entity -1 )))
				(_generic (_internal TC_SCLK_SEL ~STRING~1332 0 80 (_entity -1 )))
				(_generic (_internal TC_CCLK_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity -1 )))
				(_generic (_internal GSR ~STRING~1333 0 81 (_entity -1 )))
				(_generic (_internal TC_TOP_SET ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 )))
				(_generic (_internal TC_OCR_SET ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 )))
				(_generic (_internal TC_OC_MODE ~STRING~1334 0 82 (_entity -1 )))
				(_generic (_internal TC_RESETN ~STRING~1335 0 83 (_entity -1 )))
				(_generic (_internal TC_TOP_SEL ~STRING~1336 0 83 (_entity -1 )))
				(_generic (_internal TC_OV_INT ~STRING~1337 0 84 (_entity -1 )))
				(_generic (_internal TC_OCR_INT ~STRING~1338 0 84 (_entity -1 )))
				(_generic (_internal TC_ICR_INT ~STRING~1339 0 85 (_entity -1 )))
				(_generic (_internal TC_OVERFLOW ~STRING~1340 0 85 (_entity -1 )))
				(_generic (_internal TC_ICAPTURE ~STRING~1341 0 86 (_entity -1 )))
				(_port (_internal WBCLKI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBRSTI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBCYCI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBSTBI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBWEI ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI7 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI6 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI5 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI4 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI3 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI2 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI1 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI7 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI6 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI4 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI3 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI2 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL0ACKI ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL1DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1ACKI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SCLI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SDAI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SCLI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SDAI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPISCKI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPIMISOI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPIMOSII ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPISCSN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCCLKI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCRSTN ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal TCIC ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal UFMSN ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal WBDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal WBDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal WBACKO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal PLLCLKO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLLRSTO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLL0STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLL1STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLLWEO ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO4 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO3 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO1 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLADRO0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal PLLDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal I2C1SCLO ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SDAO ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C1SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C2SCLO ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SDAO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C2SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C1IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal I2C2IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal SPISCKO ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPISCKEN ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPIMISOO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMISOEN ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMOSIO ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMOSIEN ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMCSN7 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN6 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN5 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPIMCSN0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPICSNEN ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal SPIIRQO ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal TCINT ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal TCOC ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal WBCUFMIRQ ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGWAKE ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 148 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation BBspi_mosi 0 151 (_component bb )
		(_port
			((I)(spi_mosi_o))
			((T)(spi_mosi_oe))
			((O)(spi_mosi_i))
			((B)(spi_mosi))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_miso 0 155 (_component bb )
		(_port
			((I)(spi_miso_o))
			((T)(spi_miso_oe))
			((O)(spi_miso_i))
			((B)(spi_miso))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_clk 0 159 (_component bb )
		(_port
			((I)(spi_clk_o))
			((T)(spi_clk_oe))
			((O)(spi_clk_i))
			((B)(spi_clk))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 162 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_instantiation EFBInst_0 0 165 (_component EFB )
		(_generic
			((EFB_I2C1)(_string \"DISABLED"\))
			((EFB_I2C2)(_string \"DISABLED"\))
			((EFB_SPI)(_string \"ENABLED"\))
			((EFB_TC)(_string \"DISABLED"\))
			((EFB_TC_PORTMODE)(_string \"WB"\))
			((EFB_UFM)(_string \"DISABLED"\))
			((EFB_WB_CLK_FREQ)(_string \"50.0"\))
			((DEV_DENSITY)(_string \"7000L"\))
			((UFM_INIT_PAGES)((i 0)))
			((UFM_INIT_START_PAGE)((i 0)))
			((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
			((UFM_INIT_FILE_NAME)(_string \"NONE"\))
			((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
			((I2C1_ADDRESSING)(_string \"7BIT"\))
			((I2C2_ADDRESSING)(_string \"7BIT"\))
			((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
			((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
			((I2C1_BUS_PERF)(_string \"100kHz"\))
			((I2C2_BUS_PERF)(_string \"100kHz"\))
			((I2C1_CLK_DIVIDER)((i 1)))
			((I2C2_CLK_DIVIDER)((i 1)))
			((I2C1_GEN_CALL)(_string \"DISABLED"\))
			((I2C2_GEN_CALL)(_string \"DISABLED"\))
			((I2C1_WAKEUP)(_string \"DISABLED"\))
			((I2C2_WAKEUP)(_string \"DISABLED"\))
			((SPI_MODE)(_string \"SLAVE"\))
			((SPI_CLK_DIVIDER)((i 1)))
			((SPI_LSB_FIRST)(_string \"DISABLED"\))
			((SPI_CLK_INV)(_string \"DISABLED"\))
			((SPI_PHASE_ADJ)(_string \"DISABLED"\))
			((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
			((SPI_INTR_TXRDY)(_string \"DISABLED"\))
			((SPI_INTR_RXRDY)(_string \"DISABLED"\))
			((SPI_INTR_TXOVR)(_string \"DISABLED"\))
			((SPI_INTR_RXOVR)(_string \"DISABLED"\))
			((SPI_WAKEUP)(_string \"DISABLED"\))
			((TC_MODE)(_string \"CTCM"\))
			((TC_SCLK_SEL)(_string \"PCLOCK"\))
			((TC_CCLK_SEL)((i 1)))
			((GSR)(_string \"ENABLED"\))
			((TC_TOP_SET)((i 65535)))
			((TC_OCR_SET)((i 32767)))
			((TC_OC_MODE)(_string \"TOGGLE"\))
			((TC_RESETN)(_string \"ENABLED"\))
			((TC_TOP_SEL)(_string \"OFF"\))
			((TC_OV_INT)(_string \"OFF"\))
			((TC_OCR_INT)(_string \"OFF"\))
			((TC_ICR_INT)(_string \"OFF"\))
			((TC_OVERFLOW)(_string \"DISABLED"\))
			((TC_ICAPTURE)(_string \"DISABLED"\))
		)
		(_port
			((WBCLKI)(wb_clk_i))
			((WBRSTI)(wb_rst_i))
			((WBCYCI)(wb_cyc_i))
			((WBSTBI)(wb_stb_i))
			((WBWEI)(wb_we_i))
			((WBADRI7)(wb_adr_i(7)))
			((WBADRI6)(wb_adr_i(6)))
			((WBADRI5)(wb_adr_i(5)))
			((WBADRI4)(wb_adr_i(4)))
			((WBADRI3)(wb_adr_i(3)))
			((WBADRI2)(wb_adr_i(2)))
			((WBADRI1)(wb_adr_i(1)))
			((WBADRI0)(wb_adr_i(0)))
			((WBDATI7)(wb_dat_i(7)))
			((WBDATI6)(wb_dat_i(6)))
			((WBDATI5)(wb_dat_i(5)))
			((WBDATI4)(wb_dat_i(4)))
			((WBDATI3)(wb_dat_i(3)))
			((WBDATI2)(wb_dat_i(2)))
			((WBDATI1)(wb_dat_i(1)))
			((WBDATI0)(wb_dat_i(0)))
			((PLL0DATI7)(scuba_vlo))
			((PLL0DATI6)(scuba_vlo))
			((PLL0DATI5)(scuba_vlo))
			((PLL0DATI4)(scuba_vlo))
			((PLL0DATI3)(scuba_vlo))
			((PLL0DATI2)(scuba_vlo))
			((PLL0DATI1)(scuba_vlo))
			((PLL0DATI0)(scuba_vlo))
			((PLL0ACKI)(scuba_vlo))
			((PLL1DATI7)(scuba_vlo))
			((PLL1DATI6)(scuba_vlo))
			((PLL1DATI5)(scuba_vlo))
			((PLL1DATI4)(scuba_vlo))
			((PLL1DATI3)(scuba_vlo))
			((PLL1DATI2)(scuba_vlo))
			((PLL1DATI1)(scuba_vlo))
			((PLL1DATI0)(scuba_vlo))
			((PLL1ACKI)(scuba_vlo))
			((I2C1SCLI)(scuba_vlo))
			((I2C1SDAI)(scuba_vlo))
			((I2C2SCLI)(scuba_vlo))
			((I2C2SDAI)(scuba_vlo))
			((SPISCKI)(spi_clk_i))
			((SPIMISOI)(spi_miso_i))
			((SPIMOSII)(spi_mosi_i))
			((SPISCSN)(spi_scsn))
			((TCCLKI)(scuba_vlo))
			((TCRSTN)(scuba_vlo))
			((TCIC)(scuba_vlo))
			((UFMSN)(scuba_vhi))
			((WBDATO7)(wb_dat_o(7)))
			((WBDATO6)(wb_dat_o(6)))
			((WBDATO5)(wb_dat_o(5)))
			((WBDATO4)(wb_dat_o(4)))
			((WBDATO3)(wb_dat_o(3)))
			((WBDATO2)(wb_dat_o(2)))
			((WBDATO1)(wb_dat_o(1)))
			((WBDATO0)(wb_dat_o(0)))
			((WBACKO)(wb_ack_o))
			((PLLCLKO)(_open))
			((PLLRSTO)(_open))
			((PLL0STBO)(_open))
			((PLL1STBO)(_open))
			((PLLWEO)(_open))
			((PLLADRO4)(_open))
			((PLLADRO3)(_open))
			((PLLADRO2)(_open))
			((PLLADRO1)(_open))
			((PLLADRO0)(_open))
			((PLLDATO7)(_open))
			((PLLDATO6)(_open))
			((PLLDATO5)(_open))
			((PLLDATO4)(_open))
			((PLLDATO3)(_open))
			((PLLDATO2)(_open))
			((PLLDATO1)(_open))
			((PLLDATO0)(_open))
			((I2C1SCLO)(_open))
			((I2C1SCLOEN)(_open))
			((I2C1SDAO)(_open))
			((I2C1SDAOEN)(_open))
			((I2C2SCLO)(_open))
			((I2C2SCLOEN)(_open))
			((I2C2SDAO)(_open))
			((I2C2SDAOEN)(_open))
			((I2C1IRQO)(_open))
			((I2C2IRQO)(_open))
			((SPISCKO)(spi_clk_o))
			((SPISCKEN)(spi_clk_oe))
			((SPIMISOO)(spi_miso_o))
			((SPIMISOEN)(spi_miso_oe))
			((SPIMOSIO)(spi_mosi_o))
			((SPIMOSIEN)(spi_mosi_oe))
			((SPIMCSN7)(_open))
			((SPIMCSN6)(_open))
			((SPIMCSN5)(_open))
			((SPIMCSN4)(_open))
			((SPIMCSN3)(_open))
			((SPIMCSN2)(_open))
			((SPIMCSN1)(_open))
			((SPIMCSN0)(_open))
			((SPICSNEN)(_open))
			((SPIIRQO)(_open))
			((TCINT)(_open))
			((TCOC)(_open))
			((WBCUFMIRQ)(_open))
			((CFGWAKE)(_open))
			((CFGSTDBY)(_open))
		)
		(_use (_entity machxo2 EFB)
			(_generic
				((EFB_I2C1)(_string \"DISABLED"\))
				((EFB_I2C2)(_string \"DISABLED"\))
				((EFB_SPI)(_string \"ENABLED"\))
				((EFB_TC)(_string \"DISABLED"\))
				((EFB_TC_PORTMODE)(_string \"WB"\))
				((EFB_UFM)(_string \"DISABLED"\))
				((EFB_WB_CLK_FREQ)(_string \"50.0"\))
				((DEV_DENSITY)(_string \"7000L"\))
				((UFM_INIT_PAGES)((i 0)))
				((UFM_INIT_START_PAGE)((i 0)))
				((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
				((UFM_INIT_FILE_NAME)(_string \"NONE"\))
				((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
				((I2C1_ADDRESSING)(_string \"7BIT"\))
				((I2C2_ADDRESSING)(_string \"7BIT"\))
				((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
				((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
				((I2C1_BUS_PERF)(_string \"100kHz"\))
				((I2C2_BUS_PERF)(_string \"100kHz"\))
				((I2C1_CLK_DIVIDER)((i 1)))
				((I2C2_CLK_DIVIDER)((i 1)))
				((I2C1_GEN_CALL)(_string \"DISABLED"\))
				((I2C2_GEN_CALL)(_string \"DISABLED"\))
				((I2C1_WAKEUP)(_string \"DISABLED"\))
				((I2C2_WAKEUP)(_string \"DISABLED"\))
				((SPI_MODE)(_string \"SLAVE"\))
				((SPI_CLK_DIVIDER)((i 1)))
				((SPI_LSB_FIRST)(_string \"DISABLED"\))
				((SPI_CLK_INV)(_string \"DISABLED"\))
				((SPI_PHASE_ADJ)(_string \"DISABLED"\))
				((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
				((SPI_INTR_TXRDY)(_string \"DISABLED"\))
				((SPI_INTR_RXRDY)(_string \"DISABLED"\))
				((SPI_INTR_TXOVR)(_string \"DISABLED"\))
				((SPI_INTR_RXOVR)(_string \"DISABLED"\))
				((SPI_WAKEUP)(_string \"DISABLED"\))
				((TC_MODE)(_string \"CTCM"\))
				((TC_SCLK_SEL)(_string \"PCLOCK"\))
				((TC_CCLK_SEL)((i 1)))
				((GSR)(_string \"ENABLED"\))
				((TC_TOP_SET)((i 65535)))
				((TC_OCR_SET)((i 32767)))
				((TC_OC_MODE)(_string \"TOGGLE"\))
				((TC_RESETN)(_string \"ENABLED"\))
				((TC_TOP_SEL)(_string \"OFF"\))
				((TC_OV_INT)(_string \"OFF"\))
				((TC_OCR_INT)(_string \"OFF"\))
				((TC_ICR_INT)(_string \"OFF"\))
				((TC_OVERFLOW)(_string \"DISABLED"\))
				((TC_ICAPTURE)(_string \"DISABLED"\))
			)
			(_port
				((WBCLKI)(WBCLKI))
				((WBRSTI)(WBRSTI))
				((WBCYCI)(WBCYCI))
				((WBSTBI)(WBSTBI))
				((WBWEI)(WBWEI))
				((WBADRI7)(WBADRI7))
				((WBADRI6)(WBADRI6))
				((WBADRI5)(WBADRI5))
				((WBADRI4)(WBADRI4))
				((WBADRI3)(WBADRI3))
				((WBADRI2)(WBADRI2))
				((WBADRI1)(WBADRI1))
				((WBADRI0)(WBADRI0))
				((WBDATI7)(WBDATI7))
				((WBDATI6)(WBDATI6))
				((WBDATI5)(WBDATI5))
				((WBDATI4)(WBDATI4))
				((WBDATI3)(WBDATI3))
				((WBDATI2)(WBDATI2))
				((WBDATI1)(WBDATI1))
				((WBDATI0)(WBDATI0))
				((PLL0DATI7)(PLL0DATI7))
				((PLL0DATI6)(PLL0DATI6))
				((PLL0DATI5)(PLL0DATI5))
				((PLL0DATI4)(PLL0DATI4))
				((PLL0DATI3)(PLL0DATI3))
				((PLL0DATI2)(PLL0DATI2))
				((PLL0DATI1)(PLL0DATI1))
				((PLL0DATI0)(PLL0DATI0))
				((PLL0ACKI)(PLL0ACKI))
				((PLL1DATI7)(PLL1DATI7))
				((PLL1DATI6)(PLL1DATI6))
				((PLL1DATI5)(PLL1DATI5))
				((PLL1DATI4)(PLL1DATI4))
				((PLL1DATI3)(PLL1DATI3))
				((PLL1DATI2)(PLL1DATI2))
				((PLL1DATI1)(PLL1DATI1))
				((PLL1DATI0)(PLL1DATI0))
				((PLL1ACKI)(PLL1ACKI))
				((I2C1SCLI)(I2C1SCLI))
				((I2C1SDAI)(I2C1SDAI))
				((I2C2SCLI)(I2C2SCLI))
				((I2C2SDAI)(I2C2SDAI))
				((SPISCKI)(SPISCKI))
				((SPIMISOI)(SPIMISOI))
				((SPIMOSII)(SPIMOSII))
				((SPISCSN)(SPISCSN))
				((TCCLKI)(TCCLKI))
				((TCRSTN)(TCRSTN))
				((TCIC)(TCIC))
				((UFMSN)(UFMSN))
				((WBDATO7)(WBDATO7))
				((WBDATO6)(WBDATO6))
				((WBDATO5)(WBDATO5))
				((WBDATO4)(WBDATO4))
				((WBDATO3)(WBDATO3))
				((WBDATO2)(WBDATO2))
				((WBDATO1)(WBDATO1))
				((WBDATO0)(WBDATO0))
				((WBACKO)(WBACKO))
				((PLLCLKO)(_open))
				((PLLRSTO)(_open))
				((PLL0STBO)(_open))
				((PLL1STBO)(_open))
				((PLLWEO)(_open))
				((PLLADRO4)(_open))
				((PLLADRO3)(_open))
				((PLLADRO2)(_open))
				((PLLADRO1)(_open))
				((PLLADRO0)(_open))
				((PLLDATO7)(_open))
				((PLLDATO6)(_open))
				((PLLDATO5)(_open))
				((PLLDATO4)(_open))
				((PLLDATO3)(_open))
				((PLLDATO2)(_open))
				((PLLDATO1)(_open))
				((PLLDATO0)(_open))
				((WBCUFMIRQ)(_open))
				((I2C1SCLO)(_open))
				((I2C1SCLOEN)(_open))
				((I2C1SDAO)(_open))
				((I2C1SDAOEN)(_open))
				((I2C2SCLO)(_open))
				((I2C2SCLOEN)(_open))
				((I2C2SDAO)(_open))
				((I2C2SDAOEN)(_open))
				((I2C1IRQO)(_open))
				((I2C2IRQO)(_open))
				((SPISCKO)(SPISCKO))
				((SPISCKEN)(SPISCKEN))
				((SPIMISOO)(SPIMISOO))
				((SPIMISOEN)(SPIMISOEN))
				((SPIMOSIO)(SPIMOSIO))
				((SPIMOSIEN)(SPIMOSIEN))
				((SPIMCSN0)(_open))
				((SPIMCSN1)(_open))
				((SPIMCSN2)(_open))
				((SPIMCSN3)(_open))
				((SPIMCSN4)(_open))
				((SPIMCSN5)(_open))
				((SPIMCSN6)(_open))
				((SPIMCSN7)(_open))
				((SPICSNEN)(_open))
				((SPIIRQO)(_open))
				((TCINT)(_open))
				((TCOC)(_open))
				((CFGWAKE)(_open))
				((CFGSTDBY)(_open))
			)
		)
	)
	(_object
		(_port (_internal wb_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal wb_rst_i ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal wb_cyc_i ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal wb_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal wb_we_i ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_adr_i ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_i ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_o ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_entity (_out ))))
		(_port (_internal wb_ack_o ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_inout ))))
		(_port (_internal spi_scsn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_oe ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal spi_miso_oe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal spi_miso_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal spi_clk_oe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal spi_clk_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_i ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal spi_miso_i ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal spi_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~138 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~139 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1310 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1311 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1312 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1314 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1315 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1316 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1317 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1318 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1319 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1320 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1321 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1322 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1323 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1324 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1325 0 76 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1326 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1327 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1328 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1329 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1330 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1331 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1332 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1333 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1334 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1335 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1336 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1337 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1338 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1339 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1340 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1341 0 86 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
)
V 000044 55 4413          1410713539713 rtl
(_unit VHDL (spi2 0 5 (rtl 0 22 ))
	(_version vb4)
	(_time 1410713539714 2014.09.14 18:52:19)
	(_source (\./../../spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8b8d8f84d9dcd698818c98d0da8d8288898c888c8b)
	(_entity
		(_time 1410713467189)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_instantiation efb0 0 48 (_entity . efb_spi)
		(_port
			((wb_clk_i)(clk))
			((wb_rst_i)((i 2)))
			((wb_cyc_i)(wbcyc))
			((wb_stb_i)(wbstb))
			((wb_we_i)(wbwe))
			((wb_adr_i)(wbaddr))
			((wb_dat_i)(wbdat_i))
			((wb_dat_o)(wbdat_o))
			((wb_ack_o)(wback))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_scsn)(spi_cs))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_inout ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal states 0 24 (_enum1 init idle read_rxdr write_txdr (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 25 (_architecture (_uni ((i 0))))))
		(_signal (_internal wbcyc ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal wbstb ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal wbwe ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wbaddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal wbdat_i ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal wbdat_o ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal wback ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPICR2 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_architecture (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPISR ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPIRXDR ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_architecture (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPITXDR ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_architecture (_string \"01011001"\))))
		(_variable (_internal just_written ~extieee.std_logic_1164.STD_LOGIC 0 66 (_process 0 ((i 2)))))
		(_variable (_internal write_pending ~extieee.std_logic_1164.STD_LOGIC 0 67 (_process 0 ((i 2)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(3)(4)(9)(10)(11)(12)(13)(14))(_sensitivity(0))(_read(1)(2)(9)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 878           1410713539785 rtl
(_unit VHDL (reset 0 5 (rtl 0 13 ))
	(_version vb4)
	(_time 1410713539786 2014.09.14 18:52:19)
	(_source (\./../../reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacccf9f9e9c9ddccec5de9199cccfcdc9cccfcdce)
	(_entity
		(_time 1410713467390)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 10758         1410713539856 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713539857 2014.09.14 18:52:19)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 181f441f114f450e1e4b5c42481e111e4d1e4c1e19)
	(_entity
		(_time 1410713489983)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(17)(5)(6))(_sensitivity(14)(9))(_read(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
I 000049 55 6507          1410713539918 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410713539919 2014.09.14 18:52:19)
	(_source (\./../../window_3x3_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 56505a55550001415453440c0250035055505e5152)
	(_entity
		(_time 1410713539914)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(window_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~13 0 35 (_entity (_in ))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36 (_entity (_out ))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_entity (_out ))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_out ))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40 (_entity (_out ))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 41 (_entity (_out ))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 42 (_entity (_out ))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 43 (_entity (_out ))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 44 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 68 (_component window_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(datain))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DV))
		)
		(_use (_entity . window_3x3)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal datain ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 51 (_architecture (_uni ))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 52 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 54 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 55 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 56 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 57 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 58 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 63 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 105 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 106 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 107 (_process 2 (_code 3))))
		(_process
			(clk_process(_architecture 0 0 92 (_process (_wait_for)(_target(0))(_read(13)))))
			(reset_process(_architecture 1 0 98 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 104 (_process (_target(2))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1634624876 942813535 942813560 1852400174 )
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 5330          1410713539996 behavior
(_unit VHDL (testbench 0 29 (behavior 0 32 ))
	(_version vb4)
	(_time 1410713539997 2014.09.14 18:52:19)
	(_source (\./../../spi2_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a4a2a8f3a5f2f3b3a8f6b6fef0a2f1a2a7a2aca3a0)
	(_entity
		(_time 1410713539988)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
	)
	(_instantiation uut 0 98 (_component spi2 )
		(_port
			((clk)(clk))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(read_data))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni )(_param_in))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 1 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 1 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 1 (_code 4))))
		(_process
			(line__115(_architecture 0 0 115 (_process (_wait_for)(_target(9)))))
			(read_from_file(_architecture 1 0 124 (_process (_target(8))(_sensitivity(7))(_monitor))))
			(master_process(_architecture 2 0 142 (_process (_target(4)(6)(7))(_monitor)(_read(8)(9)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 70 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1768977244 1936028764 1952531572 1768042081 110 )
		(543516756 1970037110 1718558821 661202720 544434464 )
	)
	(_model . behavior 5 -1
	)
)
I 000049 55 6784          1410713540079 behavior
(_unit VHDL (testbench 0 29 (behavior 1 31 ))
	(_version vb4)
	(_time 1410713540080 2014.09.14 18:52:20)
	(_source (\./../../spi2_tb.vhd\(\./../../main_tb.vhd\)))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f2f4fea2f5a4a5e5a7f7e0a8a6f4a7f4f1f4faf5f6)
	(_entity
		(_time 1410713539987)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 1 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 1 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 1 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 1 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 1 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 1 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 1 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 1 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 1 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 1 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 1 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 1 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 1 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 1 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 1 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 1 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 1 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 1 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 1 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 1 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 1 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 1 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 1 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 1 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 1 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 1 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 1 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 1 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 1 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 1 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 1 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 1 141 (_process (_sensitivity(3))(_monitor)(_read(7)))))
			(master_process(_architecture 2 1 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 1 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 9837          1410713540140 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410713540141 2014.09.14 18:52:20)
	(_source (\./../../sort_3x3_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 31373c34356766263d66236b653764373237393635)
	(_entity
		(_time 1410713540136)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(sort_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 35 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 42 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 43 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 44 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 45 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 46 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 47 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 48 (_entity (_in ))))
				(_port (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 51 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 52 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1322 0 53 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1324 0 54 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1326 0 55 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1328 0 56 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1330 0 57 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1332 0 58 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1334 0 59 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 93 (_component sort_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DVw)(DVw))
			((DVs)(DVs))
			((s1)(s1))
			((s2)(s2))
			((s3)(s3))
			((s4)(s4))
			((s5)(s5))
			((s6)(s6))
			((s7)(s7))
			((s8)(s8))
			((s9)(s9))
		)
		(_use (_entity . sort_3x3)
			(_port
				((clk)(clk))
				((rst)(rst))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DVw)(DVw))
				((DVs)(DVs))
				((s1)(s1))
				((s2)(s2))
				((s3)(s3))
				((s4)(s4))
				((s5)(s5))
				((s6)(s6))
				((s7)(s7))
				((s8)(s8))
				((s9)(s9))
			)
		)
	)
	(_object
		(_signal (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 63 (_architecture (_uni ((i 8))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 64 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 65 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 66 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 67 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 70 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 71 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 72 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal DVs ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal s1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 75 (_architecture (_uni ))))
		(_signal (_internal s2 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 76 (_architecture (_uni ))))
		(_signal (_internal s3 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 77 (_architecture (_uni ))))
		(_signal (_internal s4 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 78 (_architecture (_uni ))))
		(_signal (_internal s5 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 79 (_architecture (_uni ))))
		(_signal (_internal s6 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 80 (_architecture (_uni ))))
		(_signal (_internal s7 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 81 (_architecture (_uni ))))
		(_signal (_internal s8 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 82 (_architecture (_uni ))))
		(_signal (_internal s9 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1336 0 83 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 88 (_architecture (_uni ((ns 4621819117588971520))))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 133 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 133 (_process 1 ((_others(i 2))))))
		(_process
			(clk_process(_architecture 0 0 125 (_process (_wait_for)(_target(21))(_read(23)))))
			(Master(_architecture 1 0 132 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(22))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463235 )
		(33686018 33686019 )
		(33686018 50529026 )
		(33686018 33751810 )
		(33686018 50463490 )
		(33686018 33686274 )
		(33686018 50528770 )
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . behavior 21 -1
	)
)
I 000049 55 5405          1410713540202 behavior
(_unit VHDL (testbench 0 40 (behavior 0 43 ))
	(_version vb4)
	(_time 1410713540203 2014.09.14 18:52:20)
	(_source (\./../../sort_filter_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6f69626f3c3938786e3f7d353b693a696c6967686b)
	(_entity
		(_time 1410713540198)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 47 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 48 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 56 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 72 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 63 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 64 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 67 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 101 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 102 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 103 (_process 2 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 116 (_process 3 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 117 (_process 3 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 118 (_process 3 (_code 5))))
		(_process
			(clk_process(_architecture 0 0 87 (_process (_wait_for)(_target(0))(_read(5)))))
			(reset_process(_architecture 1 0 93 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 100 (_process (_target(2))(_sensitivity(0))(_monitor))))
			(write_to_file(_architecture 3 0 115 (_process (_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1953067639 1869881445 1818846752 8293 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1834775141 1634296933 1752588142 1952410724 779383653 7235938 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 4420          1410713540260 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410713540261 2014.09.14 18:52:20)
	(_source (\./../../std_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code adaba0fafcfbfabaafaabff7f9abf8abaeaba5aaa9)
	(_entity
		(_time 1410713540256)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 65 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 128)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((WriteEn)(WriteEn))
			((DataIn)(DataIn))
			((ReadEn)(ReadEn))
			((DataOut)(DataOut))
			((Empty)(Empty))
			((Full)(Full))
			((USEDW)(USEDW))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 128)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal USEDW ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 60 (_architecture ((ns 4626322717216342016)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 93 (_process 1 ((_others(i 2))))))
		(_process
			(CLK_process(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(master_process(_architecture 1 0 92 (_process (_wait_for)(_target(1)(2)(3)(4))(_sensitivity(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 6761          1410713543193 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410713543194 2014.09.14 18:52:23)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2227232625747535772730787624772421242a2526)
	(_entity
		(_time 1410713543179)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 141 (_process (_sensitivity(3))(_monitor)(_read(7)))))
			(master_process(_architecture 2 0 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000044 55 10549         1410713699266 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713699267 2014.09.14 18:54:59)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code c2cc9097c1959fd4c491869892c4cbc497c496c4c3)
	(_entity
		(_time 1410713699256)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 112 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 113 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(16))(_sensitivity(11)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(13)(17)(18))(_sensitivity(10)(16))(_read(8)(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
I 000044 55 10758         1410713952312 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410713952313 2014.09.14 18:59:12)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 3b3b6c3e686c662d3d687f616b3d323d6e3d6f3d3a)
	(_entity
		(_time 1410713944569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 138 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 139 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 143 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 148 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 156 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 171 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(DV))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 183 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 106 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 108 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_process
			(line__130(_architecture 0 0 130 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__131(_architecture 1 0 131 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(19))(_sensitivity(0)))))
			(line__132(_architecture 2 0 132 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(21))(_sensitivity(1)))))
			(line__133(_architecture 3 0 133 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(22))(_sensitivity(3)))))
			(line__134(_architecture 4 0 134 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__194(_architecture 5 0 194 (_process (_simple)(_target(17)(5)(6))(_sensitivity(14)(9))(_read(13)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 10 -1
	)
)
I 000049 55 6761          1410713961763 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410713961764 2014.09.14 18:59:21)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2827242c257e7f3f7d2d3a727c2e7d2e2b2e202f2c)
	(_entity
		(_time 1410713543178)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 141 (_process (_sensitivity(3))(_monitor)(_read(7)))))
			(master_process(_architecture 2 0 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6765          1410714091346 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410714091347 2014.09.14 19:01:31)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5f50595c0c0908480a5a4d050b590a595c5957585b)
	(_entity
		(_time 1410713543178)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 141 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000044 55 11010         1410715383174 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410715383175 2014.09.14 19:23:03)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 9396cf9c91c4ce85929cd7c9c3959a95c695c79592)
	(_entity
		(_time 1410713944569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 140 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 141 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 145 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 150 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 158 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 173 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 185 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout )(_event))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 107 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__132(_architecture 1 0 132 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__133(_architecture 2 0 133 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__136(_architecture 5 0 136 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(16)))))
			(line__196(_architecture 6 0 196 (_process (_target(18)(5)(6))(_sensitivity(14)(9)(13)(16)(17))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 11 -1
	)
)
I 000044 55 11010         1410715403104 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410715403105 2014.09.14 19:23:23)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 656b376561323873646a213f35636c633063316364)
	(_entity
		(_time 1410713944569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 140 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 141 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 145 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 150 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 158 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 173 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 185 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout )(_event))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 107 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__132(_architecture 1 0 132 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__133(_architecture 2 0 133 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__136(_architecture 5 0 136 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(16)))))
			(line__196(_architecture 6 0 196 (_process (_target(18)(5)(6))(_sensitivity(14)(9)(13)(16)(17))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 11 -1
	)
)
V 000049 55 6765          1410715406040 behavior
(_unit VHDL (testbench 0 28 (behavior 0 31 ))
	(_version vb4)
	(_time 1410715406041 2014.09.14 19:23:26)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d9d7dc8bd58f8ece8cdccb838ddf8cdfdadfd1dedd)
	(_entity
		(_time 1410713543178)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 107 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 60 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 70 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 142 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 143 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 144 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 124 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 141 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 158 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 74 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 778400617 7235938 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1684368732 544104809 1953261926 1767666277 1701273965 875978545 909342768 1869504304 1600484201 1801675106 1852400174 )
	)
	(_model . behavior 6 -1
	)
)
I 000044 55 11005         1410715501493 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410715501494 2014.09.14 19:25:01)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code babce8eeeaede7acbbeefee0eabcb3bcefbceebcbb)
	(_entity
		(_time 1410713944569)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 140 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 141 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 145 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 150 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 158 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 173 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 185 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout )(_event))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 107 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__132(_architecture 1 0 132 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__133(_architecture 2 0 133 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__136(_architecture 5 0 136 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(16)))))
			(line__196(_architecture 6 0 196 (_process (_simple)(_target(18)(5)(6))(_sensitivity(14)(9))(_read(13)(16)(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 11 -1
	)
)
I 000044 55 10796         1410715840464 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410715840465 2014.09.14 19:30:40)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code d9dc8f8bd18e84cfd8d89d8389dfd0df8cdf8ddfd8)
	(_entity
		(_time 1410715840458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 140 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 141 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 145 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 150 (_component reset )
		(_port
			((clk)(clock))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 158 (_component spi2 )
		(_port
			((clk)(clock))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 173 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 185 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 107 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 113 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 114 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__132(_architecture 1 0 132 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__133(_architecture 2 0 133 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(17))(_sensitivity(11)))))
			(line__136(_architecture 5 0 136 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(12)))))
			(line__196(_architecture 6 0 196 (_process (_simple)(_target(14)(18)(19))(_sensitivity(10)(11))(_read(8)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 11 -1
	)
)
V 000044 55 10800         1410716061247 rtl
(_unit VHDL (main 0 7 (rtl 0 24 ))
	(_version vb4)
	(_time 1410716061248 2014.09.14 19:34:21)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	(_code 4d42184f181a105b4c4c09171d4b444b184b194b4c)
	(_entity
		(_time 1410715840457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 58 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
			)
		)
		(sort_filter
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 8)))))
				(_generic (_internal order ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 75 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 76 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_out ))))
			)
		)
		(test
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 88 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 89 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 140 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 141 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 145 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 150 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 158 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation sort_filter0 0 173 (_component sort_filter )
		(_generic
			((DATA_WIDTH)((i 8)))
			((order)((i 5)))
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . sort_filter)
			(_generic
				((DATA_WIDTH)((i 8)))
				((order)((i 5)))
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
				((DV)(DV))
			)
		)
	)
	(_instantiation test0 0 185 (_component test )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(tx))
		)
		(_use (_entity . test)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 97 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 98 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 107 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 109 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 113 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 114 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_process
			(line__131(_architecture 0 0 131 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__132(_architecture 1 0 132 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__133(_architecture 2 0 133 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__135(_architecture 4 0 135 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(17))(_sensitivity(11)))))
			(line__136(_architecture 5 0 136 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(12)))))
			(line__196(_architecture 6 0 196 (_process (_simple)(_target(14)(18)(19))(_sensitivity(10)(11))(_read(8)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 11 -1
	)
)
