// Seed: 2588972888
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3, id_4 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input logic id_5
);
  assign id_3 = id_4;
  logic id_7, id_8, id_9, id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  initial id_7 <= id_8;
  wire id_11;
  assign id_10 = id_5;
  wire  id_12;
  logic id_13 = id_7;
  assign id_0 = 1;
  wire id_14;
endmodule
