
Total Number of Cycles: 14

Total Number of Row Buffer Updates: 2

Memory content at the end of the execution:


Every cycle description: 

cycle 1: Instruction: addi ($s0,$zero,1000): $s0=1000
cycle 2: DRAM Request Issued (sw)
cycle 3-12: Access Row 0 from DRAM
cycle 13-14: Accessing Column 1000: memory address 1000-1003 = 0
cycle 3: Instruction: addi ($t1,$t1,1221): $t1=1221

END OF EXECUTION

