
prosthesis_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6d0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800b858  0800b858  0001b858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd98  0800bd98  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800bd98  0800bd98  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bd98  0800bd98  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd98  0800bd98  0001bd98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd9c  0800bd9c  0001bd9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800bda0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001364  20000088  0800be24  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200013ec  0800be24  000213ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f86e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042fc  00000000  00000000  0003f922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a98  00000000  00000000  00043c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018a0  00000000  00000000  000456b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dc34  00000000  00000000  00046f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c468  00000000  00000000  00074b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001119ee  00000000  00000000  00090ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a29e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000729c  00000000  00000000  001a2a34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b840 	.word	0x0800b840

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	0800b840 	.word	0x0800b840

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	431a      	orrs	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	609a      	str	r2, [r3, #8]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b087      	sub	sp, #28
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3330      	adds	r3, #48	; 0x30
 8000b76:	461a      	mov	r2, r3
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	0a1b      	lsrs	r3, r3, #8
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	f003 030c 	and.w	r3, r3, #12
 8000b82:	4413      	add	r3, r2
 8000b84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	f003 031f 	and.w	r3, r3, #31
 8000b90:	211f      	movs	r1, #31
 8000b92:	fa01 f303 	lsl.w	r3, r1, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	401a      	ands	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	0e9b      	lsrs	r3, r3, #26
 8000b9e:	f003 011f 	and.w	r1, r3, #31
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	f003 031f 	and.w	r3, r3, #31
 8000ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bac:	431a      	orrs	r2, r3
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000bb2:	bf00      	nop
 8000bb4:	371c      	adds	r7, #28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b087      	sub	sp, #28
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	3314      	adds	r3, #20
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	0e5b      	lsrs	r3, r3, #25
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	0d1b      	lsrs	r3, r3, #20
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	2107      	movs	r1, #7
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	0d1b      	lsrs	r3, r3, #20
 8000bf8:	f003 031f 	and.w	r3, r3, #31
 8000bfc:	6879      	ldr	r1, [r7, #4]
 8000bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000c02:	431a      	orrs	r2, r3
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000c08:	bf00      	nop
 8000c0a:	371c      	adds	r7, #28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f003 0318 	and.w	r3, r3, #24
 8000c36:	4908      	ldr	r1, [pc, #32]	; (8000c58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000c38:	40d9      	lsrs	r1, r3
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	400b      	ands	r3, r1
 8000c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c42:	431a      	orrs	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000c4a:	bf00      	nop
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	0007ffff 	.word	0x0007ffff

08000c5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000c6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	6093      	str	r3, [r2, #8]
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000c90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c94:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <LL_RCC_SetADCClockSource+0x28>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cb6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000cba:	4905      	ldr	r1, [pc, #20]	; (8000cd0 <LL_RCC_SetADCClockSource+0x28>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ce0:	4907      	ldr	r1, [pc, #28]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	40021000 	.word	0x40021000

08000d04 <LL_GPIO_EnablePinAnalogControl>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  SET_BIT(GPIOx->ASCR, PinMask);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	431a      	orrs	r2, r3
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b094      	sub	sp, #80	; 0x50
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000d2e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	60da      	str	r2, [r3, #12]
 8000d48:	611a      	str	r2, [r3, #16]
 8000d4a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000d4c:	f107 0318 	add.w	r3, r7, #24
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
 8000d68:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000d6a:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000d6e:	f7ff ff9b 	bl	8000ca8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000d72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d76:	f7ff ffad 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000d7a:	2004      	movs	r0, #4
 8000d7c:	f7ff ffaa 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC0   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000d80:	2301      	movs	r3, #1
 8000d82:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000d84:	2303      	movs	r3, #3
 8000d86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4832      	ldr	r0, [pc, #200]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000d92:	f00a f91a 	bl	800afca <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(GPIOC, LL_GPIO_PIN_0);
 8000d96:	2101      	movs	r1, #1
 8000d98:	4830      	ldr	r0, [pc, #192]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000d9a:	f7ff ffb3 	bl	8000d04 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000da2:	2300      	movs	r3, #0
 8000da4:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000daa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000dae:	4619      	mov	r1, r3
 8000db0:	482b      	ldr	r0, [pc, #172]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000db2:	f009 ff4f 	bl	800ac54 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000dce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4822      	ldr	r0, [pc, #136]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000dd6:	f009 ff63 	bl	800aca0 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8000dda:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000dde:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000de4:	f107 0318 	add.w	r3, r7, #24
 8000de8:	4619      	mov	r1, r3
 8000dea:	481e      	ldr	r0, [pc, #120]	; (8000e64 <MX_ADC1_Init+0x13c>)
 8000dec:	f009 feea 	bl	800abc4 <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE);
 8000df0:	2100      	movs	r1, #0
 8000df2:	481c      	ldr	r0, [pc, #112]	; (8000e64 <MX_ADC1_Init+0x13c>)
 8000df4:	f7ff fea4 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8000df8:	4819      	ldr	r0, [pc, #100]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000dfa:	f7ff ff2f 	bl	8000c5c <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000dfe:	4818      	ldr	r0, [pc, #96]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000e00:	f7ff ff3e 	bl	8000c80 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <MX_ADC1_Init+0x140>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	099b      	lsrs	r3, r3, #6
 8000e0a:	4a18      	ldr	r2, [pc, #96]	; (8000e6c <MX_ADC1_Init+0x144>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	099a      	lsrs	r2, r3, #6
 8000e12:	4613      	mov	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	4413      	add	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <MX_ADC1_Init+0x148>)
 8000e1e:	fba3 2302 	umull	r2, r3, r3, r2
 8000e22:	08db      	lsrs	r3, r3, #3
 8000e24:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000e26:	e002      	b.n	8000e2e <MX_ADC1_Init+0x106>
  {
    wait_loop_index--;
 8000e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000e2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1f9      	bne.n	8000e28 <MX_ADC1_Init+0x100>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8000e34:	4a0f      	ldr	r2, [pc, #60]	; (8000e74 <MX_ADC1_Init+0x14c>)
 8000e36:	2106      	movs	r1, #6
 8000e38:	4809      	ldr	r0, [pc, #36]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000e3a:	f7ff fe94 	bl	8000b66 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	490c      	ldr	r1, [pc, #48]	; (8000e74 <MX_ADC1_Init+0x14c>)
 8000e42:	4807      	ldr	r0, [pc, #28]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000e44:	f7ff febb 	bl	8000bbe <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8000e48:	227f      	movs	r2, #127	; 0x7f
 8000e4a:	490a      	ldr	r1, [pc, #40]	; (8000e74 <MX_ADC1_Init+0x14c>)
 8000e4c:	4804      	ldr	r0, [pc, #16]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000e4e:	f7ff fee1 	bl	8000c14 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	3750      	adds	r7, #80	; 0x50
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	48000800 	.word	0x48000800
 8000e60:	50040000 	.word	0x50040000
 8000e64:	50040300 	.word	0x50040300
 8000e68:	20000004 	.word	0x20000004
 8000e6c:	053e2d63 	.word	0x053e2d63
 8000e70:	cccccccd 	.word	0xcccccccd
 8000e74:	04300002 	.word	0x04300002

08000e78 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b094      	sub	sp, #80	; 0x50
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000e7e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000e8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
 8000e9a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000e9c:	f107 0318 	add.w	r3, r7, #24
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
 8000eb8:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000eba:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000ebe:	f7ff fef3 	bl	8000ca8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000ec2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ec6:	f7ff ff05 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000eca:	2004      	movs	r0, #4
 8000ecc:	f7ff ff02 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC1   ------> ADC2_IN2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000edc:	463b      	mov	r3, r7
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4831      	ldr	r0, [pc, #196]	; (8000fa8 <MX_ADC2_Init+0x130>)
 8000ee2:	f00a f872 	bl	800afca <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(GPIOC, LL_GPIO_PIN_1);
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	482f      	ldr	r0, [pc, #188]	; (8000fa8 <MX_ADC2_Init+0x130>)
 8000eea:	f7ff ff0b 	bl	8000d04 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8000efa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000efe:	4619      	mov	r1, r3
 8000f00:	482a      	ldr	r0, [pc, #168]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f02:	f009 fea7 	bl	800ac54 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8000f1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f22:	4619      	mov	r1, r3
 8000f24:	4821      	ldr	r0, [pc, #132]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f26:	f009 febb 	bl	800aca0 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8000f2a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000f2e:	61bb      	str	r3, [r7, #24]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 8000f30:	f107 0318 	add.w	r3, r7, #24
 8000f34:	4619      	mov	r1, r3
 8000f36:	481e      	ldr	r0, [pc, #120]	; (8000fb0 <MX_ADC2_Init+0x138>)
 8000f38:	f009 fe44 	bl	800abc4 <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC2), LL_ADC_PATH_INTERNAL_NONE);
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	481c      	ldr	r0, [pc, #112]	; (8000fb0 <MX_ADC2_Init+0x138>)
 8000f40:	f7ff fdfe 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8000f44:	4819      	ldr	r0, [pc, #100]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f46:	f7ff fe89 	bl	8000c5c <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8000f4a:	4818      	ldr	r0, [pc, #96]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f4c:	f7ff fe98 	bl	8000c80 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <MX_ADC2_Init+0x13c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	099b      	lsrs	r3, r3, #6
 8000f56:	4a18      	ldr	r2, [pc, #96]	; (8000fb8 <MX_ADC2_Init+0x140>)
 8000f58:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5c:	099a      	lsrs	r2, r3, #6
 8000f5e:	4613      	mov	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <MX_ADC2_Init+0x144>)
 8000f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8000f6e:	08db      	lsrs	r3, r3, #3
 8000f70:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f72:	e002      	b.n	8000f7a <MX_ADC2_Init+0x102>
  {
    wait_loop_index--;
 8000f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f76:	3b01      	subs	r3, #1
 8000f78:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1f9      	bne.n	8000f74 <MX_ADC2_Init+0xfc>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 8000f80:	4a0f      	ldr	r2, [pc, #60]	; (8000fc0 <MX_ADC2_Init+0x148>)
 8000f82:	2106      	movs	r1, #6
 8000f84:	4809      	ldr	r0, [pc, #36]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f86:	f7ff fdee 	bl	8000b66 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	490c      	ldr	r1, [pc, #48]	; (8000fc0 <MX_ADC2_Init+0x148>)
 8000f8e:	4807      	ldr	r0, [pc, #28]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f90:	f7ff fe15 	bl	8000bbe <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8000f94:	227f      	movs	r2, #127	; 0x7f
 8000f96:	490a      	ldr	r1, [pc, #40]	; (8000fc0 <MX_ADC2_Init+0x148>)
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <MX_ADC2_Init+0x134>)
 8000f9a:	f7ff fe3b 	bl	8000c14 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f9e:	bf00      	nop
 8000fa0:	3750      	adds	r7, #80	; 0x50
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	48000800 	.word	0x48000800
 8000fac:	50040100 	.word	0x50040100
 8000fb0:	50040300 	.word	0x50040300
 8000fb4:	20000004 	.word	0x20000004
 8000fb8:	053e2d63 	.word	0x053e2d63
 8000fbc:	cccccccd 	.word	0xcccccccd
 8000fc0:	08600004 	.word	0x08600004

08000fc4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fca:	4a18      	ldr	r2, [pc, #96]	; (800102c <MX_CAN1_Init+0x68>)
 8000fcc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000fce:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fd0:	2205      	movs	r2, #5
 8000fd2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fda:	4b13      	ldr	r3, [pc, #76]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fe2:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000fe6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_CAN1_Init+0x64>)
 8000fea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000fee:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ff0:	4b0d      	ldr	r3, [pc, #52]	; (8001028 <MX_CAN1_Init+0x64>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_CAN1_Init+0x64>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <MX_CAN1_Init+0x64>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_CAN1_Init+0x64>)
 8001004:	2200      	movs	r2, #0
 8001006:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <MX_CAN1_Init+0x64>)
 800100a:	2200      	movs	r2, #0
 800100c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_CAN1_Init+0x64>)
 8001010:	2200      	movs	r2, #0
 8001012:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_CAN1_Init+0x64>)
 8001016:	f006 f975 	bl	8007304 <HAL_CAN_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001020:	f000 fda0 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200000a4 	.word	0x200000a4
 800102c:	40006400 	.word	0x40006400

08001030 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a1f      	ldr	r2, [pc, #124]	; (80010cc <HAL_CAN_MspInit+0x9c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d138      	bne.n	80010c4 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001052:	4b1f      	ldr	r3, [pc, #124]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001056:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 8001058:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800105c:	6593      	str	r3, [r2, #88]	; 0x58
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a18      	ldr	r2, [pc, #96]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b16      	ldr	r3, [pc, #88]	; (80010d0 <HAL_CAN_MspInit+0xa0>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001082:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001094:	2309      	movs	r3, #9
 8001096:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	480d      	ldr	r0, [pc, #52]	; (80010d4 <HAL_CAN_MspInit+0xa4>)
 80010a0:	f007 f95e 	bl	8008360 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2101      	movs	r1, #1
 80010a8:	2014      	movs	r0, #20
 80010aa:	f007 f8d4 	bl	8008256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80010ae:	2014      	movs	r0, #20
 80010b0:	f007 f8ed 	bl	800828e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2101      	movs	r1, #1
 80010b8:	2015      	movs	r0, #21
 80010ba:	f007 f8cc 	bl	8008256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80010be:	2015      	movs	r0, #21
 80010c0:	f007 f8e5 	bl	800828e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40006400 	.word	0x40006400
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000400 	.word	0x48000400

080010d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	4b4d      	ldr	r3, [pc, #308]	; (8001224 <MX_GPIO_Init+0x14c>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f2:	4a4c      	ldr	r2, [pc, #304]	; (8001224 <MX_GPIO_Init+0x14c>)
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fa:	4b4a      	ldr	r3, [pc, #296]	; (8001224 <MX_GPIO_Init+0x14c>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fe:	f003 0304 	and.w	r3, r3, #4
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001106:	4b47      	ldr	r3, [pc, #284]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110a:	4a46      	ldr	r2, [pc, #280]	; (8001224 <MX_GPIO_Init+0x14c>)
 800110c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001110:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001112:	4b44      	ldr	r3, [pc, #272]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	4b41      	ldr	r3, [pc, #260]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	4a40      	ldr	r2, [pc, #256]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112a:	4b3e      	ldr	r3, [pc, #248]	; (8001224 <MX_GPIO_Init+0x14c>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	4a3a      	ldr	r2, [pc, #232]	; (8001224 <MX_GPIO_Init+0x14c>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <MX_GPIO_Init+0x14c>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OSCOPE_GPIO_Port, OSCOPE_Pin, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001154:	4834      	ldr	r0, [pc, #208]	; (8001228 <MX_GPIO_Init+0x150>)
 8001156:	f007 fba1 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANKLE_IMU_CS_GPIO_Port, ANKLE_IMU_CS_Pin, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2110      	movs	r1, #16
 800115e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001162:	f007 fb9b 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_SET);
 8001166:	2201      	movs	r2, #1
 8001168:	2107      	movs	r1, #7
 800116a:	4830      	ldr	r0, [pc, #192]	; (800122c <MX_GPIO_Init+0x154>)
 800116c:	f007 fb96 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KNEE_IMU_BT_Pin|KNEE_IMU_P0_Pin|KNEE_IMU_P1_Pin|KNEE_IMU_RST_Pin
 8001170:	2200      	movs	r2, #0
 8001172:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001176:	482d      	ldr	r0, [pc, #180]	; (800122c <MX_GPIO_Init+0x154>)
 8001178:	f007 fb90 	bl	800889c <HAL_GPIO_WritePin>
                          |KNEE_IMU_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OSCOPE_Pin;
 800117c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	2301      	movs	r3, #1
 8001184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OSCOPE_GPIO_Port, &GPIO_InitStruct);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	4619      	mov	r1, r3
 8001194:	4824      	ldr	r0, [pc, #144]	; (8001228 <MX_GPIO_Init+0x150>)
 8001196:	f007 f8e3 	bl	8008360 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANKLE_IMU_CS_Pin;
 800119a:	2310      	movs	r3, #16
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119e:	2301      	movs	r3, #1
 80011a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a6:	2300      	movs	r3, #0
 80011a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ANKLE_IMU_CS_GPIO_Port, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b4:	f007 f8d4 	bl	8008360 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin;
 80011b8:	2307      	movs	r3, #7
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80011bc:	2311      	movs	r3, #17
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	4817      	ldr	r0, [pc, #92]	; (800122c <MX_GPIO_Init+0x154>)
 80011d0:	f007 f8c6 	bl	8008360 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = KNEE_IMU_BT_Pin|KNEE_IMU_P0_Pin|KNEE_IMU_P1_Pin|KNEE_IMU_RST_Pin
 80011d4:	f24f 0310 	movw	r3, #61456	; 0xf010
 80011d8:	617b      	str	r3, [r7, #20]
                          |KNEE_IMU_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011da:	2301      	movs	r3, #1
 80011dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	4619      	mov	r1, r3
 80011ec:	480f      	ldr	r0, [pc, #60]	; (800122c <MX_GPIO_Init+0x154>)
 80011ee:	f007 f8b7 	bl	8008360 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KNEE_IMU_INT_Pin;
 80011f2:	2320      	movs	r3, #32
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KNEE_IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	4809      	ldr	r0, [pc, #36]	; (800122c <MX_GPIO_Init+0x154>)
 8001208:	f007 f8aa 	bl	8008360 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2102      	movs	r1, #2
 8001210:	2017      	movs	r0, #23
 8001212:	f007 f820 	bl	8008256 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001216:	2017      	movs	r0, #23
 8001218:	f007 f839 	bl	800828e <HAL_NVIC_EnableIRQ>

}
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	; 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	48000800 	.word	0x48000800
 800122c:	48000400 	.word	0x48000400

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4907      	ldr	r1, [pc, #28]	; (8001284 <__NVIC_EnableIRQ+0x38>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	; (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	; (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <LL_LPTIM_SetUpdateMode>:
  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	431a      	orrs	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	60da      	str	r2, [r3, #12]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	60da      	str	r2, [r3, #12]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <LL_LPTIM_SetPolarity>:
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	431a      	orrs	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	60da      	str	r2, [r3, #12]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <LL_LPTIM_SetInput1Src>:
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP2
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
{
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->OR, LPTIM_OR_OR, Src);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	f023 0203 	bic.w	r2, r3, #3
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	621a      	str	r2, [r3, #32]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <LL_LPTIM_TrigSw>:
  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	60da      	str	r2, [r3, #12]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	f023 0201 	bic.w	r2, r3, #1
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60da      	str	r2, [r3, #12]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <LL_RCC_SetLPTIMClockSource>:
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <LL_RCC_SetLPTIMClockSource+0x30>)
 8001452:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	0c1b      	lsrs	r3, r3, #16
 800145a:	041b      	lsls	r3, r3, #16
 800145c:	43db      	mvns	r3, r3
 800145e:	401a      	ands	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	041b      	lsls	r3, r3, #16
 8001464:	4904      	ldr	r1, [pc, #16]	; (8001478 <LL_RCC_SetLPTIMClockSource+0x30>)
 8001466:	4313      	orrs	r3, r2
 8001468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	40021000 	.word	0x40021000

0800147c <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001484:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001486:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <LL_APB1_GRP2_EnableClock+0x2c>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4313      	orrs	r3, r2
 800148e:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001492:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4013      	ands	r3, r2
 8001498:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800149a:	68fb      	ldr	r3, [r7, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	40021000 	.word	0x40021000

080014ac <MX_LPTIM2_Init>:

/* USER CODE END 0 */

/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE_LSI);
 80014b0:	4819      	ldr	r0, [pc, #100]	; (8001518 <MX_LPTIM2_Init+0x6c>)
 80014b2:	f7ff ffc9 	bl	8001448 <LL_RCC_SetLPTIMClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2);
 80014b6:	2020      	movs	r0, #32
 80014b8:	f7ff ffe0 	bl	800147c <LL_APB1_GRP2_EnableClock>

  /* LPTIM2 interrupt Init */
  NVIC_SetPriority(LPTIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80014bc:	f7ff feb8 	bl	8001230 <__NVIC_GetPriorityGrouping>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ff08 	bl	80012dc <NVIC_EncodePriority>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4619      	mov	r1, r3
 80014d0:	2042      	movs	r0, #66	; 0x42
 80014d2:	f7ff fed9 	bl	8001288 <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM2_IRQn);
 80014d6:	2042      	movs	r0, #66	; 0x42
 80014d8:	f7ff feb8 	bl	800124c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  LL_LPTIM_SetClockSource(LPTIM2, LL_LPTIM_CLK_SOURCE_INTERNAL);
 80014dc:	2100      	movs	r1, #0
 80014de:	480f      	ldr	r0, [pc, #60]	; (800151c <MX_LPTIM2_Init+0x70>)
 80014e0:	f7ff ff9e 	bl	8001420 <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM2, LL_LPTIM_PRESCALER_DIV1);
 80014e4:	2100      	movs	r1, #0
 80014e6:	480d      	ldr	r0, [pc, #52]	; (800151c <MX_LPTIM2_Init+0x70>)
 80014e8:	f7ff ff64 	bl	80013b4 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_SetPolarity(LPTIM2, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 80014ec:	2100      	movs	r1, #0
 80014ee:	480b      	ldr	r0, [pc, #44]	; (800151c <MX_LPTIM2_Init+0x70>)
 80014f0:	f7ff ff4d 	bl	800138e <LL_LPTIM_SetPolarity>
  LL_LPTIM_SetUpdateMode(LPTIM2, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 80014f4:	2100      	movs	r1, #0
 80014f6:	4809      	ldr	r0, [pc, #36]	; (800151c <MX_LPTIM2_Init+0x70>)
 80014f8:	f7ff ff23 	bl	8001342 <LL_LPTIM_SetUpdateMode>
  LL_LPTIM_SetCounterMode(LPTIM2, LL_LPTIM_COUNTER_MODE_INTERNAL);
 80014fc:	2100      	movs	r1, #0
 80014fe:	4807      	ldr	r0, [pc, #28]	; (800151c <MX_LPTIM2_Init+0x70>)
 8001500:	f7ff ff32 	bl	8001368 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_TrigSw(LPTIM2);
 8001504:	4805      	ldr	r0, [pc, #20]	; (800151c <MX_LPTIM2_Init+0x70>)
 8001506:	f7ff ff7b 	bl	8001400 <LL_LPTIM_TrigSw>
  LL_LPTIM_SetInput1Src(LPTIM2, LL_LPTIM_INPUT1_SRC_GPIO);
 800150a:	2100      	movs	r1, #0
 800150c:	4803      	ldr	r0, [pc, #12]	; (800151c <MX_LPTIM2_Init+0x70>)
 800150e:	f7ff ff64 	bl	80013da <LL_LPTIM_SetInput1Src>
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	00300010 	.word	0x00300010
 800151c:	40009400 	.word	0x40009400

08001520 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001530:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001534:	f043 0201 	orr.w	r2, r3, #1
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <LL_LPTIM_Enable>:
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	f043 0201 	orr.w	r2, r3, #1
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	611a      	str	r2, [r3, #16]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <LL_LPTIM_StartCounter>:
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	f023 0206 	bic.w	r2, r3, #6
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	611a      	str	r2, [r3, #16]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <LL_LPTIM_SetAutoReload>:
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	0c1b      	lsrs	r3, r3, #16
 800159e:	041b      	lsls	r3, r3, #16
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	619a      	str	r2, [r3, #24]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f043 0202 	orr.w	r2, r3, #2
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	609a      	str	r2, [r3, #8]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_RCC_HSE_Enable>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <LL_RCC_HSE_Enable+0x1c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <LL_RCC_HSE_Enable+0x1c>)
 80015de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40021000 	.word	0x40021000

080015f4 <LL_RCC_HSE_IsReady>:
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <LL_RCC_HSE_IsReady+0x24>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001600:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001604:	d101      	bne.n	800160a <LL_RCC_HSE_IsReady+0x16>
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <LL_RCC_HSE_IsReady+0x18>
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40021000 	.word	0x40021000

0800161c <LL_RCC_LSI_Enable>:
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <LL_RCC_LSI_Enable+0x20>)
 8001622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001626:	4a05      	ldr	r2, [pc, #20]	; (800163c <LL_RCC_LSI_Enable+0x20>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40021000 	.word	0x40021000

08001640 <LL_RCC_LSI_IsReady>:
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
 8001644:	4b07      	ldr	r3, [pc, #28]	; (8001664 <LL_RCC_LSI_IsReady+0x24>)
 8001646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	2b02      	cmp	r3, #2
 8001650:	d101      	bne.n	8001656 <LL_RCC_LSI_IsReady+0x16>
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <LL_RCC_LSI_IsReady+0x18>
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000

08001668 <LL_RCC_SetSysClkSource>:
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <LL_RCC_SetSysClkSource+0x24>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f023 0203 	bic.w	r2, r3, #3
 8001678:	4904      	ldr	r1, [pc, #16]	; (800168c <LL_RCC_SetSysClkSource+0x24>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4313      	orrs	r3, r2
 800167e:	608b      	str	r3, [r1, #8]
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000

08001690 <LL_RCC_GetSysClkSource>:
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <LL_RCC_GetSysClkSource+0x18>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 030c 	and.w	r3, r3, #12
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000

080016ac <LL_RCC_SetAHBPrescaler>:
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016bc:	4904      	ldr	r1, [pc, #16]	; (80016d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	608b      	str	r3, [r1, #8]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000

080016d4 <LL_RCC_SetAPB1Prescaler>:
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016e4:	4904      	ldr	r1, [pc, #16]	; (80016f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	608b      	str	r3, [r1, #8]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	40021000 	.word	0x40021000

080016fc <LL_RCC_SetAPB2Prescaler>:
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800170c:	4904      	ldr	r1, [pc, #16]	; (8001720 <LL_RCC_SetAPB2Prescaler+0x24>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4313      	orrs	r3, r2
 8001712:	608b      	str	r3, [r1, #8]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	40021000 	.word	0x40021000

08001724 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001728:	4b05      	ldr	r3, [pc, #20]	; (8001740 <LL_RCC_PLL_Enable+0x1c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a04      	ldr	r2, [pc, #16]	; (8001740 <LL_RCC_PLL_Enable+0x1c>)
 800172e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001732:	6013      	str	r3, [r2, #0]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000

08001744 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <LL_RCC_PLL_IsReady+0x24>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001750:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001754:	d101      	bne.n	800175a <LL_RCC_PLL_IsReady+0x16>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <LL_RCC_PLL_IsReady+0x18>
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	40021000 	.word	0x40021000

0800176c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
 8001778:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800177a:	4b0a      	ldr	r3, [pc, #40]	; (80017a4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001780:	4013      	ands	r3, r2
 8001782:	68f9      	ldr	r1, [r7, #12]
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	4311      	orrs	r1, r2
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	0212      	lsls	r2, r2, #8
 800178c:	4311      	orrs	r1, r2
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	430a      	orrs	r2, r1
 8001792:	4904      	ldr	r1, [pc, #16]	; (80017a4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001794:	4313      	orrs	r3, r2
 8001796:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000
 80017a8:	f9ff808c 	.word	0xf9ff808c

080017ac <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	4a04      	ldr	r2, [pc, #16]	; (80017c8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80017b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017ba:	60d3      	str	r3, [r2, #12]
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000

080017cc <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <LL_FLASH_SetLatency+0x24>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f023 0207 	bic.w	r2, r3, #7
 80017dc:	4904      	ldr	r1, [pc, #16]	; (80017f0 <LL_FLASH_SetLatency+0x24>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	40022000 	.word	0x40022000

080017f4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80017f8:	4b04      	ldr	r3, [pc, #16]	; (800180c <LL_FLASH_GetLatency+0x18>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0307 	and.w	r3, r3, #7
}
 8001800:	4618      	mov	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40022000 	.word	0x40022000

08001810 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001820:	4904      	ldr	r1, [pc, #16]	; (8001834 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4313      	orrs	r3, r2
 8001826:	600b      	str	r3, [r1, #0]
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	40007000 	.word	0x40007000

08001838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001838:	b5b0      	push	{r4, r5, r7, lr}
 800183a:	b0a6      	sub	sp, #152	; 0x98
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183e:	f005 fced 	bl	800721c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001842:	f000 f93f 	bl	8001ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001846:	f7ff fc47 	bl	80010d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800184a:	f001 fb0f 	bl	8002e6c <MX_SPI1_Init>
  MX_TIM2_Init();
 800184e:	f001 fc7d 	bl	800314c <MX_TIM2_Init>
  MX_LPTIM2_Init();
 8001852:	f7ff fe2b 	bl	80014ac <MX_LPTIM2_Init>
  MX_ADC1_Init();
 8001856:	f7ff fa67 	bl	8000d28 <MX_ADC1_Init>
  MX_ADC2_Init();
 800185a:	f7ff fb0d 	bl	8000e78 <MX_ADC2_Init>
  MX_CAN1_Init();
 800185e:	f7ff fbb1 	bl	8000fc4 <MX_CAN1_Init>
/*******************************************************************************
* USER ADDED DEFINITIONS
*******************************************************************************/

  	AKxx_x_Init_t Motor_Init[AKXX_X_NUMBER_OF_DEVICES];
  	Motor_Init[AnkleIndex].canId = AnkleMotorCAN_ID;
 8001862:	2301      	movs	r3, #1
 8001864:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
  	Motor_Init[AnkleIndex].Motor = AK80_9;
 8001868:	2301      	movs	r3, #1
 800186a:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92

  	Motor_Init[KneeIndex].canId = KneeMotorCAN_ID;
 800186e:	2302      	movs	r3, #2
 8001870:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  	Motor_Init[KneeIndex].Motor = AK70_10;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

	CAN_FilterTypeDef CAN1_FilterInit[AKXX_X_NUMBER_OF_DEVICES];
	CAN1_FilterInit[AnkleIndex].FilterActivation = ENABLE;
 800187a:	2301      	movs	r3, #1
 800187c:	663b      	str	r3, [r7, #96]	; 0x60
	CAN1_FilterInit[AnkleIndex].FilterBank = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	657b      	str	r3, [r7, #84]	; 0x54
	CAN1_FilterInit[AnkleIndex].FilterFIFOAssignment = CAN_RX_FIFO0;
 8001882:	2300      	movs	r3, #0
 8001884:	653b      	str	r3, [r7, #80]	; 0x50
	CAN1_FilterInit[AnkleIndex].FilterIdHigh = AnkleMotorCAN_ID << 5;
 8001886:	2320      	movs	r3, #32
 8001888:	643b      	str	r3, [r7, #64]	; 0x40
	CAN1_FilterInit[AnkleIndex].FilterIdLow = AnkleMotorCAN_ID << 5;
 800188a:	2320      	movs	r3, #32
 800188c:	647b      	str	r3, [r7, #68]	; 0x44
	CAN1_FilterInit[AnkleIndex].FilterMaskIdHigh = AnkleMotorCAN_ID << 5;
 800188e:	2320      	movs	r3, #32
 8001890:	64bb      	str	r3, [r7, #72]	; 0x48
	CAN1_FilterInit[AnkleIndex].FilterMaskIdLow = AnkleMotorCAN_ID << 5;
 8001892:	2320      	movs	r3, #32
 8001894:	64fb      	str	r3, [r7, #76]	; 0x4c
	CAN1_FilterInit[AnkleIndex].FilterMode = CAN_FILTERMODE_IDLIST;
 8001896:	2301      	movs	r3, #1
 8001898:	65bb      	str	r3, [r7, #88]	; 0x58
	CAN1_FilterInit[AnkleIndex].FilterScale = CAN_FILTERSCALE_16BIT;
 800189a:	2300      	movs	r3, #0
 800189c:	65fb      	str	r3, [r7, #92]	; 0x5c

	memcpy(&CAN1_FilterInit[KneeIndex], &CAN1_FilterInit[AnkleIndex], sizeof(CAN_FilterTypeDef));
 800189e:	f107 0468 	add.w	r4, r7, #104	; 0x68
 80018a2:	f107 0540 	add.w	r5, r7, #64	; 0x40
 80018a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018b2:	e884 0003 	stmia.w	r4, {r0, r1}
	CAN1_FilterInit[KneeIndex].FilterBank = 1;
 80018b6:	2301      	movs	r3, #1
 80018b8:	67fb      	str	r3, [r7, #124]	; 0x7c
	CAN1_FilterInit[KneeIndex].FilterFIFOAssignment = CAN_RX_FIFO1;
 80018ba:	2301      	movs	r3, #1
 80018bc:	67bb      	str	r3, [r7, #120]	; 0x78
	CAN1_FilterInit[KneeIndex].FilterIdHigh = KneeMotorCAN_ID << 5;
 80018be:	2340      	movs	r3, #64	; 0x40
 80018c0:	66bb      	str	r3, [r7, #104]	; 0x68
	CAN1_FilterInit[KneeIndex].FilterIdLow = KneeMotorCAN_ID << 5;
 80018c2:	2340      	movs	r3, #64	; 0x40
 80018c4:	66fb      	str	r3, [r7, #108]	; 0x6c
	CAN1_FilterInit[KneeIndex].FilterMaskIdHigh = KneeMotorCAN_ID << 5;
 80018c6:	2340      	movs	r3, #64	; 0x40
 80018c8:	673b      	str	r3, [r7, #112]	; 0x70
	CAN1_FilterInit[KneeIndex].FilterMaskIdLow = KneeMotorCAN_ID << 5;
 80018ca:	2340      	movs	r3, #64	; 0x40
 80018cc:	677b      	str	r3, [r7, #116]	; 0x74

  	MPU925x_Init_t AnkleIMU_Init;
  	AnkleIMU_Init.SPI_Handle = &hspi1;
 80018ce:	4b77      	ldr	r3, [pc, #476]	; (8001aac <main+0x274>)
 80018d0:	637b      	str	r3, [r7, #52]	; 0x34
  	AnkleIMU_Init.CS_GPIOx = ANKLE_IMU_CS_GPIO_Port;
 80018d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80018d6:	63bb      	str	r3, [r7, #56]	; 0x38
  	AnkleIMU_Init.csPin = ANKLE_IMU_CS_Pin;
 80018d8:	2310      	movs	r3, #16
 80018da:	87bb      	strh	r3, [r7, #60]	; 0x3c

	Prosthesis_Init_t Prosthesis_Init;
	Prosthesis_Init.Joint = Ankle;
 80018dc:	2300      	movs	r3, #0
 80018de:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	Prosthesis_Init.Side = Right;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

/*******************************************************************************
* USER ADDED INITIALIZATIONS
*******************************************************************************/

	LL_LPTIM_Enable(LPTIM2);
 80018e8:	4871      	ldr	r0, [pc, #452]	; (8001ab0 <main+0x278>)
 80018ea:	f7ff fe2d 	bl	8001548 <LL_LPTIM_Enable>
	LL_LPTIM_EnableIT_ARRM(LPTIM2);
 80018ee:	4870      	ldr	r0, [pc, #448]	; (8001ab0 <main+0x278>)
 80018f0:	f7ff fe60 	bl	80015b4 <LL_LPTIM_EnableIT_ARRM>
	LL_LPTIM_SetAutoReload(LPTIM2, LPTIM2_PERIOD);
 80018f4:	213f      	movs	r1, #63	; 0x3f
 80018f6:	486e      	ldr	r0, [pc, #440]	; (8001ab0 <main+0x278>)
 80018f8:	f7ff fe49 	bl	800158e <LL_LPTIM_SetAutoReload>
	LL_LPTIM_StartCounter(LPTIM2, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 80018fc:	2104      	movs	r1, #4
 80018fe:	486c      	ldr	r0, [pc, #432]	; (8001ab0 <main+0x278>)
 8001900:	f7ff fe32 	bl	8001568 <LL_LPTIM_StartCounter>

	LL_ADC_Enable(ADC1);
 8001904:	486b      	ldr	r0, [pc, #428]	; (8001ab4 <main+0x27c>)
 8001906:	f7ff fe0b 	bl	8001520 <LL_ADC_Enable>
	LL_ADC_Enable(ADC2);
 800190a:	486b      	ldr	r0, [pc, #428]	; (8001ab8 <main+0x280>)
 800190c:	f7ff fe08 	bl	8001520 <LL_ADC_Enable>

	if(HAL_CAN_ConfigFilter(&hcan1, &CAN1_FilterInit[AnkleIndex]))
 8001910:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001914:	4619      	mov	r1, r3
 8001916:	4869      	ldr	r0, [pc, #420]	; (8001abc <main+0x284>)
 8001918:	f005 fdef 	bl	80074fa <HAL_CAN_ConfigFilter>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d002      	beq.n	8001928 <main+0xf0>
		ErrorHandler(CAN_Error);
 8001922:	2003      	movs	r0, #3
 8001924:	f000 fa56 	bl	8001dd4 <ErrorHandler>
	if(HAL_CAN_ConfigFilter(&hcan1, &CAN1_FilterInit[KneeIndex]))
 8001928:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800192c:	3328      	adds	r3, #40	; 0x28
 800192e:	4619      	mov	r1, r3
 8001930:	4862      	ldr	r0, [pc, #392]	; (8001abc <main+0x284>)
 8001932:	f005 fde2 	bl	80074fa <HAL_CAN_ConfigFilter>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <main+0x10a>
		ErrorHandler(CAN_Error);
 800193c:	2003      	movs	r0, #3
 800193e:	f000 fa49 	bl	8001dd4 <ErrorHandler>
	if(HAL_CAN_Start(&hcan1))
 8001942:	485e      	ldr	r0, [pc, #376]	; (8001abc <main+0x284>)
 8001944:	f005 fea3 	bl	800768e <HAL_CAN_Start>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d002      	beq.n	8001954 <main+0x11c>
		ErrorHandler(CAN_Error);
 800194e:	2003      	movs	r0, #3
 8001950:	f000 fa40 	bl	8001dd4 <ErrorHandler>

	if((Prosthesis_Init.Joint == Ankle) || (Prosthesis_Init.Joint == Combined))
 8001954:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <main+0x12c>
 800195c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001960:	2b01      	cmp	r3, #1
 8001962:	d146      	bne.n	80019f2 <main+0x1ba>
	{
		LL_mDelay(10);
 8001964:	200a      	movs	r0, #10
 8001966:	f009 fb9f 	bl	800b0a8 <LL_mDelay>
	  	if(MPU925x_Init(0, &AnkleIMU_Init))
 800196a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800196e:	4619      	mov	r1, r3
 8001970:	2000      	movs	r0, #0
 8001972:	f005 f8e5 	bl	8006b40 <MPU925x_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <main+0x14a>
	  		ErrorHandler(AnkleIMU_Error);
 800197c:	2001      	movs	r0, #1
 800197e:	f000 fa29 	bl	8001dd4 <ErrorHandler>
		MPU925x_SetAccelSensitivity(0, MPU925x_AccelSensitivity_8g);
 8001982:	2102      	movs	r1, #2
 8001984:	2000      	movs	r0, #0
 8001986:	f005 f90f 	bl	8006ba8 <MPU925x_SetAccelSensitivity>
		MPU925x_SetGyroSensitivity(0, MPU925x_GyroSensitivity_1000dps);
 800198a:	2102      	movs	r1, #2
 800198c:	2000      	movs	r0, #0
 800198e:	f005 f9af 	bl	8006cf0 <MPU925x_SetGyroSensitivity>

		uint32_t txMailbox;
		AKxx_x_ReadData_t RxData_Float;
		while(AKxx_x_Init(AnkleIndex, &Motor_Init[AnkleIndex]))
 8001992:	e00b      	b.n	80019ac <main+0x174>
		{
			ActivateLED(Blue);
 8001994:	2001      	movs	r0, #1
 8001996:	f000 f9c3 	bl	8001d20 <ActivateLED>
			LL_mDelay(50);
 800199a:	2032      	movs	r0, #50	; 0x32
 800199c:	f009 fb84 	bl	800b0a8 <LL_mDelay>
			ActivateLED(NoColor);
 80019a0:	2000      	movs	r0, #0
 80019a2:	f000 f9bd 	bl	8001d20 <ActivateLED>
			LL_mDelay(50);
 80019a6:	2032      	movs	r0, #50	; 0x32
 80019a8:	f009 fb7e 	bl	800b0a8 <LL_mDelay>
		while(AKxx_x_Init(AnkleIndex, &Motor_Init[AnkleIndex]))
 80019ac:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80019b0:	4619      	mov	r1, r3
 80019b2:	2000      	movs	r0, #0
 80019b4:	f001 fd6a 	bl	800348c <AKxx_x_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1ea      	bne.n	8001994 <main+0x15c>
		}
		ActivateLED(NoColor);
 80019be:	2000      	movs	r0, #0
 80019c0:	f000 f9ae 	bl	8001d20 <ActivateLED>

		if(AKxx_x_ZeroMotorPosition(AnkleIndex, &txMailbox))
 80019c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019c8:	4619      	mov	r1, r3
 80019ca:	2000      	movs	r0, #0
 80019cc:	f001 feac 	bl	8003728 <AKxx_x_ZeroMotorPosition>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <main+0x1a4>
			ErrorHandler(AnkleMotorError);
 80019d6:	2002      	movs	r0, #2
 80019d8:	f000 f9fc 	bl	8001dd4 <ErrorHandler>
		if(AKxx_x_PollMotorReadWith10msTimeout(&RxData_Float))
 80019dc:	f107 0318 	add.w	r3, r7, #24
 80019e0:	4618      	mov	r0, r3
 80019e2:	f001 ff0f 	bl	8003804 <AKxx_x_PollMotorReadWith10msTimeout>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <main+0x1ba>
			ErrorHandler(AnkleMotorError);
 80019ec:	2002      	movs	r0, #2
 80019ee:	f000 f9f1 	bl	8001dd4 <ErrorHandler>
	}
	if((Prosthesis_Init.Joint == Knee) || (Prosthesis_Init.Joint == Combined))
 80019f2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d003      	beq.n	8001a02 <main+0x1ca>
 80019fa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d137      	bne.n	8001a72 <main+0x23a>
	{
	  	if(BNO08x_Init())
 8001a02:	f004 fca1 	bl	8006348 <BNO08x_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00f      	beq.n	8001a2c <main+0x1f4>
	  		ErrorHandler(KneeIMU_Error);
 8001a0c:	2004      	movs	r0, #4
 8001a0e:	f000 f9e1 	bl	8001dd4 <ErrorHandler>

		uint32_t txMailbox;
		AKxx_x_ReadData_t RxData_Float;
		while(AKxx_x_Init(KneeIndex, &Motor_Init[KneeIndex]))
 8001a12:	e00b      	b.n	8001a2c <main+0x1f4>
		{
			ActivateLED(White);
 8001a14:	2004      	movs	r0, #4
 8001a16:	f000 f983 	bl	8001d20 <ActivateLED>
			LL_mDelay(50);
 8001a1a:	2032      	movs	r0, #50	; 0x32
 8001a1c:	f009 fb44 	bl	800b0a8 <LL_mDelay>
			ActivateLED(NoColor);
 8001a20:	2000      	movs	r0, #0
 8001a22:	f000 f97d 	bl	8001d20 <ActivateLED>
			LL_mDelay(50);
 8001a26:	2032      	movs	r0, #50	; 0x32
 8001a28:	f009 fb3e 	bl	800b0a8 <LL_mDelay>
		while(AKxx_x_Init(KneeIndex, &Motor_Init[KneeIndex]))
 8001a2c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001a30:	3304      	adds	r3, #4
 8001a32:	4619      	mov	r1, r3
 8001a34:	2001      	movs	r0, #1
 8001a36:	f001 fd29 	bl	800348c <AKxx_x_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1e9      	bne.n	8001a14 <main+0x1dc>
		}
		ActivateLED(NoColor);
 8001a40:	2000      	movs	r0, #0
 8001a42:	f000 f96d 	bl	8001d20 <ActivateLED>

		if(AKxx_x_ZeroMotorPosition(KneeIndex, &txMailbox))
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f001 fe6b 	bl	8003728 <AKxx_x_ZeroMotorPosition>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d002      	beq.n	8001a5e <main+0x226>
			ErrorHandler(KneeMotorError);
 8001a58:	2005      	movs	r0, #5
 8001a5a:	f000 f9bb 	bl	8001dd4 <ErrorHandler>
		if(AKxx_x_PollMotorReadWith10msTimeout(&RxData_Float))
 8001a5e:	463b      	mov	r3, r7
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 fecf 	bl	8003804 <AKxx_x_PollMotorReadWith10msTimeout>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d002      	beq.n	8001a72 <main+0x23a>
			ErrorHandler(KneeMotorError);
 8001a6c:	2005      	movs	r0, #5
 8001a6e:	f000 f9b1 	bl	8001dd4 <ErrorHandler>
	}

	if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8001a72:	2112      	movs	r1, #18
 8001a74:	4811      	ldr	r0, [pc, #68]	; (8001abc <main+0x284>)
 8001a76:	f006 f87c 	bl	8007b72 <HAL_CAN_ActivateNotification>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <main+0x24e>
		ErrorHandler(CAN_Error);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f9a7 	bl	8001dd4 <ErrorHandler>

	InitProsthesisControl(&Prosthesis_Init);
 8001a86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f8c0 	bl	8001c10 <InitProsthesisControl>

/*******************************************************************************
* USER ADDED TEST PROGRAMS
*******************************************************************************/

	RequireTestProgram(ImpedanceControl);
 8001a90:	2002      	movs	r0, #2
 8001a92:	f000 f909 	bl	8001ca8 <RequireTestProgram>
* USER ADDED MAIN LOOP
*******************************************************************************/

	while(1)
	{
		if(isProsthesisControlRequired)
 8001a96:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <main+0x288>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d0fb      	beq.n	8001a96 <main+0x25e>
		{
			RunProsthesisControl();
 8001a9e:	f000 f91d 	bl	8001cdc <RunProsthesisControl>
			isProsthesisControlRequired = 0;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <main+0x288>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
		if(isProsthesisControlRequired)
 8001aa8:	e7f5      	b.n	8001a96 <main+0x25e>
 8001aaa:	bf00      	nop
 8001aac:	2000036c 	.word	0x2000036c
 8001ab0:	40009400 	.word	0x40009400
 8001ab4:	50040000 	.word	0x50040000
 8001ab8:	50040100 	.word	0x50040100
 8001abc:	200000a4 	.word	0x200000a4
 8001ac0:	200000cc 	.word	0x200000cc

08001ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8001ac8:	2004      	movs	r0, #4
 8001aca:	f7ff fe7f 	bl	80017cc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8001ace:	bf00      	nop
 8001ad0:	f7ff fe90 	bl	80017f4 <LL_FLASH_GetLatency>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	d1fa      	bne.n	8001ad0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001ada:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ade:	f7ff fe97 	bl	8001810 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8001ae2:	f7ff fd77 	bl	80015d4 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001ae6:	bf00      	nop
 8001ae8:	f7ff fd84 	bl	80015f4 <LL_RCC_HSE_IsReady>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d1fa      	bne.n	8001ae8 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_LSI_Enable();
 8001af2:	f7ff fd93 	bl	800161c <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 8001af6:	bf00      	nop
 8001af8:	f7ff fda2 	bl	8001640 <LL_RCC_LSI_IsReady>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d1fa      	bne.n	8001af8 <SystemClock_Config+0x34>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_3, 10, LL_RCC_PLLR_DIV_2);
 8001b02:	2300      	movs	r3, #0
 8001b04:	220a      	movs	r2, #10
 8001b06:	2120      	movs	r1, #32
 8001b08:	2003      	movs	r0, #3
 8001b0a:	f7ff fe2f 	bl	800176c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001b0e:	f7ff fe4d 	bl	80017ac <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001b12:	f7ff fe07 	bl	8001724 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001b16:	bf00      	nop
 8001b18:	f7ff fe14 	bl	8001744 <LL_RCC_PLL_IsReady>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d1fa      	bne.n	8001b18 <SystemClock_Config+0x54>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001b22:	2003      	movs	r0, #3
 8001b24:	f7ff fda0 	bl	8001668 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001b28:	bf00      	nop
 8001b2a:	f7ff fdb1 	bl	8001690 <LL_RCC_GetSysClkSource>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b0c      	cmp	r3, #12
 8001b32:	d1fa      	bne.n	8001b2a <SystemClock_Config+0x66>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b34:	2000      	movs	r0, #0
 8001b36:	f7ff fdb9 	bl	80016ac <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff fdca 	bl	80016d4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001b40:	2000      	movs	r0, #0
 8001b42:	f7ff fddb 	bl	80016fc <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(80000000);
 8001b46:	4806      	ldr	r0, [pc, #24]	; (8001b60 <SystemClock_Config+0x9c>)
 8001b48:	f009 fad6 	bl	800b0f8 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001b4c:	200f      	movs	r0, #15
 8001b4e:	f005 fb7d 	bl	800724c <HAL_InitTick>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b58:	f000 f804 	bl	8001b64 <Error_Handler>
  }
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	04c4b400 	.word	0x04c4b400

08001b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b68:	b672      	cpsid	i
}
 8001b6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b6c:	e7fe      	b.n	8001b6c <Error_Handler+0x8>

08001b6e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b7e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b82:	f043 0204 	orr.w	r2, r3, #4
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	b29b      	uxth	r3, r3
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d101      	bne.n	8001bc8 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	619a      	str	r2, [r3, #24]
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <InitProsthesisControl>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

void InitProsthesisControl(Prosthesis_Init_t *Device_Init)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b29a      	uxth	r2, r3
	memcpy(&Device, Device_Init, sizeof(Device));
 8001c1e:	4b1f      	ldr	r3, [pc, #124]	; (8001c9c <InitProsthesisControl+0x8c>)
 8001c20:	801a      	strh	r2, [r3, #0]

	memset(&CM_AnkleJoint, 0, sizeof(CM_AnkleJoint));
 8001c22:	22e8      	movs	r2, #232	; 0xe8
 8001c24:	2100      	movs	r1, #0
 8001c26:	481e      	ldr	r0, [pc, #120]	; (8001ca0 <InitProsthesisControl+0x90>)
 8001c28:	f009 faae 	bl	800b188 <memset>
	memset(&CM_KneeJoint, 0, sizeof(CM_KneeJoint));
 8001c2c:	22d4      	movs	r2, #212	; 0xd4
 8001c2e:	2100      	movs	r1, #0
 8001c30:	481c      	ldr	r0, [pc, #112]	; (8001ca4 <InitProsthesisControl+0x94>)
 8001c32:	f009 faa9 	bl	800b188 <memset>

//	CM_LoadCell.intoStanceThreshold = 1300; //??
//	CM_LoadCell.outOfStanceThreshold = 1300 + 50; //??

	uint32_t txMailbox;
	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8001c36:	4b19      	ldr	r3, [pc, #100]	; (8001c9c <InitProsthesisControl+0x8c>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <InitProsthesisControl+0x36>
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <InitProsthesisControl+0x8c>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d111      	bne.n	8001c6a <InitProsthesisControl+0x5a>
	{
		MPU925x_SetChipSelect(0);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f005 fa02 	bl	8007050 <MPU925x_SetChipSelect>
		MPU925x_StartReadIMU_IT(0);
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f005 f8fb 	bl	8006e48 <MPU925x_StartReadIMU_IT>

		if(AKxx_x_EnterMotorCtrlMode(AnkleIndex, &txMailbox))
 8001c52:	f107 030c 	add.w	r3, r7, #12
 8001c56:	4619      	mov	r1, r3
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f001 fd01 	bl	8003660 <AKxx_x_EnterMotorCtrlMode>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <InitProsthesisControl+0x5a>
			ErrorHandler(AnkleMotorError);
 8001c64:	2002      	movs	r0, #2
 8001c66:	f000 f8b5 	bl	8001dd4 <ErrorHandler>
	}

	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <InitProsthesisControl+0x8c>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d003      	beq.n	8001c7a <InitProsthesisControl+0x6a>
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <InitProsthesisControl+0x8c>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d10b      	bne.n	8001c92 <InitProsthesisControl+0x82>
		if(AKxx_x_EnterMotorCtrlMode(KneeIndex, &txMailbox))
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	4619      	mov	r1, r3
 8001c80:	2001      	movs	r0, #1
 8001c82:	f001 fced 	bl	8003660 <AKxx_x_EnterMotorCtrlMode>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <InitProsthesisControl+0x82>
			ErrorHandler(KneeMotorError);
 8001c8c:	2005      	movs	r0, #5
 8001c8e:	f000 f8a1 	bl	8001dd4 <ErrorHandler>
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000140 	.word	0x20000140
 8001ca0:	20000148 	.word	0x20000148
 8001ca4:	20000238 	.word	0x20000238

08001ca8 <RequireTestProgram>:

void RequireTestProgram(TestProgram_e option)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
	testProgram = option;
 8001cb2:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <RequireTestProgram+0x2c>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	7013      	strb	r3, [r2, #0]
	if(testProgram != None)
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <RequireTestProgram+0x2c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <RequireTestProgram+0x1e>
		isTestProgramRequired = 1;
 8001cc0:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <RequireTestProgram+0x30>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	701a      	strb	r2, [r3, #0]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	20000142 	.word	0x20000142
 8001cd8:	20000146 	.word	0x20000146

08001cdc <RunProsthesisControl>:

void RunProsthesisControl(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
	GetInputs();
 8001ce0:	f000 f8aa 	bl	8001e38 <GetInputs>
	ProcessInputs();
 8001ce4:	f000 f984 	bl	8001ff0 <ProcessInputs>

	RunStateMachine();
 8001ce8:	f000 fbdc 	bl	80024a4 <RunStateMachine>
	CheckMotorCalls();
 8001cec:	f000 feb0 	bl	8002a50 <CheckMotorCalls>

	// Check for first and second executions, needed for load cell filter
	if(isFirst)
 8001cf0:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <RunProsthesisControl+0x3c>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <RunProsthesisControl+0x2a>
	{
		isFirst = 0;
 8001cf8:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <RunProsthesisControl+0x3c>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
		isSecond = 1;
 8001cfe:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <RunProsthesisControl+0x40>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	701a      	strb	r2, [r3, #0]
	}
	else if(isSecond)
		isSecond = 0;
}
 8001d04:	e006      	b.n	8001d14 <RunProsthesisControl+0x38>
	else if(isSecond)
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <RunProsthesisControl+0x40>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d002      	beq.n	8001d14 <RunProsthesisControl+0x38>
		isSecond = 0;
 8001d0e:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <RunProsthesisControl+0x40>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	20000145 	.word	0x20000145

08001d20 <ActivateLED>:

void ActivateLED(LED_Color_e color)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
	if(color == NoColor)
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <ActivateLED+0x28>
	{
		LL_GPIO_SetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8001d30:	2101      	movs	r1, #1
 8001d32:	4827      	ldr	r0, [pc, #156]	; (8001dd0 <ActivateLED+0xb0>)
 8001d34:	f7ff ff4f 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001d38:	2102      	movs	r1, #2
 8001d3a:	4825      	ldr	r0, [pc, #148]	; (8001dd0 <ActivateLED+0xb0>)
 8001d3c:	f7ff ff4b 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d40:	2104      	movs	r1, #4
 8001d42:	4823      	ldr	r0, [pc, #140]	; (8001dd0 <ActivateLED+0xb0>)
 8001d44:	f7ff ff47 	bl	8001bd6 <LL_GPIO_SetOutputPin>
	}
	if(color == Blue)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d10c      	bne.n	8001d68 <ActivateLED+0x48>
	{
		LL_GPIO_ResetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8001d4e:	2101      	movs	r1, #1
 8001d50:	481f      	ldr	r0, [pc, #124]	; (8001dd0 <ActivateLED+0xb0>)
 8001d52:	f7ff ff4e 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001d56:	2102      	movs	r1, #2
 8001d58:	481d      	ldr	r0, [pc, #116]	; (8001dd0 <ActivateLED+0xb0>)
 8001d5a:	f7ff ff3c 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d5e:	2104      	movs	r1, #4
 8001d60:	481b      	ldr	r0, [pc, #108]	; (8001dd0 <ActivateLED+0xb0>)
 8001d62:	f7ff ff38 	bl	8001bd6 <LL_GPIO_SetOutputPin>
	{
		LL_GPIO_ResetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
		LL_GPIO_ResetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
		LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
	}
}
 8001d66:	e02e      	b.n	8001dc6 <ActivateLED+0xa6>
	else if(color == Green)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d10c      	bne.n	8001d88 <ActivateLED+0x68>
		LL_GPIO_SetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4817      	ldr	r0, [pc, #92]	; (8001dd0 <ActivateLED+0xb0>)
 8001d72:	f7ff ff30 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001d76:	2102      	movs	r1, #2
 8001d78:	4815      	ldr	r0, [pc, #84]	; (8001dd0 <ActivateLED+0xb0>)
 8001d7a:	f7ff ff3a 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d7e:	2104      	movs	r1, #4
 8001d80:	4813      	ldr	r0, [pc, #76]	; (8001dd0 <ActivateLED+0xb0>)
 8001d82:	f7ff ff28 	bl	8001bd6 <LL_GPIO_SetOutputPin>
}
 8001d86:	e01e      	b.n	8001dc6 <ActivateLED+0xa6>
	else if(color == Red)
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d10c      	bne.n	8001da8 <ActivateLED+0x88>
		LL_GPIO_SetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8001d8e:	2101      	movs	r1, #1
 8001d90:	480f      	ldr	r0, [pc, #60]	; (8001dd0 <ActivateLED+0xb0>)
 8001d92:	f7ff ff20 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001d96:	2102      	movs	r1, #2
 8001d98:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <ActivateLED+0xb0>)
 8001d9a:	f7ff ff1c 	bl	8001bd6 <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d9e:	2104      	movs	r1, #4
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <ActivateLED+0xb0>)
 8001da2:	f7ff ff26 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
}
 8001da6:	e00e      	b.n	8001dc6 <ActivateLED+0xa6>
	else if(color == White)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d10b      	bne.n	8001dc6 <ActivateLED+0xa6>
		LL_GPIO_ResetOutputPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8001dae:	2101      	movs	r1, #1
 8001db0:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <ActivateLED+0xb0>)
 8001db2:	f7ff ff1e 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
		LL_GPIO_ResetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001db6:	2102      	movs	r1, #2
 8001db8:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <ActivateLED+0xb0>)
 8001dba:	f7ff ff1a 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
		LL_GPIO_ResetOutputPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001dbe:	2104      	movs	r1, #4
 8001dc0:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <ActivateLED+0xb0>)
 8001dc2:	f7ff ff16 	bl	8001bf2 <LL_GPIO_ResetOutputPin>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	48000400 	.word	0x48000400

08001dd4 <ErrorHandler>:

void ErrorHandler(Error_e error)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	ActivateLED(Red);
 8001dde:	2003      	movs	r0, #3
 8001de0:	f7ff ff9e 	bl	8001d20 <ActivateLED>

	HAL_CAN_DeactivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 8001de4:	2112      	movs	r1, #18
 8001de6:	4811      	ldr	r0, [pc, #68]	; (8001e2c <ErrorHandler+0x58>)
 8001de8:	f005 fee9 	bl	8007bbe <HAL_CAN_DeactivateNotification>

	CM_ledCode = error;
 8001dec:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <ErrorHandler+0x5c>)
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	7013      	strb	r3, [r2, #0]

	uint32_t txMailbox;
	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <ErrorHandler+0x60>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <ErrorHandler+0x2e>
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <ErrorHandler+0x60>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d105      	bne.n	8001e0e <ErrorHandler+0x3a>
		AKxx_x_ExitMotorCtrlMode(AnkleIndex, &txMailbox);
 8001e02:	f107 030c 	add.w	r3, r7, #12
 8001e06:	4619      	mov	r1, r3
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f001 fc47 	bl	800369c <AKxx_x_ExitMotorCtrlMode>
	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <ErrorHandler+0x60>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d003      	beq.n	8001e1e <ErrorHandler+0x4a>
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <ErrorHandler+0x60>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d105      	bne.n	8001e2a <ErrorHandler+0x56>
		AKxx_x_ExitMotorCtrlMode(KneeIndex, &txMailbox);
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	4619      	mov	r1, r3
 8001e24:	2001      	movs	r0, #1
 8001e26:	f001 fc39 	bl	800369c <AKxx_x_ExitMotorCtrlMode>

	while(1);
 8001e2a:	e7fe      	b.n	8001e2a <ErrorHandler+0x56>
 8001e2c:	200000a4 	.word	0x200000a4
 8001e30:	2000034c 	.word	0x2000034c
 8001e34:	20000140 	.word	0x20000140

08001e38 <GetInputs>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void GetInputs(void)
{
 8001e38:	b5b0      	push	{r4, r5, r7, lr}
 8001e3a:	b08c      	sub	sp, #48	; 0x30
 8001e3c:	af00      	add	r7, sp, #0
	CM_LoadCell.Raw.bot[0] = ReadLoadCell(ADC1);
 8001e3e:	4856      	ldr	r0, [pc, #344]	; (8001f98 <GetInputs+0x160>)
 8001e40:	f000 f8be 	bl	8001fc0 <ReadLoadCell>
 8001e44:	4603      	mov	r3, r0
 8001e46:	ee07 3a90 	vmov	s15, r3
 8001e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e4e:	4b53      	ldr	r3, [pc, #332]	; (8001f9c <GetInputs+0x164>)
 8001e50:	edc3 7a00 	vstr	s15, [r3]
	CM_LoadCell.Raw.top[0] = ReadLoadCell(ADC2);
 8001e54:	4852      	ldr	r0, [pc, #328]	; (8001fa0 <GetInputs+0x168>)
 8001e56:	f000 f8b3 	bl	8001fc0 <ReadLoadCell>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	ee07 3a90 	vmov	s15, r3
 8001e60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e64:	4b4d      	ldr	r3, [pc, #308]	; (8001f9c <GetInputs+0x164>)
 8001e66:	edc3 7a03 	vstr	s15, [r3, #12]

	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8001e6a:	4b4e      	ldr	r3, [pc, #312]	; (8001fa4 <GetInputs+0x16c>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <GetInputs+0x42>
 8001e72:	4b4c      	ldr	r3, [pc, #304]	; (8001fa4 <GetInputs+0x16c>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d162      	bne.n	8001f40 <GetInputs+0x108>
	{
		static uint8_t tempImuData[14];
		if(imuReadStarted)
 8001e7a:	4b4b      	ldr	r3, [pc, #300]	; (8001fa8 <GetInputs+0x170>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d006      	beq.n	8001e90 <GetInputs+0x58>
		{
			imuReadStarted = 0;
 8001e82:	4b49      	ldr	r3, [pc, #292]	; (8001fa8 <GetInputs+0x170>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	701a      	strb	r2, [r3, #0]
			MPU925x_ReadIMU_IT(0, tempImuData);
 8001e88:	4948      	ldr	r1, [pc, #288]	; (8001fac <GetInputs+0x174>)
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f004 fffa 	bl	8006e84 <MPU925x_ReadIMU_IT>
		}

		static uint8_t missedAnkleImuCalls = 0;
		if(imuDataReceived)
 8001e90:	4b47      	ldr	r3, [pc, #284]	; (8001fb0 <GetInputs+0x178>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d046      	beq.n	8001f26 <GetInputs+0xee>
		{
			missedAnkleImuCalls = 0;
 8001e98:	4b46      	ldr	r3, [pc, #280]	; (8001fb4 <GetInputs+0x17c>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
			imuDataReceived = 0;
 8001e9e:	4b44      	ldr	r3, [pc, #272]	; (8001fb0 <GetInputs+0x178>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
			MPU925x_ClearChipSelect(0);
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f005 f8bb 	bl	8007020 <MPU925x_ClearChipSelect>

			MPU925x_SetChipSelect(0);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f005 f8d0 	bl	8007050 <MPU925x_SetChipSelect>
			MPU925x_StartReadIMU_IT(0);
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f004 ffc9 	bl	8006e48 <MPU925x_StartReadIMU_IT>

			IMU_Data = MPU925x_ConvertIMU_Data(tempImuData);
 8001eb6:	4c40      	ldr	r4, [pc, #256]	; (8001fb8 <GetInputs+0x180>)
 8001eb8:	463b      	mov	r3, r7
 8001eba:	493c      	ldr	r1, [pc, #240]	; (8001fac <GetInputs+0x174>)
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f004 fffd 	bl	8006ebc <MPU925x_ConvertIMU_Data>
 8001ec2:	4625      	mov	r5, r4
 8001ec4:	463c      	mov	r4, r7
 8001ec6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ec8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ecc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ece:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ed2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

			// Gyro offsets previously found
			IMU_Data.Struct.gx -= 3.1266768292682952;
 8001ed6:	4b38      	ldr	r3, [pc, #224]	; (8001fb8 <GetInputs+0x180>)
 8001ed8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001edc:	a328      	add	r3, pc, #160	; (adr r3, 8001f80 <GetInputs+0x148>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	f7fe f975 	bl	80001d0 <__aeabi_dsub>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4933      	ldr	r1, [pc, #204]	; (8001fb8 <GetInputs+0x180>)
 8001eec:	e9c1 2306 	strd	r2, r3, [r1, #24]
			IMU_Data.Struct.gy -= 0.59624999999999995;
 8001ef0:	4b31      	ldr	r3, [pc, #196]	; (8001fb8 <GetInputs+0x180>)
 8001ef2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001ef6:	a324      	add	r3, pc, #144	; (adr r3, 8001f88 <GetInputs+0x150>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe f968 	bl	80001d0 <__aeabi_dsub>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	492c      	ldr	r1, [pc, #176]	; (8001fb8 <GetInputs+0x180>)
 8001f06:	e9c1 2308 	strd	r2, r3, [r1, #32]
			IMU_Data.Struct.gz -= -1.578993902439024;
 8001f0a:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <GetInputs+0x180>)
 8001f0c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001f10:	a31f      	add	r3, pc, #124	; (adr r3, 8001f90 <GetInputs+0x158>)
 8001f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f16:	f7fe f95d 	bl	80001d4 <__adddf3>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4926      	ldr	r1, [pc, #152]	; (8001fb8 <GetInputs+0x180>)
 8001f20:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8001f24:	e005      	b.n	8001f32 <GetInputs+0xfa>
		}
		else
			missedAnkleImuCalls++;
 8001f26:	4b23      	ldr	r3, [pc, #140]	; (8001fb4 <GetInputs+0x17c>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4b21      	ldr	r3, [pc, #132]	; (8001fb4 <GetInputs+0x17c>)
 8001f30:	701a      	strb	r2, [r3, #0]

		if(missedAnkleImuCalls >= 5)
 8001f32:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <GetInputs+0x17c>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d902      	bls.n	8001f40 <GetInputs+0x108>
			ErrorHandler(AnkleIMU_Error);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f7ff ff4a 	bl	8001dd4 <ErrorHandler>
	}
	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8001f40:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <GetInputs+0x16c>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d003      	beq.n	8001f50 <GetInputs+0x118>
 8001f48:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <GetInputs+0x16c>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d110      	bne.n	8001f72 <GetInputs+0x13a>
	{
		if(BNO08x_resetOccurred)
 8001f50:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <GetInputs+0x184>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d00a      	beq.n	8001f6e <GetInputs+0x136>
		{
			BNO08x_resetOccurred = 0;
 8001f58:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <GetInputs+0x184>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]
			if(BNO08x_StartReports())
 8001f5e:	f004 fa1f 	bl	80063a0 <BNO08x_StartReports>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d002      	beq.n	8001f6e <GetInputs+0x136>
				ErrorHandler(KneeIMU_Error);
 8001f68:	2004      	movs	r0, #4
 8001f6a:	f7ff ff33 	bl	8001dd4 <ErrorHandler>
		}

		BNO08x_ReadSensors();
 8001f6e:	f004 fa25 	bl	80063bc <BNO08x_ReadSensors>
	}
}
 8001f72:	bf00      	nop
 8001f74:	3730      	adds	r7, #48	; 0x30
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bdb0      	pop	{r4, r5, r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	f3af 8000 	nop.w
 8001f80:	2436f249 	.word	0x2436f249
 8001f84:	4009036f 	.word	0x4009036f
 8001f88:	e147ae14 	.word	0xe147ae14
 8001f8c:	3fe3147a 	.word	0x3fe3147a
 8001f90:	1c38f1c2 	.word	0x1c38f1c2
 8001f94:	3ff9438f 	.word	0x3ff9438f
 8001f98:	50040000 	.word	0x50040000
 8001f9c:	2000030c 	.word	0x2000030c
 8001fa0:	50040100 	.word	0x50040100
 8001fa4:	20000140 	.word	0x20000140
 8001fa8:	20000143 	.word	0x20000143
 8001fac:	20000358 	.word	0x20000358
 8001fb0:	20000144 	.word	0x20000144
 8001fb4:	20000366 	.word	0x20000366
 8001fb8:	20000110 	.word	0x20000110
 8001fbc:	20000f28 	.word	0x20000f28

08001fc0 <ReadLoadCell>:

static uint16_t ReadLoadCell(ADC_TypeDef *ADCx)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_StartConversion(ADCx);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff fdd0 	bl	8001b6e <LL_ADC_REG_StartConversion>
	while (!LL_ADC_IsActiveFlag_EOC(ADCx));
 8001fce:	bf00      	nop
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff fded 	bl	8001bb0 <LL_ADC_IsActiveFlag_EOC>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f9      	beq.n	8001fd0 <ReadLoadCell+0x10>
	return LL_ADC_REG_ReadConversionData12(ADCx);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff fdda 	bl	8001b96 <LL_ADC_REG_ReadConversionData12>
 8001fe2:	4603      	mov	r3, r0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	0000      	movs	r0, r0
	...

08001ff0 <ProcessInputs>:

static void ProcessInputs(void)
{
 8001ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ff4:	b088      	sub	sp, #32
 8001ff6:	af00      	add	r7, sp, #0
	// Filter load cells
	if(isFirst)
 8001ff8:	4b1c      	ldr	r3, [pc, #112]	; (800206c <ProcessInputs+0x7c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d018      	beq.n	8002032 <ProcessInputs+0x42>
	{
		CM_LoadCell.Raw.bot[2] = CM_LoadCell.Raw.bot[0];
 8002000:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <ProcessInputs+0x80>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a1a      	ldr	r2, [pc, #104]	; (8002070 <ProcessInputs+0x80>)
 8002006:	6093      	str	r3, [r2, #8]
		CM_LoadCell.Raw.top[2] = CM_LoadCell.Raw.top[0];
 8002008:	4b19      	ldr	r3, [pc, #100]	; (8002070 <ProcessInputs+0x80>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	4a18      	ldr	r2, [pc, #96]	; (8002070 <ProcessInputs+0x80>)
 800200e:	6153      	str	r3, [r2, #20]
		CM_LoadCell.Filtered.bot[0] = CM_LoadCell.Raw.bot[0];
 8002010:	4b17      	ldr	r3, [pc, #92]	; (8002070 <ProcessInputs+0x80>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a16      	ldr	r2, [pc, #88]	; (8002070 <ProcessInputs+0x80>)
 8002016:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] = CM_LoadCell.Raw.top[0];
 8002018:	4b15      	ldr	r3, [pc, #84]	; (8002070 <ProcessInputs+0x80>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	4a14      	ldr	r2, [pc, #80]	; (8002070 <ProcessInputs+0x80>)
 800201e:	6253      	str	r3, [r2, #36]	; 0x24
		CM_LoadCell.Filtered.bot[2] = CM_LoadCell.Filtered.bot[0];
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <ProcessInputs+0x80>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a12      	ldr	r2, [pc, #72]	; (8002070 <ProcessInputs+0x80>)
 8002026:	6213      	str	r3, [r2, #32]
		CM_LoadCell.Filtered.top[2] = CM_LoadCell.Filtered.top[0];
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <ProcessInputs+0x80>)
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	4a10      	ldr	r2, [pc, #64]	; (8002070 <ProcessInputs+0x80>)
 800202e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002030:	e108      	b.n	8002244 <ProcessInputs+0x254>
	}
	else if(isSecond)
 8002032:	4b10      	ldr	r3, [pc, #64]	; (8002074 <ProcessInputs+0x84>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d01e      	beq.n	8002078 <ProcessInputs+0x88>
	{
		CM_LoadCell.Raw.bot[1] = CM_LoadCell.Raw.bot[0];
 800203a:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <ProcessInputs+0x80>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a0c      	ldr	r2, [pc, #48]	; (8002070 <ProcessInputs+0x80>)
 8002040:	6053      	str	r3, [r2, #4]
		CM_LoadCell.Raw.top[1] = CM_LoadCell.Raw.top[0];
 8002042:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <ProcessInputs+0x80>)
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	4a0a      	ldr	r2, [pc, #40]	; (8002070 <ProcessInputs+0x80>)
 8002048:	6113      	str	r3, [r2, #16]
		CM_LoadCell.Filtered.bot[0] = CM_LoadCell.Raw.bot[0];
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <ProcessInputs+0x80>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a08      	ldr	r2, [pc, #32]	; (8002070 <ProcessInputs+0x80>)
 8002050:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] = CM_LoadCell.Raw.top[0];
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <ProcessInputs+0x80>)
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	4a06      	ldr	r2, [pc, #24]	; (8002070 <ProcessInputs+0x80>)
 8002058:	6253      	str	r3, [r2, #36]	; 0x24
		CM_LoadCell.Filtered.bot[1] = CM_LoadCell.Filtered.bot[0];
 800205a:	4b05      	ldr	r3, [pc, #20]	; (8002070 <ProcessInputs+0x80>)
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	4a04      	ldr	r2, [pc, #16]	; (8002070 <ProcessInputs+0x80>)
 8002060:	61d3      	str	r3, [r2, #28]
		CM_LoadCell.Filtered.top[1] = CM_LoadCell.Filtered.top[0];
 8002062:	4b03      	ldr	r3, [pc, #12]	; (8002070 <ProcessInputs+0x80>)
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	4a02      	ldr	r2, [pc, #8]	; (8002070 <ProcessInputs+0x80>)
 8002068:	6293      	str	r3, [r2, #40]	; 0x28
 800206a:	e0eb      	b.n	8002244 <ProcessInputs+0x254>
 800206c:	20000000 	.word	0x20000000
 8002070:	2000030c 	.word	0x2000030c
 8002074:	20000145 	.word	0x20000145
	}
	else
	{
		// 2nd order low-pass Butterworth (fc = 20 Hz, fs = 500 Hz)
		CM_LoadCell.Filtered.bot[0] =   1.6475 * CM_LoadCell.Filtered.bot[1] - 0.7009 * CM_LoadCell.Filtered.bot[2]
 8002078:	4b9d      	ldr	r3, [pc, #628]	; (80022f0 <ProcessInputs+0x300>)
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe fa07 	bl	8000490 <__aeabi_f2d>
 8002082:	a393      	add	r3, pc, #588	; (adr r3, 80022d0 <ProcessInputs+0x2e0>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	f7fe fa5a 	bl	8000540 <__aeabi_dmul>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4614      	mov	r4, r2
 8002092:	461d      	mov	r5, r3
 8002094:	4b96      	ldr	r3, [pc, #600]	; (80022f0 <ProcessInputs+0x300>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe f9f9 	bl	8000490 <__aeabi_f2d>
 800209e:	a38e      	add	r3, pc, #568	; (adr r3, 80022d8 <ProcessInputs+0x2e8>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe fa4c 	bl	8000540 <__aeabi_dmul>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4620      	mov	r0, r4
 80020ae:	4629      	mov	r1, r5
 80020b0:	f7fe f88e 	bl	80001d0 <__aeabi_dsub>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4614      	mov	r4, r2
 80020ba:	461d      	mov	r5, r3
									  + 0.0134 * CM_LoadCell.Raw.bot[0] + 0.0267 * CM_LoadCell.Raw.bot[1] + 0.0134 * CM_LoadCell.Raw.bot[2];
 80020bc:	4b8c      	ldr	r3, [pc, #560]	; (80022f0 <ProcessInputs+0x300>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe f9e5 	bl	8000490 <__aeabi_f2d>
 80020c6:	a386      	add	r3, pc, #536	; (adr r3, 80022e0 <ProcessInputs+0x2f0>)
 80020c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020cc:	f7fe fa38 	bl	8000540 <__aeabi_dmul>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4620      	mov	r0, r4
 80020d6:	4629      	mov	r1, r5
 80020d8:	f7fe f87c 	bl	80001d4 <__adddf3>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4614      	mov	r4, r2
 80020e2:	461d      	mov	r5, r3
 80020e4:	4b82      	ldr	r3, [pc, #520]	; (80022f0 <ProcessInputs+0x300>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe f9d1 	bl	8000490 <__aeabi_f2d>
 80020ee:	a37e      	add	r3, pc, #504	; (adr r3, 80022e8 <ProcessInputs+0x2f8>)
 80020f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f4:	f7fe fa24 	bl	8000540 <__aeabi_dmul>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4620      	mov	r0, r4
 80020fe:	4629      	mov	r1, r5
 8002100:	f7fe f868 	bl	80001d4 <__adddf3>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4614      	mov	r4, r2
 800210a:	461d      	mov	r5, r3
 800210c:	4b78      	ldr	r3, [pc, #480]	; (80022f0 <ProcessInputs+0x300>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe f9bd 	bl	8000490 <__aeabi_f2d>
 8002116:	a372      	add	r3, pc, #456	; (adr r3, 80022e0 <ProcessInputs+0x2f0>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe fa10 	bl	8000540 <__aeabi_dmul>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4620      	mov	r0, r4
 8002126:	4629      	mov	r1, r5
 8002128:	f7fe f854 	bl	80001d4 <__adddf3>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4610      	mov	r0, r2
 8002132:	4619      	mov	r1, r3
 8002134:	f7fe fcb4 	bl	8000aa0 <__aeabi_d2f>
 8002138:	4603      	mov	r3, r0
		CM_LoadCell.Filtered.bot[0] =   1.6475 * CM_LoadCell.Filtered.bot[1] - 0.7009 * CM_LoadCell.Filtered.bot[2]
 800213a:	4a6d      	ldr	r2, [pc, #436]	; (80022f0 <ProcessInputs+0x300>)
 800213c:	6193      	str	r3, [r2, #24]
		CM_LoadCell.Filtered.top[0] =   1.6475 * CM_LoadCell.Filtered.top[1] - 0.7009 * CM_LoadCell.Filtered.top[2]
 800213e:	4b6c      	ldr	r3, [pc, #432]	; (80022f0 <ProcessInputs+0x300>)
 8002140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002142:	4618      	mov	r0, r3
 8002144:	f7fe f9a4 	bl	8000490 <__aeabi_f2d>
 8002148:	a361      	add	r3, pc, #388	; (adr r3, 80022d0 <ProcessInputs+0x2e0>)
 800214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214e:	f7fe f9f7 	bl	8000540 <__aeabi_dmul>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4614      	mov	r4, r2
 8002158:	461d      	mov	r5, r3
 800215a:	4b65      	ldr	r3, [pc, #404]	; (80022f0 <ProcessInputs+0x300>)
 800215c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe f996 	bl	8000490 <__aeabi_f2d>
 8002164:	a35c      	add	r3, pc, #368	; (adr r3, 80022d8 <ProcessInputs+0x2e8>)
 8002166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216a:	f7fe f9e9 	bl	8000540 <__aeabi_dmul>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4620      	mov	r0, r4
 8002174:	4629      	mov	r1, r5
 8002176:	f7fe f82b 	bl	80001d0 <__aeabi_dsub>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	4614      	mov	r4, r2
 8002180:	461d      	mov	r5, r3
									  + 0.0134 * CM_LoadCell.Raw.top[0] + 0.0267 * CM_LoadCell.Raw.top[1] + 0.0134 * CM_LoadCell.Raw.top[2];
 8002182:	4b5b      	ldr	r3, [pc, #364]	; (80022f0 <ProcessInputs+0x300>)
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe f982 	bl	8000490 <__aeabi_f2d>
 800218c:	a354      	add	r3, pc, #336	; (adr r3, 80022e0 <ProcessInputs+0x2f0>)
 800218e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002192:	f7fe f9d5 	bl	8000540 <__aeabi_dmul>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4620      	mov	r0, r4
 800219c:	4629      	mov	r1, r5
 800219e:	f7fe f819 	bl	80001d4 <__adddf3>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4614      	mov	r4, r2
 80021a8:	461d      	mov	r5, r3
 80021aa:	4b51      	ldr	r3, [pc, #324]	; (80022f0 <ProcessInputs+0x300>)
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f96e 	bl	8000490 <__aeabi_f2d>
 80021b4:	a34c      	add	r3, pc, #304	; (adr r3, 80022e8 <ProcessInputs+0x2f8>)
 80021b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ba:	f7fe f9c1 	bl	8000540 <__aeabi_dmul>
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	4620      	mov	r0, r4
 80021c4:	4629      	mov	r1, r5
 80021c6:	f7fe f805 	bl	80001d4 <__adddf3>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	4614      	mov	r4, r2
 80021d0:	461d      	mov	r5, r3
 80021d2:	4b47      	ldr	r3, [pc, #284]	; (80022f0 <ProcessInputs+0x300>)
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe f95a 	bl	8000490 <__aeabi_f2d>
 80021dc:	a340      	add	r3, pc, #256	; (adr r3, 80022e0 <ProcessInputs+0x2f0>)
 80021de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e2:	f7fe f9ad 	bl	8000540 <__aeabi_dmul>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4620      	mov	r0, r4
 80021ec:	4629      	mov	r1, r5
 80021ee:	f7fd fff1 	bl	80001d4 <__adddf3>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	f7fe fc51 	bl	8000aa0 <__aeabi_d2f>
 80021fe:	4603      	mov	r3, r0
		CM_LoadCell.Filtered.top[0] =   1.6475 * CM_LoadCell.Filtered.top[1] - 0.7009 * CM_LoadCell.Filtered.top[2]
 8002200:	4a3b      	ldr	r2, [pc, #236]	; (80022f0 <ProcessInputs+0x300>)
 8002202:	6253      	str	r3, [r2, #36]	; 0x24

		CM_LoadCell.Raw.bot[2] = CM_LoadCell.Raw.bot[1];
 8002204:	4b3a      	ldr	r3, [pc, #232]	; (80022f0 <ProcessInputs+0x300>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4a39      	ldr	r2, [pc, #228]	; (80022f0 <ProcessInputs+0x300>)
 800220a:	6093      	str	r3, [r2, #8]
		CM_LoadCell.Raw.bot[1] = CM_LoadCell.Raw.bot[0];
 800220c:	4b38      	ldr	r3, [pc, #224]	; (80022f0 <ProcessInputs+0x300>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a37      	ldr	r2, [pc, #220]	; (80022f0 <ProcessInputs+0x300>)
 8002212:	6053      	str	r3, [r2, #4]
		CM_LoadCell.Raw.top[2] = CM_LoadCell.Raw.top[1];
 8002214:	4b36      	ldr	r3, [pc, #216]	; (80022f0 <ProcessInputs+0x300>)
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	4a35      	ldr	r2, [pc, #212]	; (80022f0 <ProcessInputs+0x300>)
 800221a:	6153      	str	r3, [r2, #20]
		CM_LoadCell.Raw.top[1] = CM_LoadCell.Raw.top[0];
 800221c:	4b34      	ldr	r3, [pc, #208]	; (80022f0 <ProcessInputs+0x300>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4a33      	ldr	r2, [pc, #204]	; (80022f0 <ProcessInputs+0x300>)
 8002222:	6113      	str	r3, [r2, #16]
		CM_LoadCell.Filtered.bot[2] = CM_LoadCell.Filtered.bot[1];
 8002224:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <ProcessInputs+0x300>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	4a31      	ldr	r2, [pc, #196]	; (80022f0 <ProcessInputs+0x300>)
 800222a:	6213      	str	r3, [r2, #32]
		CM_LoadCell.Filtered.bot[1] = CM_LoadCell.Filtered.bot[0];
 800222c:	4b30      	ldr	r3, [pc, #192]	; (80022f0 <ProcessInputs+0x300>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4a2f      	ldr	r2, [pc, #188]	; (80022f0 <ProcessInputs+0x300>)
 8002232:	61d3      	str	r3, [r2, #28]
		CM_LoadCell.Filtered.top[2] = CM_LoadCell.Filtered.top[1];
 8002234:	4b2e      	ldr	r3, [pc, #184]	; (80022f0 <ProcessInputs+0x300>)
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	4a2d      	ldr	r2, [pc, #180]	; (80022f0 <ProcessInputs+0x300>)
 800223a:	62d3      	str	r3, [r2, #44]	; 0x2c
		CM_LoadCell.Filtered.top[1] = CM_LoadCell.Filtered.top[0];
 800223c:	4b2c      	ldr	r3, [pc, #176]	; (80022f0 <ProcessInputs+0x300>)
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	4a2b      	ldr	r2, [pc, #172]	; (80022f0 <ProcessInputs+0x300>)
 8002242:	6293      	str	r3, [r2, #40]	; 0x28
	}

	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8002244:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <ProcessInputs+0x304>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <ProcessInputs+0x264>
 800224c:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <ProcessInputs+0x304>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d17a      	bne.n	800234a <ProcessInputs+0x35a>
	{
		if(Device.Side == Left)
 8002254:	4b27      	ldr	r3, [pc, #156]	; (80022f4 <ProcessInputs+0x304>)
 8002256:	785b      	ldrb	r3, [r3, #1]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d151      	bne.n	8002300 <ProcessInputs+0x310>
		{
			CM_AnkleJoint.IMU_Data.Struct.ax = -IMU_Data.Struct.ax;
 800225c:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <ProcessInputs+0x308>)
 800225e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002262:	60ba      	str	r2, [r7, #8]
 8002264:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	4b24      	ldr	r3, [pc, #144]	; (80022fc <ProcessInputs+0x30c>)
 800226c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002270:	ed83 7b2c 	vstr	d7, [r3, #176]	; 0xb0
			CM_AnkleJoint.IMU_Data.Struct.ay = IMU_Data.Struct.ay;
 8002274:	4b20      	ldr	r3, [pc, #128]	; (80022f8 <ProcessInputs+0x308>)
 8002276:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800227a:	4920      	ldr	r1, [pc, #128]	; (80022fc <ProcessInputs+0x30c>)
 800227c:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			CM_AnkleJoint.IMU_Data.Struct.az = -IMU_Data.Struct.az;
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <ProcessInputs+0x308>)
 8002282:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002286:	603a      	str	r2, [r7, #0]
 8002288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <ProcessInputs+0x30c>)
 8002290:	ed97 7b00 	vldr	d7, [r7]
 8002294:	ed83 7b30 	vstr	d7, [r3, #192]	; 0xc0
			CM_AnkleJoint.IMU_Data.Struct.gx = -IMU_Data.Struct.gx;
 8002298:	4b17      	ldr	r3, [pc, #92]	; (80022f8 <ProcessInputs+0x308>)
 800229a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800229e:	4692      	mov	sl, r2
 80022a0:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80022a4:	4b15      	ldr	r3, [pc, #84]	; (80022fc <ProcessInputs+0x30c>)
 80022a6:	e9c3 ab32 	strd	sl, fp, [r3, #200]	; 0xc8
			CM_AnkleJoint.IMU_Data.Struct.gy = IMU_Data.Struct.gy;
 80022aa:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <ProcessInputs+0x308>)
 80022ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80022b0:	4912      	ldr	r1, [pc, #72]	; (80022fc <ProcessInputs+0x30c>)
 80022b2:	e9c1 2334 	strd	r2, r3, [r1, #208]	; 0xd0
			CM_AnkleJoint.IMU_Data.Struct.gz = -IMU_Data.Struct.gz;
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <ProcessInputs+0x308>)
 80022b8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80022bc:	4690      	mov	r8, r2
 80022be:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80022c2:	4b0e      	ldr	r3, [pc, #56]	; (80022fc <ProcessInputs+0x30c>)
 80022c4:	e9c3 8936 	strd	r8, r9, [r3, #216]	; 0xd8
 80022c8:	e02b      	b.n	8002322 <ProcessInputs+0x332>
 80022ca:	bf00      	nop
 80022cc:	f3af 8000 	nop.w
 80022d0:	f5c28f5c 	.word	0xf5c28f5c
 80022d4:	3ffa5c28 	.word	0x3ffa5c28
 80022d8:	d6388659 	.word	0xd6388659
 80022dc:	3fe66dc5 	.word	0x3fe66dc5
 80022e0:	8e219653 	.word	0x8e219653
 80022e4:	3f8b7175 	.word	0x3f8b7175
 80022e8:	ab367a10 	.word	0xab367a10
 80022ec:	3f9b573e 	.word	0x3f9b573e
 80022f0:	2000030c 	.word	0x2000030c
 80022f4:	20000140 	.word	0x20000140
 80022f8:	20000110 	.word	0x20000110
 80022fc:	20000148 	.word	0x20000148
		}
		else if(Device.Side == Right)
 8002300:	4b60      	ldr	r3, [pc, #384]	; (8002484 <ProcessInputs+0x494>)
 8002302:	785b      	ldrb	r3, [r3, #1]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d10c      	bne.n	8002322 <ProcessInputs+0x332>
			memcpy(&CM_AnkleJoint.IMU_Data, &IMU_Data, sizeof(MPU925x_IMU_Data_t));
 8002308:	4b5f      	ldr	r3, [pc, #380]	; (8002488 <ProcessInputs+0x498>)
 800230a:	4a60      	ldr	r2, [pc, #384]	; (800248c <ProcessInputs+0x49c>)
 800230c:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8002310:	4615      	mov	r5, r2
 8002312:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002314:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002316:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002318:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800231a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800231e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		CM_footSpeed = CM_AnkleJoint.speed + CM_AnkleJoint.IMU_Data.Struct.gz;
 8002322:	4b59      	ldr	r3, [pc, #356]	; (8002488 <ProcessInputs+0x498>)
 8002324:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002328:	4618      	mov	r0, r3
 800232a:	f7fe f8b1 	bl	8000490 <__aeabi_f2d>
 800232e:	4b56      	ldr	r3, [pc, #344]	; (8002488 <ProcessInputs+0x498>)
 8002330:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	; 0xd8
 8002334:	f7fd ff4e 	bl	80001d4 <__adddf3>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4610      	mov	r0, r2
 800233e:	4619      	mov	r1, r3
 8002340:	f7fe fbae 	bl	8000aa0 <__aeabi_d2f>
 8002344:	4603      	mov	r3, r0
 8002346:	4a52      	ldr	r2, [pc, #328]	; (8002490 <ProcessInputs+0x4a0>)
 8002348:	6013      	str	r3, [r2, #0]
	}

	if((Device.Joint == Knee) || (Device.Joint == Combined))
 800234a:	4b4e      	ldr	r3, [pc, #312]	; (8002484 <ProcessInputs+0x494>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d004      	beq.n	800235c <ProcessInputs+0x36c>
 8002352:	4b4c      	ldr	r3, [pc, #304]	; (8002484 <ProcessInputs+0x494>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b01      	cmp	r3, #1
 8002358:	f040 808e 	bne.w	8002478 <ProcessInputs+0x488>
	{
		if(Device.Side == Left)
 800235c:	4b49      	ldr	r3, [pc, #292]	; (8002484 <ProcessInputs+0x494>)
 800235e:	785b      	ldrb	r3, [r3, #1]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d137      	bne.n	80023d4 <ProcessInputs+0x3e4>
		{
			CM_KneeJoint.IMU_Data.ax = -BNO08x_IMU_Data[0];
 8002364:	4b4b      	ldr	r3, [pc, #300]	; (8002494 <ProcessInputs+0x4a4>)
 8002366:	edd3 7a00 	vldr	s15, [r3]
 800236a:	eef1 7a67 	vneg.f32	s15, s15
 800236e:	4b4a      	ldr	r3, [pc, #296]	; (8002498 <ProcessInputs+0x4a8>)
 8002370:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
			CM_KneeJoint.IMU_Data.ay = BNO08x_IMU_Data[1];
 8002374:	4b47      	ldr	r3, [pc, #284]	; (8002494 <ProcessInputs+0x4a4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	4a47      	ldr	r2, [pc, #284]	; (8002498 <ProcessInputs+0x4a8>)
 800237a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
			CM_KneeJoint.IMU_Data.az = -BNO08x_IMU_Data[2];
 800237e:	4b45      	ldr	r3, [pc, #276]	; (8002494 <ProcessInputs+0x4a4>)
 8002380:	edd3 7a02 	vldr	s15, [r3, #8]
 8002384:	eef1 7a67 	vneg.f32	s15, s15
 8002388:	4b43      	ldr	r3, [pc, #268]	; (8002498 <ProcessInputs+0x4a8>)
 800238a:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
			CM_KneeJoint.IMU_Data.gx = -BNO08x_IMU_Data[3] * RAD_TO_DEG;
 800238e:	4b41      	ldr	r3, [pc, #260]	; (8002494 <ProcessInputs+0x4a4>)
 8002390:	edd3 7a03 	vldr	s15, [r3, #12]
 8002394:	eef1 7a67 	vneg.f32	s15, s15
 8002398:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800249c <ProcessInputs+0x4ac>
 800239c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023a0:	4b3d      	ldr	r3, [pc, #244]	; (8002498 <ProcessInputs+0x4a8>)
 80023a2:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
			CM_KneeJoint.IMU_Data.gy = BNO08x_IMU_Data[4] * RAD_TO_DEG;
 80023a6:	4b3b      	ldr	r3, [pc, #236]	; (8002494 <ProcessInputs+0x4a4>)
 80023a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80023ac:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800249c <ProcessInputs+0x4ac>
 80023b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b4:	4b38      	ldr	r3, [pc, #224]	; (8002498 <ProcessInputs+0x4a8>)
 80023b6:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
			CM_KneeJoint.IMU_Data.gz = -BNO08x_IMU_Data[5] * RAD_TO_DEG;
 80023ba:	4b36      	ldr	r3, [pc, #216]	; (8002494 <ProcessInputs+0x4a4>)
 80023bc:	edd3 7a05 	vldr	s15, [r3, #20]
 80023c0:	eef1 7a67 	vneg.f32	s15, s15
 80023c4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800249c <ProcessInputs+0x4ac>
 80023c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023cc:	4b32      	ldr	r3, [pc, #200]	; (8002498 <ProcessInputs+0x4a8>)
 80023ce:	edc3 7a30 	vstr	s15, [r3, #192]	; 0xc0
 80023d2:	e00e      	b.n	80023f2 <ProcessInputs+0x402>
		}
		else if(Device.Side == Right)
 80023d4:	4b2b      	ldr	r3, [pc, #172]	; (8002484 <ProcessInputs+0x494>)
 80023d6:	785b      	ldrb	r3, [r3, #1]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d10a      	bne.n	80023f2 <ProcessInputs+0x402>
			memcpy(&CM_KneeJoint.IMU_Data, &BNO08x_IMU_Data, sizeof(KneeIMU_Data_t));
 80023dc:	4b2e      	ldr	r3, [pc, #184]	; (8002498 <ProcessInputs+0x4a8>)
 80023de:	4a2d      	ldr	r2, [pc, #180]	; (8002494 <ProcessInputs+0x4a4>)
 80023e0:	f103 04ac 	add.w	r4, r3, #172	; 0xac
 80023e4:	4615      	mov	r5, r2
 80023e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023ee:	682b      	ldr	r3, [r5, #0]
 80023f0:	6023      	str	r3, [r4, #0]

		float yaw, pitch, roll;
		QuaternionsToYPR(BNO08x_IMU_Data[6], BNO08x_IMU_Data[7], BNO08x_IMU_Data[8], BNO08x_IMU_Data[9], &yaw, &pitch, &roll);
 80023f2:	4b28      	ldr	r3, [pc, #160]	; (8002494 <ProcessInputs+0x4a4>)
 80023f4:	edd3 7a06 	vldr	s15, [r3, #24]
 80023f8:	4b26      	ldr	r3, [pc, #152]	; (8002494 <ProcessInputs+0x4a4>)
 80023fa:	ed93 7a07 	vldr	s14, [r3, #28]
 80023fe:	4b25      	ldr	r3, [pc, #148]	; (8002494 <ProcessInputs+0x4a4>)
 8002400:	edd3 6a08 	vldr	s13, [r3, #32]
 8002404:	4b23      	ldr	r3, [pc, #140]	; (8002494 <ProcessInputs+0x4a4>)
 8002406:	ed93 6a09 	vldr	s12, [r3, #36]	; 0x24
 800240a:	f107 0214 	add.w	r2, r7, #20
 800240e:	f107 0118 	add.w	r1, r7, #24
 8002412:	f107 031c 	add.w	r3, r7, #28
 8002416:	4618      	mov	r0, r3
 8002418:	eef0 1a46 	vmov.f32	s3, s12
 800241c:	eeb0 1a66 	vmov.f32	s2, s13
 8002420:	eef0 0a47 	vmov.f32	s1, s14
 8002424:	eeb0 0a67 	vmov.f32	s0, s15
 8002428:	f000 ff02 	bl	8003230 <QuaternionsToYPR>
		CM_KneeJoint.IMU_Data.yaw = yaw * RAD_TO_DEG;
 800242c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002430:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800249c <ProcessInputs+0x4ac>
 8002434:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002438:	4b17      	ldr	r3, [pc, #92]	; (8002498 <ProcessInputs+0x4a8>)
 800243a:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4
		CM_KneeJoint.IMU_Data.pitch = pitch * RAD_TO_DEG;
 800243e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002442:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800249c <ProcessInputs+0x4ac>
 8002446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244a:	4b13      	ldr	r3, [pc, #76]	; (8002498 <ProcessInputs+0x4a8>)
 800244c:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
		CM_KneeJoint.IMU_Data.roll = roll * RAD_TO_DEG;
 8002450:	edd7 7a05 	vldr	s15, [r7, #20]
 8002454:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800249c <ProcessInputs+0x4ac>
 8002458:	ee67 7a87 	vmul.f32	s15, s15, s14
 800245c:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <ProcessInputs+0x4a8>)
 800245e:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc

		CM_hipAngle = CM_KneeJoint.speed - CM_KneeJoint.IMU_Data.pitch;
 8002462:	4b0d      	ldr	r3, [pc, #52]	; (8002498 <ProcessInputs+0x4a8>)
 8002464:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8002468:	4b0b      	ldr	r3, [pc, #44]	; (8002498 <ProcessInputs+0x4a8>)
 800246a:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 800246e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002472:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <ProcessInputs+0x4b0>)
 8002474:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002478:	bf00      	nop
 800247a:	3720      	adds	r7, #32
 800247c:	46bd      	mov	sp, r7
 800247e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002482:	bf00      	nop
 8002484:	20000140 	.word	0x20000140
 8002488:	20000148 	.word	0x20000148
 800248c:	20000110 	.word	0x20000110
 8002490:	20000350 	.word	0x20000350
 8002494:	20000f00 	.word	0x20000f00
 8002498:	20000238 	.word	0x20000238
 800249c:	42652ebe 	.word	0x42652ebe
 80024a0:	20000354 	.word	0x20000354

080024a4 <RunStateMachine>:

static void RunStateMachine(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
	static StateMachine_e state = EarlyStance;
	switch(state)
 80024a8:	4b6c      	ldr	r3, [pc, #432]	; (800265c <RunStateMachine+0x1b8>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b05      	cmp	r3, #5
 80024ae:	f200 82b5 	bhi.w	8002a1c <RunStateMachine+0x578>
 80024b2:	a201      	add	r2, pc, #4	; (adr r2, 80024b8 <RunStateMachine+0x14>)
 80024b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b8:	080024d1 	.word	0x080024d1
 80024bc:	08002597 	.word	0x08002597
 80024c0:	08002689 	.word	0x08002689
 80024c4:	08002787 	.word	0x08002787
 80024c8:	080028a9 	.word	0x080028a9
 80024cc:	0800296b 	.word	0x0800296b
	{
	case EarlyStance:
		CM_state_loadCells = state_loadCells[EarlyStance];
 80024d0:	f240 424c 	movw	r2, #1100	; 0x44c
 80024d4:	4b62      	ldr	r3, [pc, #392]	; (8002660 <RunStateMachine+0x1bc>)
 80024d6:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[EarlyStance];
 80024d8:	4a62      	ldr	r2, [pc, #392]	; (8002664 <RunStateMachine+0x1c0>)
 80024da:	4b63      	ldr	r3, [pc, #396]	; (8002668 <RunStateMachine+0x1c4>)
 80024dc:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 80024de:	4b63      	ldr	r3, [pc, #396]	; (800266c <RunStateMachine+0x1c8>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d107      	bne.n	80024f6 <RunStateMachine+0x52>
		{
			CM_state_angles = state_angles[Ankle][EarlyStance];
 80024e6:	f06f 0213 	mvn.w	r2, #19
 80024ea:	4b61      	ldr	r3, [pc, #388]	; (8002670 <RunStateMachine+0x1cc>)
 80024ec:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][EarlyStance];
 80024ee:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80024f2:	4b60      	ldr	r3, [pc, #384]	; (8002674 <RunStateMachine+0x1d0>)
 80024f4:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 80024f6:	4b5d      	ldr	r3, [pc, #372]	; (800266c <RunStateMachine+0x1c8>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d106      	bne.n	800250c <RunStateMachine+0x68>
		{
			CM_state_angles = state_angles[Knee][EarlyStance];
 80024fe:	2200      	movs	r2, #0
 8002500:	4b5b      	ldr	r3, [pc, #364]	; (8002670 <RunStateMachine+0x1cc>)
 8002502:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][EarlyStance];
 8002504:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8002508:	4b5a      	ldr	r3, [pc, #360]	; (8002674 <RunStateMachine+0x1d0>)
 800250a:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 800250c:	4b57      	ldr	r3, [pc, #348]	; (800266c <RunStateMachine+0x1c8>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d107      	bne.n	8002524 <RunStateMachine+0x80>
		{
			CM_state_angles = state_angles[Combined][EarlyStance];
 8002514:	f06f 0213 	mvn.w	r2, #19
 8002518:	4b55      	ldr	r3, [pc, #340]	; (8002670 <RunStateMachine+0x1cc>)
 800251a:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][EarlyStance];
 800251c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8002520:	4b54      	ldr	r3, [pc, #336]	; (8002674 <RunStateMachine+0x1d0>)
 8002522:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 8002524:	4b54      	ldr	r3, [pc, #336]	; (8002678 <RunStateMachine+0x1d4>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d027      	beq.n	800257c <RunStateMachine+0xd8>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 800252c:	4b4f      	ldr	r3, [pc, #316]	; (800266c <RunStateMachine+0x1c8>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <RunStateMachine+0x98>
 8002534:	4b4d      	ldr	r3, [pc, #308]	; (800266c <RunStateMachine+0x1c8>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d10b      	bne.n	8002554 <RunStateMachine+0xb0>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.EarlyStanceCtrl.kd;
 800253c:	4b4f      	ldr	r3, [pc, #316]	; (800267c <RunStateMachine+0x1d8>)
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	4a4e      	ldr	r2, [pc, #312]	; (800267c <RunStateMachine+0x1d8>)
 8002542:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.EarlyStanceCtrl.kp;
 8002544:	4b4d      	ldr	r3, [pc, #308]	; (800267c <RunStateMachine+0x1d8>)
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002548:	4a4c      	ldr	r2, [pc, #304]	; (800267c <RunStateMachine+0x1d8>)
 800254a:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.EarlyStanceCtrl.position;
 800254c:	4b4b      	ldr	r3, [pc, #300]	; (800267c <RunStateMachine+0x1d8>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002550:	4a4a      	ldr	r2, [pc, #296]	; (800267c <RunStateMachine+0x1d8>)
 8002552:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002554:	4b45      	ldr	r3, [pc, #276]	; (800266c <RunStateMachine+0x1c8>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d003      	beq.n	8002564 <RunStateMachine+0xc0>
 800255c:	4b43      	ldr	r3, [pc, #268]	; (800266c <RunStateMachine+0x1c8>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d10b      	bne.n	800257c <RunStateMachine+0xd8>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.EarlyStanceCtrl.kd;
 8002564:	4b46      	ldr	r3, [pc, #280]	; (8002680 <RunStateMachine+0x1dc>)
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	4a45      	ldr	r2, [pc, #276]	; (8002680 <RunStateMachine+0x1dc>)
 800256a:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.EarlyStanceCtrl.kp;
 800256c:	4b44      	ldr	r3, [pc, #272]	; (8002680 <RunStateMachine+0x1dc>)
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	4a43      	ldr	r2, [pc, #268]	; (8002680 <RunStateMachine+0x1dc>)
 8002572:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.EarlyStanceCtrl.position;
 8002574:	4b42      	ldr	r3, [pc, #264]	; (8002680 <RunStateMachine+0x1dc>)
 8002576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002578:	4a41      	ldr	r2, [pc, #260]	; (8002680 <RunStateMachine+0x1dc>)
 800257a:	61d3      	str	r3, [r2, #28]
		}

//		if(CM_footSpeed > CM_footSpeedThreshold) ??
//			state = MidStance;

		if(CM_AnkleJoint.speed < 0.0f)
 800257c:	4b3f      	ldr	r3, [pc, #252]	; (800267c <RunStateMachine+0x1d8>)
 800257e:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8002582:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258a:	d400      	bmi.n	800258e <RunStateMachine+0xea>
			state = LateStance;

		break;
 800258c:	e246      	b.n	8002a1c <RunStateMachine+0x578>
			state = LateStance;
 800258e:	4b33      	ldr	r3, [pc, #204]	; (800265c <RunStateMachine+0x1b8>)
 8002590:	2202      	movs	r2, #2
 8002592:	701a      	strb	r2, [r3, #0]
		break;
 8002594:	e242      	b.n	8002a1c <RunStateMachine+0x578>

	case MidStance:
		CM_state_loadCells = state_loadCells[MidStance];
 8002596:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800259a:	4b31      	ldr	r3, [pc, #196]	; (8002660 <RunStateMachine+0x1bc>)
 800259c:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[MidStance];
 800259e:	4a39      	ldr	r2, [pc, #228]	; (8002684 <RunStateMachine+0x1e0>)
 80025a0:	4b31      	ldr	r3, [pc, #196]	; (8002668 <RunStateMachine+0x1c4>)
 80025a2:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 80025a4:	4b31      	ldr	r3, [pc, #196]	; (800266c <RunStateMachine+0x1c8>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d107      	bne.n	80025bc <RunStateMachine+0x118>
		{
			CM_state_angles = state_angles[Ankle][MidStance];
 80025ac:	f06f 020d 	mvn.w	r2, #13
 80025b0:	4b2f      	ldr	r3, [pc, #188]	; (8002670 <RunStateMachine+0x1cc>)
 80025b2:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][MidStance];
 80025b4:	f06f 0245 	mvn.w	r2, #69	; 0x45
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <RunStateMachine+0x1d0>)
 80025ba:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 80025bc:	4b2b      	ldr	r3, [pc, #172]	; (800266c <RunStateMachine+0x1c8>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d106      	bne.n	80025d2 <RunStateMachine+0x12e>
		{
			CM_state_angles = state_angles[Knee][MidStance];
 80025c4:	220c      	movs	r2, #12
 80025c6:	4b2a      	ldr	r3, [pc, #168]	; (8002670 <RunStateMachine+0x1cc>)
 80025c8:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][MidStance];
 80025ca:	f06f 021d 	mvn.w	r2, #29
 80025ce:	4b29      	ldr	r3, [pc, #164]	; (8002674 <RunStateMachine+0x1d0>)
 80025d0:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 80025d2:	4b26      	ldr	r3, [pc, #152]	; (800266c <RunStateMachine+0x1c8>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d107      	bne.n	80025ea <RunStateMachine+0x146>
		{
			CM_state_angles = state_angles[Combined][MidStance];
 80025da:	f06f 0203 	mvn.w	r2, #3
 80025de:	4b24      	ldr	r3, [pc, #144]	; (8002670 <RunStateMachine+0x1cc>)
 80025e0:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][MidStance];
 80025e2:	f06f 0245 	mvn.w	r2, #69	; 0x45
 80025e6:	4b23      	ldr	r3, [pc, #140]	; (8002674 <RunStateMachine+0x1d0>)
 80025e8:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 80025ea:	4b23      	ldr	r3, [pc, #140]	; (8002678 <RunStateMachine+0x1d4>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d027      	beq.n	8002642 <RunStateMachine+0x19e>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 80025f2:	4b1e      	ldr	r3, [pc, #120]	; (800266c <RunStateMachine+0x1c8>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <RunStateMachine+0x15e>
 80025fa:	4b1c      	ldr	r3, [pc, #112]	; (800266c <RunStateMachine+0x1c8>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d10b      	bne.n	800261a <RunStateMachine+0x176>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.MidStanceCtrl.kd;
 8002602:	4b1e      	ldr	r3, [pc, #120]	; (800267c <RunStateMachine+0x1d8>)
 8002604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002606:	4a1d      	ldr	r2, [pc, #116]	; (800267c <RunStateMachine+0x1d8>)
 8002608:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.MidStanceCtrl.kp;
 800260a:	4b1c      	ldr	r3, [pc, #112]	; (800267c <RunStateMachine+0x1d8>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	4a1b      	ldr	r2, [pc, #108]	; (800267c <RunStateMachine+0x1d8>)
 8002610:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.MidStanceCtrl.position;
 8002612:	4b1a      	ldr	r3, [pc, #104]	; (800267c <RunStateMachine+0x1d8>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a19      	ldr	r2, [pc, #100]	; (800267c <RunStateMachine+0x1d8>)
 8002618:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 800261a:	4b14      	ldr	r3, [pc, #80]	; (800266c <RunStateMachine+0x1c8>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d003      	beq.n	800262a <RunStateMachine+0x186>
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <RunStateMachine+0x1c8>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d10b      	bne.n	8002642 <RunStateMachine+0x19e>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.MidStanceCtrl.kd;
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <RunStateMachine+0x1dc>)
 800262c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262e:	4a14      	ldr	r2, [pc, #80]	; (8002680 <RunStateMachine+0x1dc>)
 8002630:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.MidStanceCtrl.kp;
 8002632:	4b13      	ldr	r3, [pc, #76]	; (8002680 <RunStateMachine+0x1dc>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	4a12      	ldr	r2, [pc, #72]	; (8002680 <RunStateMachine+0x1dc>)
 8002638:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.MidStanceCtrl.position;
 800263a:	4b11      	ldr	r3, [pc, #68]	; (8002680 <RunStateMachine+0x1dc>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263e:	4a10      	ldr	r2, [pc, #64]	; (8002680 <RunStateMachine+0x1dc>)
 8002640:	61d3      	str	r3, [r2, #28]
			}
		}

		if(CM_AnkleJoint.speed < 0.0f)
 8002642:	4b0e      	ldr	r3, [pc, #56]	; (800267c <RunStateMachine+0x1d8>)
 8002644:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8002648:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	d400      	bmi.n	8002654 <RunStateMachine+0x1b0>
			state = LateStance;

		break;
 8002652:	e1e3      	b.n	8002a1c <RunStateMachine+0x578>
			state = LateStance;
 8002654:	4b01      	ldr	r3, [pc, #4]	; (800265c <RunStateMachine+0x1b8>)
 8002656:	2202      	movs	r2, #2
 8002658:	701a      	strb	r2, [r3, #0]
		break;
 800265a:	e1df      	b.n	8002a1c <RunStateMachine+0x578>
 800265c:	20000367 	.word	0x20000367
 8002660:	20000234 	.word	0x20000234
 8002664:	fffffda8 	.word	0xfffffda8
 8002668:	20000232 	.word	0x20000232
 800266c:	20000140 	.word	0x20000140
 8002670:	20000230 	.word	0x20000230
 8002674:	20000231 	.word	0x20000231
 8002678:	20000142 	.word	0x20000142
 800267c:	20000148 	.word	0x20000148
 8002680:	20000238 	.word	0x20000238
 8002684:	fffffe98 	.word	0xfffffe98

	case LateStance:
		CM_state_loadCells = state_loadCells[LateStance];
 8002688:	f240 5214 	movw	r2, #1300	; 0x514
 800268c:	4b7c      	ldr	r3, [pc, #496]	; (8002880 <RunStateMachine+0x3dc>)
 800268e:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[LateStance];
 8002690:	f06f 0277 	mvn.w	r2, #119	; 0x77
 8002694:	4b7b      	ldr	r3, [pc, #492]	; (8002884 <RunStateMachine+0x3e0>)
 8002696:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 8002698:	4b7b      	ldr	r3, [pc, #492]	; (8002888 <RunStateMachine+0x3e4>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d107      	bne.n	80026b0 <RunStateMachine+0x20c>
		{
			CM_state_angles = state_angles[Ankle][LateStance];
 80026a0:	f06f 0207 	mvn.w	r2, #7
 80026a4:	4b79      	ldr	r3, [pc, #484]	; (800288c <RunStateMachine+0x3e8>)
 80026a6:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][LateStance];
 80026a8:	f06f 0227 	mvn.w	r2, #39	; 0x27
 80026ac:	4b78      	ldr	r3, [pc, #480]	; (8002890 <RunStateMachine+0x3ec>)
 80026ae:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 80026b0:	4b75      	ldr	r3, [pc, #468]	; (8002888 <RunStateMachine+0x3e4>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d106      	bne.n	80026c6 <RunStateMachine+0x222>
		{
			CM_state_angles = state_angles[Knee][LateStance];
 80026b8:	2218      	movs	r2, #24
 80026ba:	4b74      	ldr	r3, [pc, #464]	; (800288c <RunStateMachine+0x3e8>)
 80026bc:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][LateStance];
 80026be:	f06f 0209 	mvn.w	r2, #9
 80026c2:	4b73      	ldr	r3, [pc, #460]	; (8002890 <RunStateMachine+0x3ec>)
 80026c4:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 80026c6:	4b70      	ldr	r3, [pc, #448]	; (8002888 <RunStateMachine+0x3e4>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d106      	bne.n	80026dc <RunStateMachine+0x238>
		{
			CM_state_angles = state_angles[Combined][LateStance];
 80026ce:	220c      	movs	r2, #12
 80026d0:	4b6e      	ldr	r3, [pc, #440]	; (800288c <RunStateMachine+0x3e8>)
 80026d2:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][LateStance];
 80026d4:	f06f 0227 	mvn.w	r2, #39	; 0x27
 80026d8:	4b6d      	ldr	r3, [pc, #436]	; (8002890 <RunStateMachine+0x3ec>)
 80026da:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 80026dc:	4b6d      	ldr	r3, [pc, #436]	; (8002894 <RunStateMachine+0x3f0>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d027      	beq.n	8002734 <RunStateMachine+0x290>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 80026e4:	4b68      	ldr	r3, [pc, #416]	; (8002888 <RunStateMachine+0x3e4>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <RunStateMachine+0x250>
 80026ec:	4b66      	ldr	r3, [pc, #408]	; (8002888 <RunStateMachine+0x3e4>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d10b      	bne.n	800270c <RunStateMachine+0x268>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.LateStanceCtrl.kd;
 80026f4:	4b68      	ldr	r3, [pc, #416]	; (8002898 <RunStateMachine+0x3f4>)
 80026f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026f8:	4a67      	ldr	r2, [pc, #412]	; (8002898 <RunStateMachine+0x3f4>)
 80026fa:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.LateStanceCtrl.kp;
 80026fc:	4b66      	ldr	r3, [pc, #408]	; (8002898 <RunStateMachine+0x3f4>)
 80026fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002700:	4a65      	ldr	r2, [pc, #404]	; (8002898 <RunStateMachine+0x3f4>)
 8002702:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.LateStanceCtrl.position;
 8002704:	4b64      	ldr	r3, [pc, #400]	; (8002898 <RunStateMachine+0x3f4>)
 8002706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002708:	4a63      	ldr	r2, [pc, #396]	; (8002898 <RunStateMachine+0x3f4>)
 800270a:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 800270c:	4b5e      	ldr	r3, [pc, #376]	; (8002888 <RunStateMachine+0x3e4>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d003      	beq.n	800271c <RunStateMachine+0x278>
 8002714:	4b5c      	ldr	r3, [pc, #368]	; (8002888 <RunStateMachine+0x3e4>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d10b      	bne.n	8002734 <RunStateMachine+0x290>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.LateStanceCtrl.kd;
 800271c:	4b5f      	ldr	r3, [pc, #380]	; (800289c <RunStateMachine+0x3f8>)
 800271e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002720:	4a5e      	ldr	r2, [pc, #376]	; (800289c <RunStateMachine+0x3f8>)
 8002722:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.LateStanceCtrl.kp;
 8002724:	4b5d      	ldr	r3, [pc, #372]	; (800289c <RunStateMachine+0x3f8>)
 8002726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002728:	4a5c      	ldr	r2, [pc, #368]	; (800289c <RunStateMachine+0x3f8>)
 800272a:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.LateStanceCtrl.position;
 800272c:	4b5b      	ldr	r3, [pc, #364]	; (800289c <RunStateMachine+0x3f8>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002730:	4a5a      	ldr	r2, [pc, #360]	; (800289c <RunStateMachine+0x3f8>)
 8002732:	61d3      	str	r3, [r2, #28]
			}
		}

		if(CM_LoadCell.bot_outOfStanceThreshold != 0)
 8002734:	4b5a      	ldr	r3, [pc, #360]	; (80028a0 <RunStateMachine+0x3fc>)
 8002736:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800273a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800273e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002742:	d010      	beq.n	8002766 <RunStateMachine+0x2c2>
			if(CM_LoadCell.Filtered.bot[0] > CM_LoadCell.bot_outOfStanceThreshold)
 8002744:	4b56      	ldr	r3, [pc, #344]	; (80028a0 <RunStateMachine+0x3fc>)
 8002746:	ed93 7a06 	vldr	s14, [r3, #24]
 800274a:	4b55      	ldr	r3, [pc, #340]	; (80028a0 <RunStateMachine+0x3fc>)
 800274c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002750:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002758:	dd03      	ble.n	8002762 <RunStateMachine+0x2be>
				state = SwingFlexion;
 800275a:	4b52      	ldr	r3, [pc, #328]	; (80028a4 <RunStateMachine+0x400>)
 800275c:	2203      	movs	r2, #3
 800275e:	701a      	strb	r2, [r3, #0]
				__NOP();
		else
			if(CM_LoadCell.Filtered.bot[0] < CM_LoadCell.top_outOfStanceThreshold)
				state = SwingFlexion;

		break;
 8002760:	e15c      	b.n	8002a1c <RunStateMachine+0x578>
				__NOP();
 8002762:	bf00      	nop
		break;
 8002764:	e15a      	b.n	8002a1c <RunStateMachine+0x578>
			if(CM_LoadCell.Filtered.bot[0] < CM_LoadCell.top_outOfStanceThreshold)
 8002766:	4b4e      	ldr	r3, [pc, #312]	; (80028a0 <RunStateMachine+0x3fc>)
 8002768:	ed93 7a06 	vldr	s14, [r3, #24]
 800276c:	4b4c      	ldr	r3, [pc, #304]	; (80028a0 <RunStateMachine+0x3fc>)
 800276e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277a:	d400      	bmi.n	800277e <RunStateMachine+0x2da>
		break;
 800277c:	e14e      	b.n	8002a1c <RunStateMachine+0x578>
				state = SwingFlexion;
 800277e:	4b49      	ldr	r3, [pc, #292]	; (80028a4 <RunStateMachine+0x400>)
 8002780:	2203      	movs	r2, #3
 8002782:	701a      	strb	r2, [r3, #0]
		break;
 8002784:	e14a      	b.n	8002a1c <RunStateMachine+0x578>

	case SwingFlexion:
		CM_state_loadCells = state_loadCells[SwingFlexion];
 8002786:	f44f 62af 	mov.w	r2, #1400	; 0x578
 800278a:	4b3d      	ldr	r3, [pc, #244]	; (8002880 <RunStateMachine+0x3dc>)
 800278c:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[SwingFlexion];
 800278e:	2278      	movs	r2, #120	; 0x78
 8002790:	4b3c      	ldr	r3, [pc, #240]	; (8002884 <RunStateMachine+0x3e0>)
 8002792:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 8002794:	4b3c      	ldr	r3, [pc, #240]	; (8002888 <RunStateMachine+0x3e4>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d107      	bne.n	80027ac <RunStateMachine+0x308>
		{
			CM_state_angles = state_angles[Ankle][SwingFlexion];
 800279c:	f06f 0201 	mvn.w	r2, #1
 80027a0:	4b3a      	ldr	r3, [pc, #232]	; (800288c <RunStateMachine+0x3e8>)
 80027a2:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][SwingFlexion];
 80027a4:	f06f 0209 	mvn.w	r2, #9
 80027a8:	4b39      	ldr	r3, [pc, #228]	; (8002890 <RunStateMachine+0x3ec>)
 80027aa:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 80027ac:	4b36      	ldr	r3, [pc, #216]	; (8002888 <RunStateMachine+0x3e4>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d105      	bne.n	80027c0 <RunStateMachine+0x31c>
		{
			CM_state_angles = state_angles[Knee][SwingFlexion];
 80027b4:	2224      	movs	r2, #36	; 0x24
 80027b6:	4b35      	ldr	r3, [pc, #212]	; (800288c <RunStateMachine+0x3e8>)
 80027b8:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][SwingFlexion];
 80027ba:	220a      	movs	r2, #10
 80027bc:	4b34      	ldr	r3, [pc, #208]	; (8002890 <RunStateMachine+0x3ec>)
 80027be:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 80027c0:	4b31      	ldr	r3, [pc, #196]	; (8002888 <RunStateMachine+0x3e4>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d106      	bne.n	80027d6 <RunStateMachine+0x332>
		{
			CM_state_angles = state_angles[Combined][SwingFlexion];
 80027c8:	221c      	movs	r2, #28
 80027ca:	4b30      	ldr	r3, [pc, #192]	; (800288c <RunStateMachine+0x3e8>)
 80027cc:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][SwingFlexion];
 80027ce:	f06f 0209 	mvn.w	r2, #9
 80027d2:	4b2f      	ldr	r3, [pc, #188]	; (8002890 <RunStateMachine+0x3ec>)
 80027d4:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 80027d6:	4b2f      	ldr	r3, [pc, #188]	; (8002894 <RunStateMachine+0x3f0>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d027      	beq.n	800282e <RunStateMachine+0x38a>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 80027de:	4b2a      	ldr	r3, [pc, #168]	; (8002888 <RunStateMachine+0x3e4>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <RunStateMachine+0x34a>
 80027e6:	4b28      	ldr	r3, [pc, #160]	; (8002888 <RunStateMachine+0x3e4>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d10b      	bne.n	8002806 <RunStateMachine+0x362>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.SwingFlexCtrl.kd;
 80027ee:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <RunStateMachine+0x3f4>)
 80027f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027f2:	4a29      	ldr	r2, [pc, #164]	; (8002898 <RunStateMachine+0x3f4>)
 80027f4:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.SwingFlexCtrl.kp;
 80027f6:	4b28      	ldr	r3, [pc, #160]	; (8002898 <RunStateMachine+0x3f4>)
 80027f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027fa:	4a27      	ldr	r2, [pc, #156]	; (8002898 <RunStateMachine+0x3f4>)
 80027fc:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.SwingFlexCtrl.position;
 80027fe:	4b26      	ldr	r3, [pc, #152]	; (8002898 <RunStateMachine+0x3f4>)
 8002800:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002802:	4a25      	ldr	r2, [pc, #148]	; (8002898 <RunStateMachine+0x3f4>)
 8002804:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002806:	4b20      	ldr	r3, [pc, #128]	; (8002888 <RunStateMachine+0x3e4>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d003      	beq.n	8002816 <RunStateMachine+0x372>
 800280e:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <RunStateMachine+0x3e4>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d10b      	bne.n	800282e <RunStateMachine+0x38a>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.SwingFlexCtrl.kd;
 8002816:	4b21      	ldr	r3, [pc, #132]	; (800289c <RunStateMachine+0x3f8>)
 8002818:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800281a:	4a20      	ldr	r2, [pc, #128]	; (800289c <RunStateMachine+0x3f8>)
 800281c:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.SwingFlexCtrl.kp;
 800281e:	4b1f      	ldr	r3, [pc, #124]	; (800289c <RunStateMachine+0x3f8>)
 8002820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002822:	4a1e      	ldr	r2, [pc, #120]	; (800289c <RunStateMachine+0x3f8>)
 8002824:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.SwingFlexCtrl.position;
 8002826:	4b1d      	ldr	r3, [pc, #116]	; (800289c <RunStateMachine+0x3f8>)
 8002828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800282a:	4a1c      	ldr	r2, [pc, #112]	; (800289c <RunStateMachine+0x3f8>)
 800282c:	61d3      	str	r3, [r2, #28]
		}

//		if(CM_KneeJoint.speed < 0.0f) ??
//			state = SwingExtension;

		if(CM_LoadCell.bot_intoStanceThreshold != 0)
 800282e:	4b1c      	ldr	r3, [pc, #112]	; (80028a0 <RunStateMachine+0x3fc>)
 8002830:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002834:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283c:	d010      	beq.n	8002860 <RunStateMachine+0x3bc>
			if(CM_LoadCell.Filtered.bot[0] < CM_LoadCell.bot_intoStanceThreshold)
 800283e:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <RunStateMachine+0x3fc>)
 8002840:	ed93 7a06 	vldr	s14, [r3, #24]
 8002844:	4b16      	ldr	r3, [pc, #88]	; (80028a0 <RunStateMachine+0x3fc>)
 8002846:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800284a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800284e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002852:	d503      	bpl.n	800285c <RunStateMachine+0x3b8>
				state = EarlyStance;
 8002854:	4b13      	ldr	r3, [pc, #76]	; (80028a4 <RunStateMachine+0x400>)
 8002856:	2200      	movs	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]
				__NOP();
		else
			if(CM_LoadCell.Filtered.bot[0] > CM_LoadCell.top_intoStanceThreshold)
				state = EarlyStance;

		break;
 800285a:	e0df      	b.n	8002a1c <RunStateMachine+0x578>
				__NOP();
 800285c:	bf00      	nop
		break;
 800285e:	e0dd      	b.n	8002a1c <RunStateMachine+0x578>
			if(CM_LoadCell.Filtered.bot[0] > CM_LoadCell.top_intoStanceThreshold)
 8002860:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <RunStateMachine+0x3fc>)
 8002862:	ed93 7a06 	vldr	s14, [r3, #24]
 8002866:	4b0e      	ldr	r3, [pc, #56]	; (80028a0 <RunStateMachine+0x3fc>)
 8002868:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800286c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002874:	dc00      	bgt.n	8002878 <RunStateMachine+0x3d4>
		break;
 8002876:	e0d1      	b.n	8002a1c <RunStateMachine+0x578>
				state = EarlyStance;
 8002878:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <RunStateMachine+0x400>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
		break;
 800287e:	e0cd      	b.n	8002a1c <RunStateMachine+0x578>
 8002880:	20000234 	.word	0x20000234
 8002884:	20000232 	.word	0x20000232
 8002888:	20000140 	.word	0x20000140
 800288c:	20000230 	.word	0x20000230
 8002890:	20000231 	.word	0x20000231
 8002894:	20000142 	.word	0x20000142
 8002898:	20000148 	.word	0x20000148
 800289c:	20000238 	.word	0x20000238
 80028a0:	2000030c 	.word	0x2000030c
 80028a4:	20000367 	.word	0x20000367

	case SwingExtension:
		CM_state_loadCells = state_loadCells[SwingExtension];
 80028a8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80028ac:	4b5e      	ldr	r3, [pc, #376]	; (8002a28 <RunStateMachine+0x584>)
 80028ae:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[SwingExtension];
 80028b0:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80028b4:	4b5d      	ldr	r3, [pc, #372]	; (8002a2c <RunStateMachine+0x588>)
 80028b6:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 80028b8:	4b5d      	ldr	r3, [pc, #372]	; (8002a30 <RunStateMachine+0x58c>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d105      	bne.n	80028cc <RunStateMachine+0x428>
		{
			CM_state_angles = state_angles[Ankle][SwingExtension];
 80028c0:	2204      	movs	r2, #4
 80028c2:	4b5c      	ldr	r3, [pc, #368]	; (8002a34 <RunStateMachine+0x590>)
 80028c4:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][SwingExtension];
 80028c6:	2214      	movs	r2, #20
 80028c8:	4b5b      	ldr	r3, [pc, #364]	; (8002a38 <RunStateMachine+0x594>)
 80028ca:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 80028cc:	4b58      	ldr	r3, [pc, #352]	; (8002a30 <RunStateMachine+0x58c>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d105      	bne.n	80028e0 <RunStateMachine+0x43c>
		{
			CM_state_angles = state_angles[Knee][SwingExtension];
 80028d4:	2230      	movs	r2, #48	; 0x30
 80028d6:	4b57      	ldr	r3, [pc, #348]	; (8002a34 <RunStateMachine+0x590>)
 80028d8:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][SwingExtension];
 80028da:	221e      	movs	r2, #30
 80028dc:	4b56      	ldr	r3, [pc, #344]	; (8002a38 <RunStateMachine+0x594>)
 80028de:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 80028e0:	4b53      	ldr	r3, [pc, #332]	; (8002a30 <RunStateMachine+0x58c>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <RunStateMachine+0x450>
		{
			CM_state_angles = state_angles[Combined][SwingExtension];
 80028e8:	222c      	movs	r2, #44	; 0x2c
 80028ea:	4b52      	ldr	r3, [pc, #328]	; (8002a34 <RunStateMachine+0x590>)
 80028ec:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][SwingExtension];
 80028ee:	2214      	movs	r2, #20
 80028f0:	4b51      	ldr	r3, [pc, #324]	; (8002a38 <RunStateMachine+0x594>)
 80028f2:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 80028f4:	4b51      	ldr	r3, [pc, #324]	; (8002a3c <RunStateMachine+0x598>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d029      	beq.n	8002950 <RunStateMachine+0x4ac>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 80028fc:	4b4c      	ldr	r3, [pc, #304]	; (8002a30 <RunStateMachine+0x58c>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <RunStateMachine+0x468>
 8002904:	4b4a      	ldr	r3, [pc, #296]	; (8002a30 <RunStateMachine+0x58c>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d10c      	bne.n	8002926 <RunStateMachine+0x482>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.SwingExtCtrl.kd;
 800290c:	4b4c      	ldr	r3, [pc, #304]	; (8002a40 <RunStateMachine+0x59c>)
 800290e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002910:	4a4b      	ldr	r2, [pc, #300]	; (8002a40 <RunStateMachine+0x59c>)
 8002912:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.SwingExtCtrl.kp;
 8002914:	4b4a      	ldr	r3, [pc, #296]	; (8002a40 <RunStateMachine+0x59c>)
 8002916:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002918:	4a49      	ldr	r2, [pc, #292]	; (8002a40 <RunStateMachine+0x59c>)
 800291a:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.SwingExtCtrl.position;
 800291c:	4b48      	ldr	r3, [pc, #288]	; (8002a40 <RunStateMachine+0x59c>)
 800291e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002922:	4a47      	ldr	r2, [pc, #284]	; (8002a40 <RunStateMachine+0x59c>)
 8002924:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002926:	4b42      	ldr	r3, [pc, #264]	; (8002a30 <RunStateMachine+0x58c>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d003      	beq.n	8002936 <RunStateMachine+0x492>
 800292e:	4b40      	ldr	r3, [pc, #256]	; (8002a30 <RunStateMachine+0x58c>)
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d10c      	bne.n	8002950 <RunStateMachine+0x4ac>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.SwingExtCtrl.kd;
 8002936:	4b43      	ldr	r3, [pc, #268]	; (8002a44 <RunStateMachine+0x5a0>)
 8002938:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800293a:	4a42      	ldr	r2, [pc, #264]	; (8002a44 <RunStateMachine+0x5a0>)
 800293c:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.SwingExtCtrl.kp;
 800293e:	4b41      	ldr	r3, [pc, #260]	; (8002a44 <RunStateMachine+0x5a0>)
 8002940:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002942:	4a40      	ldr	r2, [pc, #256]	; (8002a44 <RunStateMachine+0x5a0>)
 8002944:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.SwingExtCtrl.position;
 8002946:	4b3f      	ldr	r3, [pc, #252]	; (8002a44 <RunStateMachine+0x5a0>)
 8002948:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800294c:	4a3d      	ldr	r2, [pc, #244]	; (8002a44 <RunStateMachine+0x5a0>)
 800294e:	61d3      	str	r3, [r2, #28]
			}
		}

		if(CM_footSpeed < 0.0f)
 8002950:	4b3d      	ldr	r3, [pc, #244]	; (8002a48 <RunStateMachine+0x5a4>)
 8002952:	edd3 7a00 	vldr	s15, [r3]
 8002956:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	d400      	bmi.n	8002962 <RunStateMachine+0x4be>
			state = SwingDescension;

		break;
 8002960:	e05c      	b.n	8002a1c <RunStateMachine+0x578>
			state = SwingDescension;
 8002962:	4b3a      	ldr	r3, [pc, #232]	; (8002a4c <RunStateMachine+0x5a8>)
 8002964:	2205      	movs	r2, #5
 8002966:	701a      	strb	r2, [r3, #0]
		break;
 8002968:	e058      	b.n	8002a1c <RunStateMachine+0x578>

	case SwingDescension:
		CM_state_loadCells = state_loadCells[SwingDescension];
 800296a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800296e:	4b2e      	ldr	r3, [pc, #184]	; (8002a28 <RunStateMachine+0x584>)
 8002970:	801a      	strh	r2, [r3, #0]
		CM_state_speeds = state_speeds[SwingDescension];
 8002972:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002976:	4b2d      	ldr	r3, [pc, #180]	; (8002a2c <RunStateMachine+0x588>)
 8002978:	801a      	strh	r2, [r3, #0]

		if(Device.Joint == Ankle)
 800297a:	4b2d      	ldr	r3, [pc, #180]	; (8002a30 <RunStateMachine+0x58c>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d105      	bne.n	800298e <RunStateMachine+0x4ea>
		{
			CM_state_angles = state_angles[Ankle][SwingDescension];
 8002982:	220a      	movs	r2, #10
 8002984:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <RunStateMachine+0x590>)
 8002986:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Ankle][SwingDescension];
 8002988:	2232      	movs	r2, #50	; 0x32
 800298a:	4b2b      	ldr	r3, [pc, #172]	; (8002a38 <RunStateMachine+0x594>)
 800298c:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Knee)
 800298e:	4b28      	ldr	r3, [pc, #160]	; (8002a30 <RunStateMachine+0x58c>)
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d105      	bne.n	80029a2 <RunStateMachine+0x4fe>
		{
			CM_state_angles = state_angles[Knee][SwingDescension];
 8002996:	223c      	movs	r2, #60	; 0x3c
 8002998:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <RunStateMachine+0x590>)
 800299a:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Knee][SwingDescension];
 800299c:	2232      	movs	r2, #50	; 0x32
 800299e:	4b26      	ldr	r3, [pc, #152]	; (8002a38 <RunStateMachine+0x594>)
 80029a0:	701a      	strb	r2, [r3, #0]
		}
		if(Device.Joint == Combined)
 80029a2:	4b23      	ldr	r3, [pc, #140]	; (8002a30 <RunStateMachine+0x58c>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d105      	bne.n	80029b6 <RunStateMachine+0x512>
		{
			CM_state_angles = state_angles[Combined][SwingDescension];
 80029aa:	223c      	movs	r2, #60	; 0x3c
 80029ac:	4b21      	ldr	r3, [pc, #132]	; (8002a34 <RunStateMachine+0x590>)
 80029ae:	701a      	strb	r2, [r3, #0]
			CM_state_torques = state_torques[Combined][SwingDescension];
 80029b0:	2232      	movs	r2, #50	; 0x32
 80029b2:	4b21      	ldr	r3, [pc, #132]	; (8002a38 <RunStateMachine+0x594>)
 80029b4:	701a      	strb	r2, [r3, #0]
		}

		if(testProgram != ImpedanceControl)
 80029b6:	4b21      	ldr	r3, [pc, #132]	; (8002a3c <RunStateMachine+0x598>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d02d      	beq.n	8002a1a <RunStateMachine+0x576>
		{
			if((Device.Joint == Ankle) || (Device.Joint == Combined))
 80029be:	4b1c      	ldr	r3, [pc, #112]	; (8002a30 <RunStateMachine+0x58c>)
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <RunStateMachine+0x52a>
 80029c6:	4b1a      	ldr	r3, [pc, #104]	; (8002a30 <RunStateMachine+0x58c>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d10e      	bne.n	80029ec <RunStateMachine+0x548>
			{
				CM_AnkleJoint.ProsCtrl.kd = CM_AnkleJoint.SwingDescCtrl.kd;
 80029ce:	4b1c      	ldr	r3, [pc, #112]	; (8002a40 <RunStateMachine+0x59c>)
 80029d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029d4:	4a1a      	ldr	r2, [pc, #104]	; (8002a40 <RunStateMachine+0x59c>)
 80029d6:	6153      	str	r3, [r2, #20]
				CM_AnkleJoint.ProsCtrl.kp = CM_AnkleJoint.SwingDescCtrl.kp;
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <RunStateMachine+0x59c>)
 80029da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029de:	4a18      	ldr	r2, [pc, #96]	; (8002a40 <RunStateMachine+0x59c>)
 80029e0:	6193      	str	r3, [r2, #24]
				CM_AnkleJoint.ProsCtrl.position = CM_AnkleJoint.SwingDescCtrl.position;
 80029e2:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <RunStateMachine+0x59c>)
 80029e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e8:	4a15      	ldr	r2, [pc, #84]	; (8002a40 <RunStateMachine+0x59c>)
 80029ea:	61d3      	str	r3, [r2, #28]
			}
			if((Device.Joint == Knee) || (Device.Joint == Combined))
 80029ec:	4b10      	ldr	r3, [pc, #64]	; (8002a30 <RunStateMachine+0x58c>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d003      	beq.n	80029fc <RunStateMachine+0x558>
 80029f4:	4b0e      	ldr	r3, [pc, #56]	; (8002a30 <RunStateMachine+0x58c>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d10e      	bne.n	8002a1a <RunStateMachine+0x576>
			{
				CM_KneeJoint.ProsCtrl.kd = CM_KneeJoint.SwingDescCtrl.kd;
 80029fc:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <RunStateMachine+0x5a0>)
 80029fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a02:	4a10      	ldr	r2, [pc, #64]	; (8002a44 <RunStateMachine+0x5a0>)
 8002a04:	6153      	str	r3, [r2, #20]
				CM_KneeJoint.ProsCtrl.kp = CM_KneeJoint.SwingDescCtrl.kp;
 8002a06:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <RunStateMachine+0x5a0>)
 8002a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a0c:	4a0d      	ldr	r2, [pc, #52]	; (8002a44 <RunStateMachine+0x5a0>)
 8002a0e:	6193      	str	r3, [r2, #24]
				CM_KneeJoint.ProsCtrl.position = CM_KneeJoint.SwingDescCtrl.position;
 8002a10:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <RunStateMachine+0x5a0>)
 8002a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a16:	4a0b      	ldr	r2, [pc, #44]	; (8002a44 <RunStateMachine+0x5a0>)
 8002a18:	61d3      	str	r3, [r2, #28]
		}

//		if(CM_LoadCell.Filtered.bot[0] < CM_LoadCell.intoStanceThreshold) ??
//			state = EarlyStance;

		break;
 8002a1a:	bf00      	nop
	}
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	20000234 	.word	0x20000234
 8002a2c:	20000232 	.word	0x20000232
 8002a30:	20000140 	.word	0x20000140
 8002a34:	20000230 	.word	0x20000230
 8002a38:	20000231 	.word	0x20000231
 8002a3c:	20000142 	.word	0x20000142
 8002a40:	20000148 	.word	0x20000148
 8002a44:	20000238 	.word	0x20000238
 8002a48:	20000350 	.word	0x20000350
 8002a4c:	20000367 	.word	0x20000367

08002a50 <CheckMotorCalls>:

static void CheckMotorCalls(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
	if((Device.Joint == Ankle) || (Device.Joint == Combined))
 8002a56:	4b2b      	ldr	r3, [pc, #172]	; (8002b04 <CheckMotorCalls+0xb4>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <CheckMotorCalls+0x16>
 8002a5e:	4b29      	ldr	r3, [pc, #164]	; (8002b04 <CheckMotorCalls+0xb4>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d125      	bne.n	8002ab2 <CheckMotorCalls+0x62>
	{
		static uint8_t missedAnkleMotorCalls = 0;
		if(CM_AnkleJoint.motorDataReceived)
 8002a66:	4b28      	ldr	r3, [pc, #160]	; (8002b08 <CheckMotorCalls+0xb8>)
 8002a68:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00a      	beq.n	8002a86 <CheckMotorCalls+0x36>
		{
			missedAnkleMotorCalls = 0;
 8002a70:	4b26      	ldr	r3, [pc, #152]	; (8002b0c <CheckMotorCalls+0xbc>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	701a      	strb	r2, [r3, #0]
			CM_AnkleJoint.motorDataReceived = 0;
 8002a76:	4b24      	ldr	r3, [pc, #144]	; (8002b08 <CheckMotorCalls+0xb8>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
			ServiceMotor(AnkleIndex);
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f000 f84a 	bl	8002b18 <ServiceMotor>
 8002a84:	e005      	b.n	8002a92 <CheckMotorCalls+0x42>
		}
		else
			missedAnkleMotorCalls++;
 8002a86:	4b21      	ldr	r3, [pc, #132]	; (8002b0c <CheckMotorCalls+0xbc>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4b1f      	ldr	r3, [pc, #124]	; (8002b0c <CheckMotorCalls+0xbc>)
 8002a90:	701a      	strb	r2, [r3, #0]

		if(missedAnkleMotorCalls >= 5)
 8002a92:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <CheckMotorCalls+0xbc>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d90b      	bls.n	8002ab2 <CheckMotorCalls+0x62>
		{
			uint32_t txMailbox;
			AKxx_x_EnterMotorCtrlMode(AnkleIndex, &txMailbox);
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	f000 fdde 	bl	8003660 <AKxx_x_EnterMotorCtrlMode>
				if(missedAnkleMotorCalls >= 10)
 8002aa4:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <CheckMotorCalls+0xbc>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b09      	cmp	r3, #9
 8002aaa:	d902      	bls.n	8002ab2 <CheckMotorCalls+0x62>
					ErrorHandler(AnkleMotorError);
 8002aac:	2002      	movs	r0, #2
 8002aae:	f7ff f991 	bl	8001dd4 <ErrorHandler>
		}
	}
	if((Device.Joint == Knee) || (Device.Joint == Combined))
 8002ab2:	4b14      	ldr	r3, [pc, #80]	; (8002b04 <CheckMotorCalls+0xb4>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d003      	beq.n	8002ac2 <CheckMotorCalls+0x72>
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <CheckMotorCalls+0xb4>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d11c      	bne.n	8002afc <CheckMotorCalls+0xac>
	{
		static uint8_t missedKneeMotorCalls = 0;
		if(CM_KneeJoint.motorDataReceived)
 8002ac2:	4b13      	ldr	r3, [pc, #76]	; (8002b10 <CheckMotorCalls+0xc0>)
 8002ac4:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00a      	beq.n	8002ae2 <CheckMotorCalls+0x92>
		{
			missedKneeMotorCalls = 0;
 8002acc:	4b11      	ldr	r3, [pc, #68]	; (8002b14 <CheckMotorCalls+0xc4>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
			CM_KneeJoint.motorDataReceived = 0;
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <CheckMotorCalls+0xc0>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
			ServiceMotor(KneeIndex);
 8002ada:	2001      	movs	r0, #1
 8002adc:	f000 f81c 	bl	8002b18 <ServiceMotor>
 8002ae0:	e005      	b.n	8002aee <CheckMotorCalls+0x9e>
		}
		else
			missedKneeMotorCalls++;
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	; (8002b14 <CheckMotorCalls+0xc4>)
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	4b0a      	ldr	r3, [pc, #40]	; (8002b14 <CheckMotorCalls+0xc4>)
 8002aec:	701a      	strb	r2, [r3, #0]

		if(missedKneeMotorCalls >= 5)
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <CheckMotorCalls+0xc4>)
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d902      	bls.n	8002afc <CheckMotorCalls+0xac>
			ErrorHandler(KneeMotorError);
 8002af6:	2005      	movs	r0, #5
 8002af8:	f7ff f96c 	bl	8001dd4 <ErrorHandler>
	}
}
 8002afc:	bf00      	nop
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20000140 	.word	0x20000140
 8002b08:	20000148 	.word	0x20000148
 8002b0c:	20000368 	.word	0x20000368
 8002b10:	20000238 	.word	0x20000238
 8002b14:	20000369 	.word	0x20000369

08002b18 <ServiceMotor>:

static void ServiceMotor(DeviceIndex_e deviceIndex)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
	static uint8_t firstCall = 1;
	if(firstCall)
 8002b22:	4b94      	ldr	r3, [pc, #592]	; (8002d74 <ServiceMotor+0x25c>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <ServiceMotor+0x1e>
	{
		firstCall = 0;
 8002b2a:	4b92      	ldr	r3, [pc, #584]	; (8002d74 <ServiceMotor+0x25c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
		ActivateLED(Green);
 8002b30:	2002      	movs	r0, #2
 8002b32:	f7ff f8f5 	bl	8001d20 <ActivateLED>
	}

	if(deviceIndex == AnkleIndex)
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f040 808e 	bne.w	8002c5a <ServiceMotor+0x142>
	{
		if(MotorRxData[AnkleIndex].error)
 8002b3e:	4b8e      	ldr	r3, [pc, #568]	; (8002d78 <ServiceMotor+0x260>)
 8002b40:	7c1b      	ldrb	r3, [r3, #16]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <ServiceMotor+0x34>
			ErrorHandler(AnkleMotorError);
 8002b46:	2002      	movs	r0, #2
 8002b48:	f7ff f944 	bl	8001dd4 <ErrorHandler>

		CM_AnkleJoint.position = -MotorRxData[deviceIndex].position / ANKLE_GEAR_RATIO * RAD_TO_DEG - ANKLE_POSITION_OFFSET_FROM_PLANARFLEXION_BUMPER;
 8002b4c:	79fa      	ldrb	r2, [r7, #7]
 8002b4e:	498a      	ldr	r1, [pc, #552]	; (8002d78 <ServiceMotor+0x260>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	edd3 7a00 	vldr	s15, [r3]
 8002b60:	eeb1 7a67 	vneg.f32	s14, s15
 8002b64:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002b68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b6c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8002d7c <ServiceMotor+0x264>
 8002b70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b74:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8002b78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b7c:	4b80      	ldr	r3, [pc, #512]	; (8002d80 <ServiceMotor+0x268>)
 8002b7e:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
		CM_AnkleJoint.speed = -MotorRxData[deviceIndex].speed / ANKLE_GEAR_RATIO * RAD_TO_DEG;
 8002b82:	79fa      	ldrb	r2, [r7, #7]
 8002b84:	497c      	ldr	r1, [pc, #496]	; (8002d78 <ServiceMotor+0x260>)
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	3308      	adds	r3, #8
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	eeb1 7a67 	vneg.f32	s14, s15
 8002b9a:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ba2:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8002d7c <ServiceMotor+0x264>
 8002ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002baa:	4b75      	ldr	r3, [pc, #468]	; (8002d80 <ServiceMotor+0x268>)
 8002bac:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		CM_AnkleJoint.torque = -MotorRxData[deviceIndex].torque * ANKLE_GEAR_RATIO ;
 8002bb0:	79fa      	ldrb	r2, [r7, #7]
 8002bb2:	4971      	ldr	r1, [pc, #452]	; (8002d78 <ServiceMotor+0x260>)
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	330c      	adds	r3, #12
 8002bc0:	edd3 7a00 	vldr	s15, [r3]
 8002bc4:	eef1 7a67 	vneg.f32	s15, s15
 8002bc8:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8002bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd0:	4b6b      	ldr	r3, [pc, #428]	; (8002d80 <ServiceMotor+0x268>)
 8002bd2:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

		uint32_t txMailbox;
		if((testProgram == None) || (testProgram == ImpedanceControl))
 8002bd6:	4b6b      	ldr	r3, [pc, #428]	; (8002d84 <ServiceMotor+0x26c>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <ServiceMotor+0xce>
 8002bde:	4b69      	ldr	r3, [pc, #420]	; (8002d84 <ServiceMotor+0x26c>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d12a      	bne.n	8002c3c <ServiceMotor+0x124>
		{
			MotorTxData.kd = CM_AnkleJoint.ProsCtrl.kd;
 8002be6:	4b66      	ldr	r3, [pc, #408]	; (8002d80 <ServiceMotor+0x268>)
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	4a67      	ldr	r2, [pc, #412]	; (8002d88 <ServiceMotor+0x270>)
 8002bec:	6013      	str	r3, [r2, #0]
			MotorTxData.kp = CM_AnkleJoint.ProsCtrl.kp;
 8002bee:	4b64      	ldr	r3, [pc, #400]	; (8002d80 <ServiceMotor+0x268>)
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	4a65      	ldr	r2, [pc, #404]	; (8002d88 <ServiceMotor+0x270>)
 8002bf4:	6053      	str	r3, [r2, #4]
			MotorTxData.position = (-CM_AnkleJoint.ProsCtrl.position - ANKLE_POSITION_OFFSET_FROM_PLANARFLEXION_BUMPER) * ANKLE_GEAR_RATIO * DEG_TO_RAD;
 8002bf6:	4b62      	ldr	r3, [pc, #392]	; (8002d80 <ServiceMotor+0x268>)
 8002bf8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bfc:	eef1 7a67 	vneg.f32	s15, s15
 8002c00:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8002c04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c08:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8002c0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c10:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002d8c <ServiceMotor+0x274>
 8002c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c18:	4b5b      	ldr	r3, [pc, #364]	; (8002d88 <ServiceMotor+0x270>)
 8002c1a:	edc3 7a02 	vstr	s15, [r3, #8]

			if(AKxx_x_WriteMotor(deviceIndex, &MotorTxData, &txMailbox))
 8002c1e:	f107 020c 	add.w	r2, r7, #12
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	4958      	ldr	r1, [pc, #352]	; (8002d88 <ServiceMotor+0x270>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 fcfa 	bl	8003620 <AKxx_x_WriteMotor>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 809c 	beq.w	8002d6c <ServiceMotor+0x254>
				ErrorHandler(AnkleMotorError);
 8002c34:	2002      	movs	r0, #2
 8002c36:	f7ff f8cd 	bl	8001dd4 <ErrorHandler>
			if(AKxx_x_WriteMotor(deviceIndex, &MotorTxData, &txMailbox))
 8002c3a:	e097      	b.n	8002d6c <ServiceMotor+0x254>
		}
		else
			if(AKxx_x_EnterMotorCtrlMode(deviceIndex, &txMailbox))
 8002c3c:	f107 020c 	add.w	r2, r7, #12
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 fd0b 	bl	8003660 <AKxx_x_EnterMotorCtrlMode>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f000 808d 	beq.w	8002d6c <ServiceMotor+0x254>
				ErrorHandler(AnkleMotorError);
 8002c52:	2002      	movs	r0, #2
 8002c54:	f7ff f8be 	bl	8001dd4 <ErrorHandler>
		}
		else
			if(AKxx_x_EnterMotorCtrlMode(deviceIndex, &txMailbox))
				ErrorHandler(KneeMotorError);
	}
}
 8002c58:	e088      	b.n	8002d6c <ServiceMotor+0x254>
	else if(deviceIndex == KneeIndex)
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	f040 8085 	bne.w	8002d6c <ServiceMotor+0x254>
		if(MotorRxData[KneeIndex].error)
 8002c62:	4b45      	ldr	r3, [pc, #276]	; (8002d78 <ServiceMotor+0x260>)
 8002c64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <ServiceMotor+0x15a>
			ErrorHandler(KneeMotorError);
 8002c6c:	2005      	movs	r0, #5
 8002c6e:	f7ff f8b1 	bl	8001dd4 <ErrorHandler>
		CM_KneeJoint.position = MotorRxData[deviceIndex].position / KNEE_GEAR_RATIO * RAD_TO_DEG - KNEE_POSITION_OFFSET_FROM_EXTENSION_BUMPER;
 8002c72:	79fa      	ldrb	r2, [r7, #7]
 8002c74:	4940      	ldr	r1, [pc, #256]	; (8002d78 <ServiceMotor+0x260>)
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	3304      	adds	r3, #4
 8002c82:	ed93 7a00 	vldr	s14, [r3]
 8002c86:	eddf 6a42 	vldr	s13, [pc, #264]	; 8002d90 <ServiceMotor+0x278>
 8002c8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c8e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002d7c <ServiceMotor+0x264>
 8002c92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c96:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c9e:	4b3d      	ldr	r3, [pc, #244]	; (8002d94 <ServiceMotor+0x27c>)
 8002ca0:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
		CM_KneeJoint.speed = MotorRxData[deviceIndex].speed / KNEE_GEAR_RATIO * RAD_TO_DEG;
 8002ca4:	79fa      	ldrb	r2, [r7, #7]
 8002ca6:	4934      	ldr	r1, [pc, #208]	; (8002d78 <ServiceMotor+0x260>)
 8002ca8:	4613      	mov	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	3308      	adds	r3, #8
 8002cb4:	ed93 7a00 	vldr	s14, [r3]
 8002cb8:	eddf 6a35 	vldr	s13, [pc, #212]	; 8002d90 <ServiceMotor+0x278>
 8002cbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cc0:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002d7c <ServiceMotor+0x264>
 8002cc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc8:	4b32      	ldr	r3, [pc, #200]	; (8002d94 <ServiceMotor+0x27c>)
 8002cca:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
		CM_KneeJoint.torque = MotorRxData[deviceIndex].torque * KNEE_GEAR_RATIO ;
 8002cce:	79fa      	ldrb	r2, [r7, #7]
 8002cd0:	4929      	ldr	r1, [pc, #164]	; (8002d78 <ServiceMotor+0x260>)
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	440b      	add	r3, r1
 8002cdc:	330c      	adds	r3, #12
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002d90 <ServiceMotor+0x278>
 8002ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cea:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <ServiceMotor+0x27c>)
 8002cec:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		if((testProgram == None) || (testProgram == ImpedanceControl))
 8002cf0:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <ServiceMotor+0x26c>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d003      	beq.n	8002d00 <ServiceMotor+0x1e8>
 8002cf8:	4b22      	ldr	r3, [pc, #136]	; (8002d84 <ServiceMotor+0x26c>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d127      	bne.n	8002d50 <ServiceMotor+0x238>
			MotorTxData.kd = CM_KneeJoint.ProsCtrl.kd;
 8002d00:	4b24      	ldr	r3, [pc, #144]	; (8002d94 <ServiceMotor+0x27c>)
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	4a20      	ldr	r2, [pc, #128]	; (8002d88 <ServiceMotor+0x270>)
 8002d06:	6013      	str	r3, [r2, #0]
			MotorTxData.kp = CM_KneeJoint.ProsCtrl.kp;
 8002d08:	4b22      	ldr	r3, [pc, #136]	; (8002d94 <ServiceMotor+0x27c>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	4a1e      	ldr	r2, [pc, #120]	; (8002d88 <ServiceMotor+0x270>)
 8002d0e:	6053      	str	r3, [r2, #4]
			MotorTxData.position = (CM_KneeJoint.ProsCtrl.position - KNEE_POSITION_OFFSET_FROM_EXTENSION_BUMPER) * KNEE_GEAR_RATIO * DEG_TO_RAD;
 8002d10:	4b20      	ldr	r3, [pc, #128]	; (8002d94 <ServiceMotor+0x27c>)
 8002d12:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d16:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d1e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002d90 <ServiceMotor+0x278>
 8002d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d26:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002d8c <ServiceMotor+0x274>
 8002d2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d2e:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <ServiceMotor+0x270>)
 8002d30:	edc3 7a02 	vstr	s15, [r3, #8]
			if(AKxx_x_WriteMotor(deviceIndex, &MotorTxData, &txMailbox))
 8002d34:	f107 0208 	add.w	r2, r7, #8
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	4913      	ldr	r1, [pc, #76]	; (8002d88 <ServiceMotor+0x270>)
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 fc6f 	bl	8003620 <AKxx_x_WriteMotor>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d011      	beq.n	8002d6c <ServiceMotor+0x254>
				ErrorHandler(KneeMotorError);
 8002d48:	2005      	movs	r0, #5
 8002d4a:	f7ff f843 	bl	8001dd4 <ErrorHandler>
			if(AKxx_x_WriteMotor(deviceIndex, &MotorTxData, &txMailbox))
 8002d4e:	e00d      	b.n	8002d6c <ServiceMotor+0x254>
			if(AKxx_x_EnterMotorCtrlMode(deviceIndex, &txMailbox))
 8002d50:	f107 0208 	add.w	r2, r7, #8
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	4611      	mov	r1, r2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 fc81 	bl	8003660 <AKxx_x_EnterMotorCtrlMode>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <ServiceMotor+0x254>
				ErrorHandler(KneeMotorError);
 8002d64:	2005      	movs	r0, #5
 8002d66:	f7ff f835 	bl	8001dd4 <ErrorHandler>
}
 8002d6a:	e7ff      	b.n	8002d6c <ServiceMotor+0x254>
 8002d6c:	bf00      	nop
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	20000001 	.word	0x20000001
 8002d78:	200000d0 	.word	0x200000d0
 8002d7c:	42652ebe 	.word	0x42652ebe
 8002d80:	20000148 	.word	0x20000148
 8002d84:	20000142 	.word	0x20000142
 8002d88:	200000f8 	.word	0x200000f8
 8002d8c:	3c8efa4b 	.word	0x3c8efa4b
 8002d90:	408c0000 	.word	0x408c0000
 8002d94:	20000238 	.word	0x20000238

08002d98 <HAL_SPI_TxCpltCallback>:
/*******************************************************************************
* CALLBACKS
*******************************************************************************/

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	imuReadStarted = 1;
 8002da0:	4b04      	ldr	r3, [pc, #16]	; (8002db4 <HAL_SPI_TxCpltCallback+0x1c>)
 8002da2:	2201      	movs	r2, #1
 8002da4:	701a      	strb	r2, [r3, #0]
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20000143 	.word	0x20000143

08002db8 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
	imuDataReceived = 1;
 8002dc0:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <HAL_SPI_RxCpltCallback+0x1c>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000144 	.word	0x20000144

08002dd8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002dd8:	b5b0      	push	{r4, r5, r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	AKxx_x_ReadData_t temp;
	if(AKxx_x_ReadMotor(CAN_RX_FIFO0, &temp))
 8002de0:	f107 030c 	add.w	r3, r7, #12
 8002de4:	4619      	mov	r1, r3
 8002de6:	2000      	movs	r0, #0
 8002de8:	f000 fc0c 	bl	8003604 <AKxx_x_ReadMotor>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
		ErrorHandler(MotorReadError);
 8002df2:	2006      	movs	r0, #6
 8002df4:	f7fe ffee 	bl	8001dd4 <ErrorHandler>

	CM_AnkleJoint.motorDataReceived = 1;
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	memcpy(&MotorRxData[AnkleIndex], &temp, sizeof(AKxx_x_ReadData_t));
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8002e02:	461d      	mov	r5, r3
 8002e04:	f107 040c 	add.w	r4, r7, #12
 8002e08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	602b      	str	r3, [r5, #0]
}
 8002e10:	bf00      	nop
 8002e12:	3720      	adds	r7, #32
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bdb0      	pop	{r4, r5, r7, pc}
 8002e18:	20000148 	.word	0x20000148
 8002e1c:	200000d0 	.word	0x200000d0

08002e20 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e20:	b5b0      	push	{r4, r5, r7, lr}
 8002e22:	b088      	sub	sp, #32
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
	AKxx_x_ReadData_t temp;
	if(AKxx_x_ReadMotor(CAN_RX_FIFO1, &temp))
 8002e28:	f107 030c 	add.w	r3, r7, #12
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	2001      	movs	r0, #1
 8002e30:	f000 fbe8 	bl	8003604 <AKxx_x_ReadMotor>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <HAL_CAN_RxFifo1MsgPendingCallback+0x20>
		ErrorHandler(MotorReadError);
 8002e3a:	2006      	movs	r0, #6
 8002e3c:	f7fe ffca 	bl	8001dd4 <ErrorHandler>

	CM_KneeJoint.motorDataReceived = 1;
 8002e40:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	memcpy(&MotorRxData[KneeIndex], &temp, sizeof(AKxx_x_ReadData_t));
 8002e48:	4b07      	ldr	r3, [pc, #28]	; (8002e68 <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
 8002e4a:	f103 0414 	add.w	r4, r3, #20
 8002e4e:	f107 050c 	add.w	r5, r7, #12
 8002e52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e56:	682b      	ldr	r3, [r5, #0]
 8002e58:	6023      	str	r3, [r4, #0]
}
 8002e5a:	bf00      	nop
 8002e5c:	3720      	adds	r7, #32
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bdb0      	pop	{r4, r5, r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20000238 	.word	0x20000238
 8002e68:	200000d0 	.word	0x200000d0

08002e6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e72:	4a1c      	ldr	r2, [pc, #112]	; (8002ee4 <MX_SPI1_Init+0x78>)
 8002e74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e7e:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e84:	4b16      	ldr	r3, [pc, #88]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e86:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002e8a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e92:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e98:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e9e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002eb8:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002eba:	2207      	movs	r2, #7
 8002ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ebe:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ec4:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002ec6:	2208      	movs	r2, #8
 8002ec8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002eca:	4805      	ldr	r0, [pc, #20]	; (8002ee0 <MX_SPI1_Init+0x74>)
 8002ecc:	f005 fd16 	bl	80088fc <HAL_SPI_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002ed6:	f7fe fe45 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	2000036c 	.word	0x2000036c
 8002ee4:	40013000 	.word	0x40013000

08002ee8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08a      	sub	sp, #40	; 0x28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 0314 	add.w	r3, r7, #20
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a1b      	ldr	r2, [pc, #108]	; (8002f74 <HAL_SPI_MspInit+0x8c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d130      	bne.n	8002f6c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f0a:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f0e:	4a1a      	ldr	r2, [pc, #104]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f14:	6613      	str	r3, [r2, #96]	; 0x60
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f22:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f26:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f28:	f043 0301 	orr.w	r3, r3, #1
 8002f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f2e:	4b12      	ldr	r3, [pc, #72]	; (8002f78 <HAL_SPI_MspInit+0x90>)
 8002f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	60fb      	str	r3, [r7, #12]
 8002f38:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8002f3a:	23e0      	movs	r3, #224	; 0xe0
 8002f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f46:	2303      	movs	r3, #3
 8002f48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f4a:	2305      	movs	r3, #5
 8002f4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4e:	f107 0314 	add.w	r3, r7, #20
 8002f52:	4619      	mov	r1, r3
 8002f54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f58:	f005 fa02 	bl	8008360 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2102      	movs	r1, #2
 8002f60:	2023      	movs	r0, #35	; 0x23
 8002f62:	f005 f978 	bl	8008256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002f66:	2023      	movs	r0, #35	; 0x23
 8002f68:	f005 f991 	bl	800828e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	; 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40013000 	.word	0x40013000
 8002f78:	40021000 	.word	0x40021000

08002f7c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a0a      	ldr	r2, [pc, #40]	; (8002fb4 <HAL_SPI_MspDeInit+0x38>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d10d      	bne.n	8002faa <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <HAL_SPI_MspDeInit+0x3c>)
 8002f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f92:	4a09      	ldr	r2, [pc, #36]	; (8002fb8 <HAL_SPI_MspDeInit+0x3c>)
 8002f94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f98:	6613      	str	r3, [r2, #96]	; 0x60
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, IMU_SCL_Pin|IMU_MISO_Pin|IMU_MOSI_Pin);
 8002f9a:	21e0      	movs	r1, #224	; 0xe0
 8002f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fa0:	f005 fb88 	bl	80086b4 <HAL_GPIO_DeInit>

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8002fa4:	2023      	movs	r0, #35	; 0x23
 8002fa6:	f005 f980 	bl	80082aa <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40013000 	.word	0x40013000
 8002fb8:	40021000 	.word	0x40021000

08002fbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	; (8003000 <HAL_MspInit+0x44>)
 8002fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc6:	4a0e      	ldr	r2, [pc, #56]	; (8003000 <HAL_MspInit+0x44>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	6613      	str	r3, [r2, #96]	; 0x60
 8002fce:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <HAL_MspInit+0x44>)
 8002fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	607b      	str	r3, [r7, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fda:	4b09      	ldr	r3, [pc, #36]	; (8003000 <HAL_MspInit+0x44>)
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fde:	4a08      	ldr	r2, [pc, #32]	; (8003000 <HAL_MspInit+0x44>)
 8002fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe4:	6593      	str	r3, [r2, #88]	; 0x58
 8002fe6:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_MspInit+0x44>)
 8002fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	40021000 	.word	0x40021000

08003004 <LL_LPTIM_ClearFLAG_ARRM>:
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f043 0202 	orr.w	r2, r3, #2
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	605a      	str	r2, [r3, #4]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_LPTIM_IsActiveFlag_ARRM>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b02      	cmp	r3, #2
 8003036:	d101      	bne.n	800303c <LL_LPTIM_IsActiveFlag_ARRM+0x18>
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <LL_LPTIM_IsActiveFlag_ARRM+0x1a>
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800304e:	e7fe      	b.n	800304e <NMI_Handler+0x4>

08003050 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003054:	e7fe      	b.n	8003054 <HardFault_Handler+0x4>

08003056 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800305a:	e7fe      	b.n	800305a <MemManage_Handler+0x4>

0800305c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003060:	e7fe      	b.n	8003060 <BusFault_Handler+0x4>

08003062 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003066:	e7fe      	b.n	8003066 <UsageFault_Handler+0x4>

08003068 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003096:	f004 f915 	bl	80072c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <CAN1_RX0_IRQHandler+0x10>)
 80030a6:	f004 fdb1 	bl	8007c0c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	200000a4 	.word	0x200000a4

080030b4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030b8:	4802      	ldr	r0, [pc, #8]	; (80030c4 <CAN1_RX1_IRQHandler+0x10>)
 80030ba:	f004 fda7 	bl	8007c0c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	200000a4 	.word	0x200000a4

080030c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KNEE_IMU_INT_Pin);
 80030cc:	2020      	movs	r0, #32
 80030ce:	f005 fbfd 	bl	80088cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030dc:	4802      	ldr	r0, [pc, #8]	; (80030e8 <TIM2_IRQHandler+0x10>)
 80030de:	f007 f957 	bl	800a390 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	200003d0 	.word	0x200003d0

080030ec <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80030f0:	4802      	ldr	r0, [pc, #8]	; (80030fc <SPI1_IRQHandler+0x10>)
 80030f2:	f006 fb6d 	bl	80097d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	2000036c 	.word	0x2000036c

08003100 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0

/******************************************************************************
* USER ADDED LPTIM2_IRQHANDLER
******************************************************************************/

	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)
 8003104:	4806      	ldr	r0, [pc, #24]	; (8003120 <LPTIM2_IRQHandler+0x20>)
 8003106:	f7ff ff8d 	bl	8003024 <LL_LPTIM_IsActiveFlag_ARRM>
 800310a:	4603      	mov	r3, r0
 800310c:	2b01      	cmp	r3, #1
 800310e:	d105      	bne.n	800311c <LPTIM2_IRQHandler+0x1c>
	{
		isProsthesisControlRequired = 1;
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <LPTIM2_IRQHandler+0x24>)
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
		LL_LPTIM_ClearFLAG_ARRM(LPTIM2);
 8003116:	4802      	ldr	r0, [pc, #8]	; (8003120 <LPTIM2_IRQHandler+0x20>)
 8003118:	f7ff ff74 	bl	8003004 <LL_LPTIM_ClearFLAG_ARRM>

  /* USER CODE END LPTIM2_IRQn 0 */
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 800311c:	bf00      	nop
 800311e:	bd80      	pop	{r7, pc}
 8003120:	40009400 	.word	0x40009400
 8003124:	200000cc 	.word	0x200000cc

08003128 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800312c:	4b06      	ldr	r3, [pc, #24]	; (8003148 <SystemInit+0x20>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	4a05      	ldr	r2, [pc, #20]	; (8003148 <SystemInit+0x20>)
 8003134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003138:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	e000ed00 	.word	0xe000ed00

0800314c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003152:	f107 0310 	add.w	r3, r7, #16
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]
 800315c:	609a      	str	r2, [r3, #8]
 800315e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003160:	1d3b      	adds	r3, r7, #4
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800316a:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <MX_TIM2_Init+0x98>)
 800316c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003170:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8003172:	4b1c      	ldr	r3, [pc, #112]	; (80031e4 <MX_TIM2_Init+0x98>)
 8003174:	224f      	movs	r2, #79	; 0x4f
 8003176:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003178:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <MX_TIM2_Init+0x98>)
 800317a:	2200      	movs	r2, #0
 800317c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800317e:	4b19      	ldr	r3, [pc, #100]	; (80031e4 <MX_TIM2_Init+0x98>)
 8003180:	f04f 32ff 	mov.w	r2, #4294967295
 8003184:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003186:	4b17      	ldr	r3, [pc, #92]	; (80031e4 <MX_TIM2_Init+0x98>)
 8003188:	2200      	movs	r2, #0
 800318a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800318c:	4b15      	ldr	r3, [pc, #84]	; (80031e4 <MX_TIM2_Init+0x98>)
 800318e:	2200      	movs	r2, #0
 8003190:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003192:	4814      	ldr	r0, [pc, #80]	; (80031e4 <MX_TIM2_Init+0x98>)
 8003194:	f007 f83d 	bl	800a212 <HAL_TIM_Base_Init>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800319e:	f7fe fce1 	bl	8001b64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031a8:	f107 0310 	add.w	r3, r7, #16
 80031ac:	4619      	mov	r1, r3
 80031ae:	480d      	ldr	r0, [pc, #52]	; (80031e4 <MX_TIM2_Init+0x98>)
 80031b0:	f007 fa0d 	bl	800a5ce <HAL_TIM_ConfigClockSource>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80031ba:	f7fe fcd3 	bl	8001b64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031be:	2300      	movs	r3, #0
 80031c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031c6:	1d3b      	adds	r3, r7, #4
 80031c8:	4619      	mov	r1, r3
 80031ca:	4806      	ldr	r0, [pc, #24]	; (80031e4 <MX_TIM2_Init+0x98>)
 80031cc:	f007 fc2e 	bl	800aa2c <HAL_TIMEx_MasterConfigSynchronization>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80031d6:	f7fe fcc5 	bl	8001b64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	3720      	adds	r7, #32
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	200003d0 	.word	0x200003d0

080031e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031f8:	d113      	bne.n	8003222 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031fa:	4b0c      	ldr	r3, [pc, #48]	; (800322c <HAL_TIM_Base_MspInit+0x44>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fe:	4a0b      	ldr	r2, [pc, #44]	; (800322c <HAL_TIM_Base_MspInit+0x44>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	6593      	str	r3, [r2, #88]	; 0x58
 8003206:	4b09      	ldr	r3, [pc, #36]	; (800322c <HAL_TIM_Base_MspInit+0x44>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003212:	2200      	movs	r2, #0
 8003214:	2102      	movs	r1, #2
 8003216:	201c      	movs	r0, #28
 8003218:	f005 f81d 	bl	8008256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800321c:	201c      	movs	r0, #28
 800321e:	f005 f836 	bl	800828e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003222:	bf00      	nop
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	40021000 	.word	0x40021000

08003230 <QuaternionsToYPR>:

	return globalAngle;
}

void QuaternionsToYPR(float r, float i, float j, float k, float *yaw, float *pitch, float *roll)
{
 8003230:	b5b0      	push	{r4, r5, r7, lr}
 8003232:	b08e      	sub	sp, #56	; 0x38
 8003234:	af00      	add	r7, sp, #0
 8003236:	ed87 0a07 	vstr	s0, [r7, #28]
 800323a:	edc7 0a06 	vstr	s1, [r7, #24]
 800323e:	ed87 1a05 	vstr	s2, [r7, #20]
 8003242:	edc7 1a04 	vstr	s3, [r7, #16]
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
	float siny_cosp = 2 * (r * k + i * j);
 800324c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003250:	edd7 7a04 	vldr	s15, [r7, #16]
 8003254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003258:	edd7 6a06 	vldr	s13, [r7, #24]
 800325c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003268:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800326c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float cosy_cosp = 1 - 2 * (j * j + k * k);
 8003270:	edd7 7a05 	vldr	s15, [r7, #20]
 8003274:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003278:	edd7 7a04 	vldr	s15, [r7, #16]
 800327c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003284:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003288:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800328c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003290:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	*yaw = atan2(siny_cosp, cosy_cosp);
 8003294:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003296:	f7fd f8fb 	bl	8000490 <__aeabi_f2d>
 800329a:	4604      	mov	r4, r0
 800329c:	460d      	mov	r5, r1
 800329e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032a0:	f7fd f8f6 	bl	8000490 <__aeabi_f2d>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	ec43 2b11 	vmov	d1, r2, r3
 80032ac:	ec45 4b10 	vmov	d0, r4, r5
 80032b0:	f008 f91b 	bl	800b4ea <atan2>
 80032b4:	ec53 2b10 	vmov	r2, r3, d0
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	f7fd fbf0 	bl	8000aa0 <__aeabi_d2f>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	601a      	str	r2, [r3, #0]

	float sinp = sqrt(1 + 2 * (r * j - i * k));
 80032c6:	ed97 7a07 	vldr	s14, [r7, #28]
 80032ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80032ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d2:	edd7 6a06 	vldr	s13, [r7, #24]
 80032d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80032da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80032e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80032ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ee:	ee17 0a90 	vmov	r0, s15
 80032f2:	f7fd f8cd 	bl	8000490 <__aeabi_f2d>
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	ec43 2b10 	vmov	d0, r2, r3
 80032fe:	f008 f8f6 	bl	800b4ee <sqrt>
 8003302:	ec53 2b10 	vmov	r2, r3, d0
 8003306:	4610      	mov	r0, r2
 8003308:	4619      	mov	r1, r3
 800330a:	f7fd fbc9 	bl	8000aa0 <__aeabi_d2f>
 800330e:	4603      	mov	r3, r0
 8003310:	62fb      	str	r3, [r7, #44]	; 0x2c
	float cosp = sqrt(1 - 2 * (r * j - i * k));
 8003312:	ed97 7a07 	vldr	s14, [r7, #28]
 8003316:	edd7 7a05 	vldr	s15, [r7, #20]
 800331a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003322:	edd7 7a04 	vldr	s15, [r7, #16]
 8003326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800332a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800332e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003332:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333a:	ee17 0a90 	vmov	r0, s15
 800333e:	f7fd f8a7 	bl	8000490 <__aeabi_f2d>
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	ec43 2b10 	vmov	d0, r2, r3
 800334a:	f008 f8d0 	bl	800b4ee <sqrt>
 800334e:	ec53 2b10 	vmov	r2, r3, d0
 8003352:	4610      	mov	r0, r2
 8003354:	4619      	mov	r1, r3
 8003356:	f7fd fba3 	bl	8000aa0 <__aeabi_d2f>
 800335a:	4603      	mov	r3, r0
 800335c:	62bb      	str	r3, [r7, #40]	; 0x28
    *pitch = 2 * atan2(sinp, cosp) - M_PI / 2;
 800335e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003360:	f7fd f896 	bl	8000490 <__aeabi_f2d>
 8003364:	4604      	mov	r4, r0
 8003366:	460d      	mov	r5, r1
 8003368:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800336a:	f7fd f891 	bl	8000490 <__aeabi_f2d>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	ec43 2b11 	vmov	d1, r2, r3
 8003376:	ec45 4b10 	vmov	d0, r4, r5
 800337a:	f008 f8b6 	bl	800b4ea <atan2>
 800337e:	ec51 0b10 	vmov	r0, r1, d0
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	f7fc ff25 	bl	80001d4 <__adddf3>
 800338a:	4602      	mov	r2, r0
 800338c:	460b      	mov	r3, r1
 800338e:	4610      	mov	r0, r2
 8003390:	4619      	mov	r1, r3
 8003392:	a327      	add	r3, pc, #156	; (adr r3, 8003430 <QuaternionsToYPR+0x200>)
 8003394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003398:	f7fc ff1a 	bl	80001d0 <__aeabi_dsub>
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	4610      	mov	r0, r2
 80033a2:	4619      	mov	r1, r3
 80033a4:	f7fd fb7c 	bl	8000aa0 <__aeabi_d2f>
 80033a8:	4602      	mov	r2, r0
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	601a      	str	r2, [r3, #0]

    float sinr_cosp = 2 * (r * i + j * k);
 80033ae:	ed97 7a07 	vldr	s14, [r7, #28]
 80033b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80033b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033ba:	edd7 6a05 	vldr	s13, [r7, #20]
 80033be:	edd7 7a04 	vldr	s15, [r7, #16]
 80033c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033ce:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float cosr_cosp = 1 - 2 * (i * i + j * j);
 80033d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80033d6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80033da:	edd7 7a05 	vldr	s15, [r7, #20]
 80033de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80033e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033f2:	edc7 7a08 	vstr	s15, [r7, #32]
    *roll = atan2(sinr_cosp, cosr_cosp);
 80033f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033f8:	f7fd f84a 	bl	8000490 <__aeabi_f2d>
 80033fc:	4604      	mov	r4, r0
 80033fe:	460d      	mov	r5, r1
 8003400:	6a38      	ldr	r0, [r7, #32]
 8003402:	f7fd f845 	bl	8000490 <__aeabi_f2d>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	ec43 2b11 	vmov	d1, r2, r3
 800340e:	ec45 4b10 	vmov	d0, r4, r5
 8003412:	f008 f86a 	bl	800b4ea <atan2>
 8003416:	ec53 2b10 	vmov	r2, r3, d0
 800341a:	4610      	mov	r0, r2
 800341c:	4619      	mov	r1, r3
 800341e:	f7fd fb3f 	bl	8000aa0 <__aeabi_d2f>
 8003422:	4602      	mov	r2, r0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	601a      	str	r2, [r3, #0]
}
 8003428:	bf00      	nop
 800342a:	3738      	adds	r7, #56	; 0x38
 800342c:	46bd      	mov	sp, r7
 800342e:	bdb0      	pop	{r4, r5, r7, pc}
 8003430:	54442d18 	.word	0x54442d18
 8003434:	3ff921fb 	.word	0x3ff921fb

08003438 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003438:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003470 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800343c:	f7ff fe74 	bl	8003128 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003440:	480c      	ldr	r0, [pc, #48]	; (8003474 <LoopForever+0x6>)
  ldr r1, =_edata
 8003442:	490d      	ldr	r1, [pc, #52]	; (8003478 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003444:	4a0d      	ldr	r2, [pc, #52]	; (800347c <LoopForever+0xe>)
  movs r3, #0
 8003446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003448:	e002      	b.n	8003450 <LoopCopyDataInit>

0800344a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800344a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800344c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800344e:	3304      	adds	r3, #4

08003450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003454:	d3f9      	bcc.n	800344a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003456:	4a0a      	ldr	r2, [pc, #40]	; (8003480 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003458:	4c0a      	ldr	r4, [pc, #40]	; (8003484 <LoopForever+0x16>)
  movs r3, #0
 800345a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800345c:	e001      	b.n	8003462 <LoopFillZerobss>

0800345e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800345e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003460:	3204      	adds	r2, #4

08003462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003464:	d3fb      	bcc.n	800345e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003466:	f007 fe5d 	bl	800b124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800346a:	f7fe f9e5 	bl	8001838 <main>

0800346e <LoopForever>:

LoopForever:
    b LoopForever
 800346e:	e7fe      	b.n	800346e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003470:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003478:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800347c:	0800bda0 	.word	0x0800bda0
  ldr r2, =_sbss
 8003480:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003484:	200013ec 	.word	0x200013ec

08003488 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003488:	e7fe      	b.n	8003488 <ADC1_2_IRQHandler>
	...

0800348c <AKxx_x_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

AKxx_x_Error_e AKxx_x_Init(uint8_t deviceIndex, AKxx_x_Init_t *Device_Init)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b088      	sub	sp, #32
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	6039      	str	r1, [r7, #0]
 8003496:	71fb      	strb	r3, [r7, #7]
	if(deviceIndex >= AKXX_X_NUMBER_OF_DEVICES)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d900      	bls.n	80034a0 <AKxx_x_Init+0x14>
		while(1);
 800349e:	e7fe      	b.n	800349e <AKxx_x_Init+0x12>

	memcpy(&Device[deviceIndex], Device_Init, sizeof(AKxx_x_Init_t));
 80034a0:	79fa      	ldrb	r2, [r7, #7]
 80034a2:	4613      	mov	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	4413      	add	r3, r2
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	4a4e      	ldr	r2, [pc, #312]	; (80035e4 <AKxx_x_Init+0x158>)
 80034ac:	4413      	add	r3, r2
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	601a      	str	r2, [r3, #0]

	if(HAL_CAN_DeactivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING))	// Polling is used for initialization
 80034b4:	2112      	movs	r1, #18
 80034b6:	484c      	ldr	r0, [pc, #304]	; (80035e8 <AKxx_x_Init+0x15c>)
 80034b8:	f004 fb81 	bl	8007bbe <HAL_CAN_DeactivateNotification>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <AKxx_x_Init+0x3a>
		return AKxx_x_InitError;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e089      	b.n	80035da <AKxx_x_Init+0x14e>

	uint32_t txMailbox;
	if(EnterMotorCtrlMode(deviceIndex, &txMailbox))
 80034c6:	f107 021c 	add.w	r2, r7, #28
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	4611      	mov	r1, r2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fa36 	bl	8003940 <EnterMotorCtrlMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <AKxx_x_Init+0x52>
		return AKxx_x_InitError;
 80034da:	2301      	movs	r3, #1
 80034dc:	e07d      	b.n	80035da <AKxx_x_Init+0x14e>
	if(AKxx_x_PollTxMessagePendingWith10msTimeout(txMailbox))
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 f967 	bl	80037b4 <AKxx_x_PollTxMessagePendingWith10msTimeout>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <AKxx_x_Init+0x64>
		return AKxx_x_InitError;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e074      	b.n	80035da <AKxx_x_Init+0x14e>

	AKxx_x_ReadData_t RxData_Float;
	if(AKxx_x_PollMotorReadWith10msTimeout(&RxData_Float))
 80034f0:	f107 0308 	add.w	r3, r7, #8
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 f985 	bl	8003804 <AKxx_x_PollMotorReadWith10msTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <AKxx_x_Init+0x78>
		return AKxx_x_InitError;
 8003500:	2301      	movs	r3, #1
 8003502:	e06a      	b.n	80035da <AKxx_x_Init+0x14e>

	switch(Device[deviceIndex].InitVals.Motor)
 8003504:	79fa      	ldrb	r2, [r7, #7]
 8003506:	4937      	ldr	r1, [pc, #220]	; (80035e4 <AKxx_x_Init+0x158>)
 8003508:	4613      	mov	r3, r2
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	4413      	add	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	440b      	add	r3, r1
 8003512:	3302      	adds	r3, #2
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d002      	beq.n	8003520 <AKxx_x_Init+0x94>
 800351a:	2b01      	cmp	r3, #1
 800351c:	d029      	beq.n	8003572 <AKxx_x_Init+0xe6>
 800351e:	e051      	b.n	80035c4 <AKxx_x_Init+0x138>
	{
	case AK70_10:
		Device[deviceIndex].speedMax = 50.0f;
 8003520:	79fa      	ldrb	r2, [r7, #7]
 8003522:	4930      	ldr	r1, [pc, #192]	; (80035e4 <AKxx_x_Init+0x158>)
 8003524:	4613      	mov	r3, r2
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	4413      	add	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	440b      	add	r3, r1
 800352e:	3304      	adds	r3, #4
 8003530:	4a2e      	ldr	r2, [pc, #184]	; (80035ec <AKxx_x_Init+0x160>)
 8003532:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].speedMin = -50.0f;
 8003534:	79fa      	ldrb	r2, [r7, #7]
 8003536:	492b      	ldr	r1, [pc, #172]	; (80035e4 <AKxx_x_Init+0x158>)
 8003538:	4613      	mov	r3, r2
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	4413      	add	r3, r2
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	440b      	add	r3, r1
 8003542:	3308      	adds	r3, #8
 8003544:	4a2a      	ldr	r2, [pc, #168]	; (80035f0 <AKxx_x_Init+0x164>)
 8003546:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].torqueMax = 25.0f;
 8003548:	79fa      	ldrb	r2, [r7, #7]
 800354a:	4926      	ldr	r1, [pc, #152]	; (80035e4 <AKxx_x_Init+0x158>)
 800354c:	4613      	mov	r3, r2
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	4413      	add	r3, r2
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	440b      	add	r3, r1
 8003556:	330c      	adds	r3, #12
 8003558:	4a26      	ldr	r2, [pc, #152]	; (80035f4 <AKxx_x_Init+0x168>)
 800355a:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].torqueMin = -25.0f;
 800355c:	79fa      	ldrb	r2, [r7, #7]
 800355e:	4921      	ldr	r1, [pc, #132]	; (80035e4 <AKxx_x_Init+0x158>)
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	440b      	add	r3, r1
 800356a:	3310      	adds	r3, #16
 800356c:	4a22      	ldr	r2, [pc, #136]	; (80035f8 <AKxx_x_Init+0x16c>)
 800356e:	601a      	str	r2, [r3, #0]
		break;
 8003570:	e028      	b.n	80035c4 <AKxx_x_Init+0x138>
	case AK80_9:
		Device[deviceIndex].speedMax = 50.0f;
 8003572:	79fa      	ldrb	r2, [r7, #7]
 8003574:	491b      	ldr	r1, [pc, #108]	; (80035e4 <AKxx_x_Init+0x158>)
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	440b      	add	r3, r1
 8003580:	3304      	adds	r3, #4
 8003582:	4a1a      	ldr	r2, [pc, #104]	; (80035ec <AKxx_x_Init+0x160>)
 8003584:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].speedMin = -50.0f;
 8003586:	79fa      	ldrb	r2, [r7, #7]
 8003588:	4916      	ldr	r1, [pc, #88]	; (80035e4 <AKxx_x_Init+0x158>)
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	440b      	add	r3, r1
 8003594:	3308      	adds	r3, #8
 8003596:	4a16      	ldr	r2, [pc, #88]	; (80035f0 <AKxx_x_Init+0x164>)
 8003598:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].torqueMax = 18.0f;
 800359a:	79fa      	ldrb	r2, [r7, #7]
 800359c:	4911      	ldr	r1, [pc, #68]	; (80035e4 <AKxx_x_Init+0x158>)
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	440b      	add	r3, r1
 80035a8:	330c      	adds	r3, #12
 80035aa:	4a14      	ldr	r2, [pc, #80]	; (80035fc <AKxx_x_Init+0x170>)
 80035ac:	601a      	str	r2, [r3, #0]
		Device[deviceIndex].torqueMin = -18.0f;
 80035ae:	79fa      	ldrb	r2, [r7, #7]
 80035b0:	490c      	ldr	r1, [pc, #48]	; (80035e4 <AKxx_x_Init+0x158>)
 80035b2:	4613      	mov	r3, r2
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	4413      	add	r3, r2
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	440b      	add	r3, r1
 80035bc:	3310      	adds	r3, #16
 80035be:	4a10      	ldr	r2, [pc, #64]	; (8003600 <AKxx_x_Init+0x174>)
 80035c0:	601a      	str	r2, [r3, #0]
		break;
 80035c2:	bf00      	nop
	}

	Device[deviceIndex].isInit = 1;
 80035c4:	79fa      	ldrb	r2, [r7, #7]
 80035c6:	4907      	ldr	r1, [pc, #28]	; (80035e4 <AKxx_x_Init+0x158>)
 80035c8:	4613      	mov	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	4413      	add	r3, r2
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	440b      	add	r3, r1
 80035d2:	3314      	adds	r3, #20
 80035d4:	2201      	movs	r2, #1
 80035d6:	701a      	strb	r2, [r3, #0]

	return AKxx_x_NoError;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3720      	adds	r7, #32
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	2000041c 	.word	0x2000041c
 80035e8:	200000a4 	.word	0x200000a4
 80035ec:	42480000 	.word	0x42480000
 80035f0:	c2480000 	.word	0xc2480000
 80035f4:	41c80000 	.word	0x41c80000
 80035f8:	c1c80000 	.word	0xc1c80000
 80035fc:	41900000 	.word	0x41900000
 8003600:	c1900000 	.word	0xc1900000

08003604 <AKxx_x_ReadMotor>:

AKxx_x_Error_e AKxx_x_ReadMotor(uint32_t rxFifo, AKxx_x_ReadData_t *RxData_Float)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
	return ReadData(rxFifo, RxData_Float);
 800360e:	6839      	ldr	r1, [r7, #0]
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 f93d 	bl	8003890 <ReadData>
 8003616:	4603      	mov	r3, r0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <AKxx_x_WriteMotor>:

AKxx_x_Error_e AKxx_x_WriteMotor(uint8_t deviceIndex, AKxx_x_WriteData_t *TxData_Float, uint32_t *txMailbox)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
 800362c:	73fb      	strb	r3, [r7, #15]
	if(!Device[deviceIndex].isInit)
 800362e:	7bfa      	ldrb	r2, [r7, #15]
 8003630:	490a      	ldr	r1, [pc, #40]	; (800365c <AKxx_x_WriteMotor+0x3c>)
 8003632:	4613      	mov	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4413      	add	r3, r2
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	440b      	add	r3, r1
 800363c:	3314      	adds	r3, #20
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d100      	bne.n	8003646 <AKxx_x_WriteMotor+0x26>
		while(1);
 8003644:	e7fe      	b.n	8003644 <AKxx_x_WriteMotor+0x24>

	return WriteData(deviceIndex, TxData_Float, txMailbox);
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	4618      	mov	r0, r3
 800364e:	f000 f93f 	bl	80038d0 <WriteData>
 8003652:	4603      	mov	r3, r0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	2000041c 	.word	0x2000041c

08003660 <AKxx_x_EnterMotorCtrlMode>:

AKxx_x_Error_e AKxx_x_EnterMotorCtrlMode(uint8_t deviceIndex, uint32_t *txMailbox)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	6039      	str	r1, [r7, #0]
 800366a:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 800366c:	79fa      	ldrb	r2, [r7, #7]
 800366e:	490a      	ldr	r1, [pc, #40]	; (8003698 <AKxx_x_EnterMotorCtrlMode+0x38>)
 8003670:	4613      	mov	r3, r2
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	4413      	add	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	440b      	add	r3, r1
 800367a:	3314      	adds	r3, #20
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d100      	bne.n	8003684 <AKxx_x_EnterMotorCtrlMode+0x24>
		while(1);
 8003682:	e7fe      	b.n	8003682 <AKxx_x_EnterMotorCtrlMode+0x22>

	return EnterMotorCtrlMode(deviceIndex, txMailbox);
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	6839      	ldr	r1, [r7, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f000 f959 	bl	8003940 <EnterMotorCtrlMode>
 800368e:	4603      	mov	r3, r0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	2000041c 	.word	0x2000041c

0800369c <AKxx_x_ExitMotorCtrlMode>:

AKxx_x_Error_e AKxx_x_ExitMotorCtrlMode(uint8_t deviceIndex, uint32_t *txMailbox)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08a      	sub	sp, #40	; 0x28
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	6039      	str	r1, [r7, #0]
 80036a6:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 80036a8:	79fa      	ldrb	r2, [r7, #7]
 80036aa:	491c      	ldr	r1, [pc, #112]	; (800371c <AKxx_x_ExitMotorCtrlMode+0x80>)
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	440b      	add	r3, r1
 80036b6:	3314      	adds	r3, #20
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d100      	bne.n	80036c0 <AKxx_x_ExitMotorCtrlMode+0x24>
		while(1);
 80036be:	e7fe      	b.n	80036be <AKxx_x_ExitMotorCtrlMode+0x22>

	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = 8;
 80036c0:	2308      	movs	r3, #8
 80036c2:	623b      	str	r3, [r7, #32]
	TxHeader.ExtId = 0;
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]
	TxHeader.IDE = CAN_ID_STD;
 80036c8:	2300      	movs	r3, #0
 80036ca:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = Device[deviceIndex].InitVals.canId;
 80036d0:	79fa      	ldrb	r2, [r7, #7]
 80036d2:	4912      	ldr	r1, [pc, #72]	; (800371c <AKxx_x_ExitMotorCtrlMode+0x80>)
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	440b      	add	r3, r1
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	613b      	str	r3, [r7, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t txData_uint[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0XFD};
 80036e8:	4a0d      	ldr	r2, [pc, #52]	; (8003720 <AKxx_x_ExitMotorCtrlMode+0x84>)
 80036ea:	f107 0308 	add.w	r3, r7, #8
 80036ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036f2:	e883 0003 	stmia.w	r3, {r0, r1}
	if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData_uint, txMailbox) != HAL_OK)
 80036f6:	f107 0208 	add.w	r2, r7, #8
 80036fa:	f107 0110 	add.w	r1, r7, #16
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	4808      	ldr	r0, [pc, #32]	; (8003724 <AKxx_x_ExitMotorCtrlMode+0x88>)
 8003702:	f004 f808 	bl	8007716 <HAL_CAN_AddTxMessage>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <AKxx_x_ExitMotorCtrlMode+0x74>
		return AKxx_x_ExitMotorCtrlModeError;
 800370c:	2303      	movs	r3, #3
 800370e:	e000      	b.n	8003712 <AKxx_x_ExitMotorCtrlMode+0x76>

	return AKxx_x_NoError;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3728      	adds	r7, #40	; 0x28
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	2000041c 	.word	0x2000041c
 8003720:	0800b858 	.word	0x0800b858
 8003724:	200000a4 	.word	0x200000a4

08003728 <AKxx_x_ZeroMotorPosition>:

AKxx_x_Error_e AKxx_x_ZeroMotorPosition(uint8_t deviceIndex, uint32_t *txMailbox)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08a      	sub	sp, #40	; 0x28
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	6039      	str	r1, [r7, #0]
 8003732:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8003734:	79fa      	ldrb	r2, [r7, #7]
 8003736:	491c      	ldr	r1, [pc, #112]	; (80037a8 <AKxx_x_ZeroMotorPosition+0x80>)
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	440b      	add	r3, r1
 8003742:	3314      	adds	r3, #20
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d100      	bne.n	800374c <AKxx_x_ZeroMotorPosition+0x24>
		while(1);
 800374a:	e7fe      	b.n	800374a <AKxx_x_ZeroMotorPosition+0x22>

	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = 8;
 800374c:	2308      	movs	r3, #8
 800374e:	623b      	str	r3, [r7, #32]
	TxHeader.ExtId = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]
	TxHeader.IDE = CAN_ID_STD;
 8003754:	2300      	movs	r3, #0
 8003756:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA;
 8003758:	2300      	movs	r3, #0
 800375a:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = Device[deviceIndex].InitVals.canId;
 800375c:	79fa      	ldrb	r2, [r7, #7]
 800375e:	4912      	ldr	r1, [pc, #72]	; (80037a8 <AKxx_x_ZeroMotorPosition+0x80>)
 8003760:	4613      	mov	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4413      	add	r3, r2
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	440b      	add	r3, r1
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	613b      	str	r3, [r7, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800376e:	2300      	movs	r3, #0
 8003770:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t txData_uint[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0XFE};
 8003774:	4a0d      	ldr	r2, [pc, #52]	; (80037ac <AKxx_x_ZeroMotorPosition+0x84>)
 8003776:	f107 0308 	add.w	r3, r7, #8
 800377a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800377e:	e883 0003 	stmia.w	r3, {r0, r1}
	if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData_uint, txMailbox) != HAL_OK)
 8003782:	f107 0208 	add.w	r2, r7, #8
 8003786:	f107 0110 	add.w	r1, r7, #16
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	4808      	ldr	r0, [pc, #32]	; (80037b0 <AKxx_x_ZeroMotorPosition+0x88>)
 800378e:	f003 ffc2 	bl	8007716 <HAL_CAN_AddTxMessage>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <AKxx_x_ZeroMotorPosition+0x74>
		return AKxx_x_ZeroMotorPositionError;
 8003798:	2304      	movs	r3, #4
 800379a:	e000      	b.n	800379e <AKxx_x_ZeroMotorPosition+0x76>

	return AKxx_x_NoError;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3728      	adds	r7, #40	; 0x28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	2000041c 	.word	0x2000041c
 80037ac:	0800b860 	.word	0x0800b860
 80037b0:	200000a4 	.word	0x200000a4

080037b4 <AKxx_x_PollTxMessagePendingWith10msTimeout>:

AKxx_x_Error_e AKxx_x_PollTxMessagePendingWith10msTimeout(uint32_t txMailbox)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	uint8_t timeoutOccurred = 1;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
	uint32_t tickStart = HAL_GetTick();
 80037c0:	f003 fd94 	bl	80072ec <HAL_GetTick>
 80037c4:	60b8      	str	r0, [r7, #8]
	while ((HAL_GetTick() - tickStart) < 10U)
 80037c6:	e009      	b.n	80037dc <AKxx_x_PollTxMessagePendingWith10msTimeout+0x28>
	{
		if(!HAL_CAN_IsTxMessagePending(&hcan1, txMailbox))
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	480d      	ldr	r0, [pc, #52]	; (8003800 <AKxx_x_PollTxMessagePendingWith10msTimeout+0x4c>)
 80037cc:	f004 f873 	bl	80078b6 <HAL_CAN_IsTxMessagePending>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d102      	bne.n	80037dc <AKxx_x_PollTxMessagePendingWith10msTimeout+0x28>
		{
			timeoutOccurred = 0;
 80037d6:	2300      	movs	r3, #0
 80037d8:	73fb      	strb	r3, [r7, #15]
			break;
 80037da:	e006      	b.n	80037ea <AKxx_x_PollTxMessagePendingWith10msTimeout+0x36>
	while ((HAL_GetTick() - tickStart) < 10U)
 80037dc:	f003 fd86 	bl	80072ec <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b09      	cmp	r3, #9
 80037e8:	d9ee      	bls.n	80037c8 <AKxx_x_PollTxMessagePendingWith10msTimeout+0x14>
		}
	}

	if(timeoutOccurred)
 80037ea:	7bfb      	ldrb	r3, [r7, #15]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <AKxx_x_PollTxMessagePendingWith10msTimeout+0x40>
		return AKxx_x_PollTxMessagePendingWithTimeoutError;
 80037f0:	2306      	movs	r3, #6
 80037f2:	e000      	b.n	80037f6 <AKxx_x_PollTxMessagePendingWith10msTimeout+0x42>

	return AKxx_x_NoError;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	200000a4 	.word	0x200000a4

08003804 <AKxx_x_PollMotorReadWith10msTimeout>:

AKxx_x_Error_e AKxx_x_PollMotorReadWith10msTimeout(AKxx_x_ReadData_t *RxData_Float)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
	uint8_t timeoutOccurred = 1;
 800380c:	2301      	movs	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
	uint32_t tickStart = HAL_GetTick();
 8003810:	f003 fd6c 	bl	80072ec <HAL_GetTick>
 8003814:	60b8      	str	r0, [r7, #8]
	while ((HAL_GetTick() - tickStart) < 10U)
 8003816:	e023      	b.n	8003860 <AKxx_x_PollMotorReadWith10msTimeout+0x5c>
	{
		if(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0))
 8003818:	2100      	movs	r1, #0
 800381a:	481c      	ldr	r0, [pc, #112]	; (800388c <AKxx_x_PollMotorReadWith10msTimeout+0x88>)
 800381c:	f004 f981 	bl	8007b22 <HAL_CAN_GetRxFifoFillLevel>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00a      	beq.n	800383c <AKxx_x_PollMotorReadWith10msTimeout+0x38>
		{
			timeoutOccurred = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	73fb      	strb	r3, [r7, #15]
			if(ReadData(CAN_RX_FIFO0, RxData_Float))
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	2000      	movs	r0, #0
 800382e:	f000 f82f 	bl	8003890 <ReadData>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d01b      	beq.n	8003870 <AKxx_x_PollMotorReadWith10msTimeout+0x6c>
				return AKxx_x_PollMotorReadWithTimeoutError;
 8003838:	2305      	movs	r3, #5
 800383a:	e022      	b.n	8003882 <AKxx_x_PollMotorReadWith10msTimeout+0x7e>
			break;
		}
		else if(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1))
 800383c:	2101      	movs	r1, #1
 800383e:	4813      	ldr	r0, [pc, #76]	; (800388c <AKxx_x_PollMotorReadWith10msTimeout+0x88>)
 8003840:	f004 f96f 	bl	8007b22 <HAL_CAN_GetRxFifoFillLevel>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <AKxx_x_PollMotorReadWith10msTimeout+0x5c>
		{
			timeoutOccurred = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]
			if(ReadData(CAN_RX_FIFO1, RxData_Float))
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	2001      	movs	r0, #1
 8003852:	f000 f81d 	bl	8003890 <ReadData>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00b      	beq.n	8003874 <AKxx_x_PollMotorReadWith10msTimeout+0x70>
				return AKxx_x_PollMotorReadWithTimeoutError;
 800385c:	2305      	movs	r3, #5
 800385e:	e010      	b.n	8003882 <AKxx_x_PollMotorReadWith10msTimeout+0x7e>
	while ((HAL_GetTick() - tickStart) < 10U)
 8003860:	f003 fd44 	bl	80072ec <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b09      	cmp	r3, #9
 800386c:	d9d4      	bls.n	8003818 <AKxx_x_PollMotorReadWith10msTimeout+0x14>
 800386e:	e002      	b.n	8003876 <AKxx_x_PollMotorReadWith10msTimeout+0x72>
			break;
 8003870:	bf00      	nop
 8003872:	e000      	b.n	8003876 <AKxx_x_PollMotorReadWith10msTimeout+0x72>
			break;
 8003874:	bf00      	nop
		}
	}

	if(timeoutOccurred)
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <AKxx_x_PollMotorReadWith10msTimeout+0x7c>
		return AKxx_x_PollMotorReadWithTimeoutError;
 800387c:	2305      	movs	r3, #5
 800387e:	e000      	b.n	8003882 <AKxx_x_PollMotorReadWith10msTimeout+0x7e>

	return AKxx_x_NoError;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	200000a4 	.word	0x200000a4

08003890 <ReadData>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static AKxx_x_Error_e ReadData(uint32_t rxFifo, AKxx_x_ReadData_t *RxData_Float)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08c      	sub	sp, #48	; 0x30
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t rxData_uint[8];
	if(HAL_CAN_GetRxMessage(&hcan1, rxFifo, &RxHeader, rxData_uint) != HAL_OK)
 800389a:	f107 030c 	add.w	r3, r7, #12
 800389e:	f107 0214 	add.w	r2, r7, #20
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	4809      	ldr	r0, [pc, #36]	; (80038cc <ReadData+0x3c>)
 80038a6:	f004 f82a 	bl	80078fe <HAL_CAN_GetRxMessage>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <ReadData+0x24>
		return AKxx_x_ReadDataError;
 80038b0:	2307      	movs	r3, #7
 80038b2:	e006      	b.n	80038c2 <ReadData+0x32>

	UnpackData(rxData_uint, RxData_Float);
 80038b4:	f107 030c 	add.w	r3, r7, #12
 80038b8:	6839      	ldr	r1, [r7, #0]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 f936 	bl	8003b2c <UnpackData>

	return AKxx_x_NoError;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3730      	adds	r7, #48	; 0x30
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	200000a4 	.word	0x200000a4

080038d0 <WriteData>:

static AKxx_x_Error_e WriteData(uint8_t deviceIndex, AKxx_x_WriteData_t *TxData_Float, uint32_t *txMailbox)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08c      	sub	sp, #48	; 0x30
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
 80038dc:	73fb      	strb	r3, [r7, #15]
	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = 8;
 80038de:	2308      	movs	r3, #8
 80038e0:	62bb      	str	r3, [r7, #40]	; 0x28
	TxHeader.ExtId = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	61fb      	str	r3, [r7, #28]
	TxHeader.IDE = CAN_ID_STD;
 80038e6:	2300      	movs	r3, #0
 80038e8:	623b      	str	r3, [r7, #32]
	TxHeader.RTR = CAN_RTR_DATA;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	; 0x24
	TxHeader.StdId = Device[deviceIndex].InitVals.canId;
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	4911      	ldr	r1, [pc, #68]	; (8003938 <WriteData+0x68>)
 80038f2:	4613      	mov	r3, r2
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	4413      	add	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	440b      	add	r3, r1
 80038fc:	881b      	ldrh	r3, [r3, #0]
 80038fe:	61bb      	str	r3, [r7, #24]
	TxHeader.TransmitGlobalTime = DISABLE;
 8003900:	2300      	movs	r3, #0
 8003902:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	uint8_t txData_uint[8];
	PackData(deviceIndex, TxData_Float, txData_uint);
 8003906:	f107 0210 	add.w	r2, r7, #16
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	68b9      	ldr	r1, [r7, #8]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 f850 	bl	80039b4 <PackData>

	if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData_uint, txMailbox) != HAL_OK)
 8003914:	f107 0210 	add.w	r2, r7, #16
 8003918:	f107 0118 	add.w	r1, r7, #24
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4807      	ldr	r0, [pc, #28]	; (800393c <WriteData+0x6c>)
 8003920:	f003 fef9 	bl	8007716 <HAL_CAN_AddTxMessage>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <WriteData+0x5e>
		return AKxx_x_WriteDataError;
 800392a:	2308      	movs	r3, #8
 800392c:	e000      	b.n	8003930 <WriteData+0x60>

	return AKxx_x_NoError;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3730      	adds	r7, #48	; 0x30
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	2000041c 	.word	0x2000041c
 800393c:	200000a4 	.word	0x200000a4

08003940 <EnterMotorCtrlMode>:

static AKxx_x_Error_e EnterMotorCtrlMode(uint8_t deviceIndex, uint32_t *txMailbox)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	; 0x28
 8003944:	af00      	add	r7, sp, #0
 8003946:	4603      	mov	r3, r0
 8003948:	6039      	str	r1, [r7, #0]
 800394a:	71fb      	strb	r3, [r7, #7]
	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = 8;
 800394c:	2308      	movs	r3, #8
 800394e:	623b      	str	r3, [r7, #32]
	TxHeader.ExtId = 0;
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]
	TxHeader.IDE = CAN_ID_STD;
 8003954:	2300      	movs	r3, #0
 8003956:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA;
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = Device[deviceIndex].InitVals.canId;
 800395c:	79fa      	ldrb	r2, [r7, #7]
 800395e:	4912      	ldr	r1, [pc, #72]	; (80039a8 <EnterMotorCtrlMode+0x68>)
 8003960:	4613      	mov	r3, r2
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	4413      	add	r3, r2
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	440b      	add	r3, r1
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	613b      	str	r3, [r7, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800396e:	2300      	movs	r3, #0
 8003970:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t txData_uint[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0XFC};
 8003974:	4a0d      	ldr	r2, [pc, #52]	; (80039ac <EnterMotorCtrlMode+0x6c>)
 8003976:	f107 0308 	add.w	r3, r7, #8
 800397a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800397e:	e883 0003 	stmia.w	r3, {r0, r1}
	if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData_uint, txMailbox) != HAL_OK)
 8003982:	f107 0208 	add.w	r2, r7, #8
 8003986:	f107 0110 	add.w	r1, r7, #16
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	4808      	ldr	r0, [pc, #32]	; (80039b0 <EnterMotorCtrlMode+0x70>)
 800398e:	f003 fec2 	bl	8007716 <HAL_CAN_AddTxMessage>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <EnterMotorCtrlMode+0x5c>
		return AKxx_x_EnterMotorCtrlModeError;
 8003998:	2302      	movs	r3, #2
 800399a:	e000      	b.n	800399e <EnterMotorCtrlMode+0x5e>

	return AKxx_x_NoError;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3728      	adds	r7, #40	; 0x28
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	2000041c 	.word	0x2000041c
 80039ac:	0800b868 	.word	0x0800b868
 80039b0:	200000a4 	.word	0x200000a4

080039b4 <PackData>:

static void PackData(uint8_t deviceIndex, AKxx_x_WriteData_t *TxData_Float, uint8_t *txData_uint)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b088      	sub	sp, #32
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	73fb      	strb	r3, [r7, #15]
	uint16_t position = FloatToUint(TxData_Float->position, -12.5, 12.5, 16);
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80039c8:	2010      	movs	r0, #16
 80039ca:	eeb2 1a09 	vmov.f32	s2, #41	; 0x41480000  12.5
 80039ce:	eefa 0a09 	vmov.f32	s1, #169	; 0xc1480000 -12.5
 80039d2:	eeb0 0a67 	vmov.f32	s0, s15
 80039d6:	f000 f9a1 	bl	8003d1c <FloatToUint>
 80039da:	4603      	mov	r3, r0
 80039dc:	83fb      	strh	r3, [r7, #30]
	uint16_t speed = FloatToUint(TxData_Float->speed, Device[deviceIndex].speedMin, Device[deviceIndex].speedMax, 12);
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80039e4:	7bfa      	ldrb	r2, [r7, #15]
 80039e6:	494e      	ldr	r1, [pc, #312]	; (8003b20 <PackData+0x16c>)
 80039e8:	4613      	mov	r3, r2
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	4413      	add	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	440b      	add	r3, r1
 80039f2:	3308      	adds	r3, #8
 80039f4:	ed93 7a00 	vldr	s14, [r3]
 80039f8:	7bfa      	ldrb	r2, [r7, #15]
 80039fa:	4949      	ldr	r1, [pc, #292]	; (8003b20 <PackData+0x16c>)
 80039fc:	4613      	mov	r3, r2
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	3304      	adds	r3, #4
 8003a08:	edd3 6a00 	vldr	s13, [r3]
 8003a0c:	200c      	movs	r0, #12
 8003a0e:	eeb0 1a66 	vmov.f32	s2, s13
 8003a12:	eef0 0a47 	vmov.f32	s1, s14
 8003a16:	eeb0 0a67 	vmov.f32	s0, s15
 8003a1a:	f000 f97f 	bl	8003d1c <FloatToUint>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	83bb      	strh	r3, [r7, #28]
	uint16_t torque = FloatToUint(TxData_Float->torque, Device[deviceIndex].torqueMin, Device[deviceIndex].torqueMax, 12);
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a28:	7bfa      	ldrb	r2, [r7, #15]
 8003a2a:	493d      	ldr	r1, [pc, #244]	; (8003b20 <PackData+0x16c>)
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	4413      	add	r3, r2
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	440b      	add	r3, r1
 8003a36:	3310      	adds	r3, #16
 8003a38:	ed93 7a00 	vldr	s14, [r3]
 8003a3c:	7bfa      	ldrb	r2, [r7, #15]
 8003a3e:	4938      	ldr	r1, [pc, #224]	; (8003b20 <PackData+0x16c>)
 8003a40:	4613      	mov	r3, r2
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	4413      	add	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	440b      	add	r3, r1
 8003a4a:	330c      	adds	r3, #12
 8003a4c:	edd3 6a00 	vldr	s13, [r3]
 8003a50:	200c      	movs	r0, #12
 8003a52:	eeb0 1a66 	vmov.f32	s2, s13
 8003a56:	eef0 0a47 	vmov.f32	s1, s14
 8003a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a5e:	f000 f95d 	bl	8003d1c <FloatToUint>
 8003a62:	4603      	mov	r3, r0
 8003a64:	837b      	strh	r3, [r7, #26]
	uint16_t kd = FloatToUint(TxData_Float->kd, 0, 5, 12);
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	edd3 7a00 	vldr	s15, [r3]
 8003a6c:	200c      	movs	r0, #12
 8003a6e:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 8003a72:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8003b24 <PackData+0x170>
 8003a76:	eeb0 0a67 	vmov.f32	s0, s15
 8003a7a:	f000 f94f 	bl	8003d1c <FloatToUint>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	833b      	strh	r3, [r7, #24]
	uint16_t kp = FloatToUint(TxData_Float->kp, 0, 500, 12);
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a88:	200c      	movs	r0, #12
 8003a8a:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8003b28 <PackData+0x174>
 8003a8e:	eddf 0a25 	vldr	s1, [pc, #148]	; 8003b24 <PackData+0x170>
 8003a92:	eeb0 0a67 	vmov.f32	s0, s15
 8003a96:	f000 f941 	bl	8003d1c <FloatToUint>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	82fb      	strh	r3, [r7, #22]

	txData_uint[0] = position >> 8;
 8003a9e:	8bfb      	ldrh	r3, [r7, #30]
 8003aa0:	0a1b      	lsrs	r3, r3, #8
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	701a      	strb	r2, [r3, #0]
	txData_uint[1] = position & 0xFF;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3301      	adds	r3, #1
 8003aae:	8bfa      	ldrh	r2, [r7, #30]
 8003ab0:	b2d2      	uxtb	r2, r2
 8003ab2:	701a      	strb	r2, [r3, #0]
	txData_uint[2] = speed >> 4;
 8003ab4:	8bbb      	ldrh	r3, [r7, #28]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3302      	adds	r3, #2
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	701a      	strb	r2, [r3, #0]
	txData_uint[3] = ((speed & 0x0F) << 4) | (kp >> 8);
 8003ac2:	8bbb      	ldrh	r3, [r7, #28]
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	b25a      	sxtb	r2, r3
 8003ac8:	8afb      	ldrh	r3, [r7, #22]
 8003aca:	0a1b      	lsrs	r3, r3, #8
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	b25b      	sxtb	r3, r3
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	b25a      	sxtb	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3303      	adds	r3, #3
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	701a      	strb	r2, [r3, #0]
	txData_uint[4] = kp & 0xFF;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3304      	adds	r3, #4
 8003ae0:	8afa      	ldrh	r2, [r7, #22]
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]
	txData_uint[5] = kd >> 4;
 8003ae6:	8b3b      	ldrh	r3, [r7, #24]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	3305      	adds	r3, #5
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]
	txData_uint[6] = ((kd & 0x0F) << 4) | (torque >> 8);
 8003af4:	8b3b      	ldrh	r3, [r7, #24]
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	b25a      	sxtb	r2, r3
 8003afa:	8b7b      	ldrh	r3, [r7, #26]
 8003afc:	0a1b      	lsrs	r3, r3, #8
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	b25b      	sxtb	r3, r3
 8003b02:	4313      	orrs	r3, r2
 8003b04:	b25a      	sxtb	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3306      	adds	r3, #6
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	701a      	strb	r2, [r3, #0]
	txData_uint[7] = torque & 0xFF;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3307      	adds	r3, #7
 8003b12:	8b7a      	ldrh	r2, [r7, #26]
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	701a      	strb	r2, [r3, #0]
}
 8003b18:	bf00      	nop
 8003b1a:	3720      	adds	r7, #32
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	2000041c 	.word	0x2000041c
 8003b24:	00000000 	.word	0x00000000
 8003b28:	43fa0000 	.word	0x43fa0000

08003b2c <UnpackData>:

static void UnpackData(uint8_t *rxData_uint, AKxx_x_ReadData_t *RxData_Float)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
	RxData_Float->canId = rxData_uint[0];
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	781a      	ldrb	r2, [r3, #0]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	701a      	strb	r2, [r3, #0]

	uint16_t position = (rxData_uint[1] << 8) | rxData_uint[2];
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3301      	adds	r3, #1
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	b21a      	sxth	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3302      	adds	r3, #2
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	b21b      	sxth	r3, r3
 8003b50:	4313      	orrs	r3, r2
 8003b52:	b21b      	sxth	r3, r3
 8003b54:	81bb      	strh	r3, [r7, #12]
	uint16_t speed = (rxData_uint[3] << 4) | (rxData_uint[4] >> 4);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3303      	adds	r3, #3
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	b21a      	sxth	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3304      	adds	r3, #4
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	b21b      	sxth	r3, r3
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	b21b      	sxth	r3, r3
 8003b70:	817b      	strh	r3, [r7, #10]
	uint16_t torque = ((rxData_uint[4] & 0x0F) << 8) | rxData_uint[5];
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3304      	adds	r3, #4
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003b80:	b21a      	sxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	3305      	adds	r3, #5
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	b21b      	sxth	r3, r3
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	b21b      	sxth	r3, r3
 8003b8e:	813b      	strh	r3, [r7, #8]

	RxData_Float->error = rxData_uint[7];
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	79da      	ldrb	r2, [r3, #7]
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	741a      	strb	r2, [r3, #16]

	uint8_t i;
	for(i = 0; i < AKXX_X_NUMBER_OF_DEVICES; i++)
 8003b98:	2300      	movs	r3, #0
 8003b9a:	73fb      	strb	r3, [r7, #15]
 8003b9c:	e00f      	b.n	8003bbe <UnpackData+0x92>
		if(Device[i].InitVals.canId == RxData_Float->canId)
 8003b9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ba0:	4934      	ldr	r1, [pc, #208]	; (8003c74 <UnpackData+0x148>)
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	4413      	add	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	440b      	add	r3, r1
 8003bac:	881a      	ldrh	r2, [r3, #0]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d006      	beq.n	8003bc6 <UnpackData+0x9a>
	for(i = 0; i < AKXX_X_NUMBER_OF_DEVICES; i++)
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d9ec      	bls.n	8003b9e <UnpackData+0x72>
 8003bc4:	e000      	b.n	8003bc8 <UnpackData+0x9c>
			break;
 8003bc6:	bf00      	nop

	RxData_Float->position = UintToFloat(position, -12.5, 12.5, 16);
 8003bc8:	89bb      	ldrh	r3, [r7, #12]
 8003bca:	2110      	movs	r1, #16
 8003bcc:	eef2 0a09 	vmov.f32	s1, #41	; 0x41480000  12.5
 8003bd0:	eeba 0a09 	vmov.f32	s0, #169	; 0xc1480000 -12.5
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 f84f 	bl	8003c78 <UintToFloat>
 8003bda:	eef0 7a40 	vmov.f32	s15, s0
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	edc3 7a01 	vstr	s15, [r3, #4]
	RxData_Float->speed = UintToFloat(speed, Device[i].speedMin, Device[i].speedMax, 12);
 8003be4:	7bfa      	ldrb	r2, [r7, #15]
 8003be6:	4923      	ldr	r1, [pc, #140]	; (8003c74 <UnpackData+0x148>)
 8003be8:	4613      	mov	r3, r2
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	4413      	add	r3, r2
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	440b      	add	r3, r1
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	edd3 7a00 	vldr	s15, [r3]
 8003bf8:	7bfa      	ldrb	r2, [r7, #15]
 8003bfa:	491e      	ldr	r1, [pc, #120]	; (8003c74 <UnpackData+0x148>)
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	4413      	add	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	440b      	add	r3, r1
 8003c06:	3304      	adds	r3, #4
 8003c08:	ed93 7a00 	vldr	s14, [r3]
 8003c0c:	897b      	ldrh	r3, [r7, #10]
 8003c0e:	210c      	movs	r1, #12
 8003c10:	eef0 0a47 	vmov.f32	s1, s14
 8003c14:	eeb0 0a67 	vmov.f32	s0, s15
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 f82d 	bl	8003c78 <UintToFloat>
 8003c1e:	eef0 7a40 	vmov.f32	s15, s0
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	edc3 7a02 	vstr	s15, [r3, #8]
	RxData_Float->torque = UintToFloat(torque, Device[i].torqueMin, Device[i].torqueMax, 12);
 8003c28:	7bfa      	ldrb	r2, [r7, #15]
 8003c2a:	4912      	ldr	r1, [pc, #72]	; (8003c74 <UnpackData+0x148>)
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	4413      	add	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	440b      	add	r3, r1
 8003c36:	3310      	adds	r3, #16
 8003c38:	edd3 7a00 	vldr	s15, [r3]
 8003c3c:	7bfa      	ldrb	r2, [r7, #15]
 8003c3e:	490d      	ldr	r1, [pc, #52]	; (8003c74 <UnpackData+0x148>)
 8003c40:	4613      	mov	r3, r2
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	4413      	add	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	440b      	add	r3, r1
 8003c4a:	330c      	adds	r3, #12
 8003c4c:	ed93 7a00 	vldr	s14, [r3]
 8003c50:	893b      	ldrh	r3, [r7, #8]
 8003c52:	210c      	movs	r1, #12
 8003c54:	eef0 0a47 	vmov.f32	s1, s14
 8003c58:	eeb0 0a67 	vmov.f32	s0, s15
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f80b 	bl	8003c78 <UintToFloat>
 8003c62:	eef0 7a40 	vmov.f32	s15, s0
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8003c6c:	bf00      	nop
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	2000041c 	.word	0x2000041c

08003c78 <UintToFloat>:

static float UintToFloat(uint16_t x_uint, float xMin_float, float xMax_float, uint8_t nBits)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b089      	sub	sp, #36	; 0x24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c84:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c88:	460a      	mov	r2, r1
 8003c8a:	81fb      	strh	r3, [r7, #14]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	737b      	strb	r3, [r7, #13]
	float offset = xMin_float;
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	61bb      	str	r3, [r7, #24]
	float span = xMax_float - xMin_float;
 8003c94:	ed97 7a01 	vldr	s14, [r7, #4]
 8003c98:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ca0:	edc7 7a05 	vstr	s15, [r7, #20]
	float x_float;
	if(nBits == 12)
 8003ca4:	7b7b      	ldrb	r3, [r7, #13]
 8003ca6:	2b0c      	cmp	r3, #12
 8003ca8:	d113      	bne.n	8003cd2 <UintToFloat+0x5a>
		x_float = (((float)x_uint) * span / 4095.0f) + offset;
 8003caa:	89fb      	ldrh	r3, [r7, #14]
 8003cac:	ee07 3a90 	vmov	s15, r3
 8003cb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cb4:	edd7 7a05 	vldr	s15, [r7, #20]
 8003cb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cbc:	eddf 6a15 	vldr	s13, [pc, #84]	; 8003d14 <UintToFloat+0x9c>
 8003cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cc4:	ed97 7a06 	vldr	s14, [r7, #24]
 8003cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ccc:	edc7 7a07 	vstr	s15, [r7, #28]
 8003cd0:	e015      	b.n	8003cfe <UintToFloat+0x86>
	else if(nBits == 16)
 8003cd2:	7b7b      	ldrb	r3, [r7, #13]
 8003cd4:	2b10      	cmp	r3, #16
 8003cd6:	d112      	bne.n	8003cfe <UintToFloat+0x86>
		x_float = (((float)x_uint) * span / 65535.0f) + offset;
 8003cd8:	89fb      	ldrh	r3, [r7, #14]
 8003cda:	ee07 3a90 	vmov	s15, r3
 8003cde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ce2:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ce6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cea:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003d18 <UintToFloat+0xa0>
 8003cee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cf2:	ed97 7a06 	vldr	s14, [r7, #24]
 8003cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cfa:	edc7 7a07 	vstr	s15, [r7, #28]

	return x_float;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	ee07 3a90 	vmov	s15, r3
}
 8003d04:	eeb0 0a67 	vmov.f32	s0, s15
 8003d08:	3724      	adds	r7, #36	; 0x24
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	457ff000 	.word	0x457ff000
 8003d18:	477fff00 	.word	0x477fff00

08003d1c <FloatToUint>:

static uint16_t FloatToUint(float x_float, float xMin_float, float xMax_float, uint8_t nBits)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b089      	sub	sp, #36	; 0x24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	ed87 0a03 	vstr	s0, [r7, #12]
 8003d26:	edc7 0a02 	vstr	s1, [r7, #8]
 8003d2a:	ed87 1a01 	vstr	s2, [r7, #4]
 8003d2e:	4603      	mov	r3, r0
 8003d30:	70fb      	strb	r3, [r7, #3]
	if(x_float < xMin_float)
 8003d32:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d36:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d42:	d501      	bpl.n	8003d48 <FloatToUint+0x2c>
		x_float = xMin_float;
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	60fb      	str	r3, [r7, #12]
	if(x_float > xMax_float)
 8003d48:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d58:	dd01      	ble.n	8003d5e <FloatToUint+0x42>
		x_float = xMax_float;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	60fb      	str	r3, [r7, #12]

	float offset = xMin_float;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	61bb      	str	r3, [r7, #24]
	float span = xMax_float - xMin_float;
 8003d62:	ed97 7a01 	vldr	s14, [r7, #4]
 8003d66:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d6e:	edc7 7a05 	vstr	s15, [r7, #20]
	uint16_t x_uint;
	if(nBits == 12)
 8003d72:	78fb      	ldrb	r3, [r7, #3]
 8003d74:	2b0c      	cmp	r3, #12
 8003d76:	d113      	bne.n	8003da0 <FloatToUint+0x84>
		x_uint = (uint16_t)((x_float - offset) * 4095.0f / span);
 8003d78:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d84:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003ddc <FloatToUint+0xc0>
 8003d88:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003d8c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d98:	ee17 3a90 	vmov	r3, s15
 8003d9c:	83fb      	strh	r3, [r7, #30]
 8003d9e:	e015      	b.n	8003dcc <FloatToUint+0xb0>
	else if(nBits == 16)
 8003da0:	78fb      	ldrb	r3, [r7, #3]
 8003da2:	2b10      	cmp	r3, #16
 8003da4:	d112      	bne.n	8003dcc <FloatToUint+0xb0>
		x_uint = (uint16_t)((x_float - offset) * 65535.0f / span);
 8003da6:	ed97 7a03 	vldr	s14, [r7, #12]
 8003daa:	edd7 7a06 	vldr	s15, [r7, #24]
 8003dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003db2:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8003de0 <FloatToUint+0xc4>
 8003db6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003dba:	ed97 7a05 	vldr	s14, [r7, #20]
 8003dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dc6:	ee17 3a90 	vmov	r3, s15
 8003dca:	83fb      	strh	r3, [r7, #30]

	return x_uint;
 8003dcc:	8bfb      	ldrh	r3, [r7, #30]
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3724      	adds	r7, #36	; 0x24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	457ff000 	.word	0x457ff000
 8003de0:	477fff00 	.word	0x477fff00

08003de4 <opStart>:
// ------------------------------------------------------------------------
// Private functions

// SH-2 transaction phases
static int opStart(sh2_t *pSh2, const sh2_Op_t *pOp)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
    // return error if another operation already in progress
    if (pSh2->pOp) return SH2_ERR_OP_IN_PROGRESS;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <opStart+0x18>
 8003df6:	f06f 0302 	mvn.w	r3, #2
 8003dfa:	e014      	b.n	8003e26 <opStart+0x42>

    // Establish this operation as the new operation in progress
    pSh2->pOp = pOp;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	61da      	str	r2, [r3, #28]
    pSh2->opStatus = SH2_OK;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	621a      	str	r2, [r3, #32]
    int rc = pOp->start(pSh2);  // Call start method
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	4798      	blx	r3
 8003e10:	60f8      	str	r0, [r7, #12]
    if (rc != SH2_OK) {
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <opStart+0x40>
        // Unregister this operation
        pSh2->opStatus = rc;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	621a      	str	r2, [r3, #32]
        pSh2->pOp = 0;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	61da      	str	r2, [r3, #28]
    }

    return rc;
 8003e24:	68fb      	ldr	r3, [r7, #12]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <opRx>:

static void opRx(sh2_t *pSh2, const uint8_t *payload, uint16_t len)
{ 
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	80fb      	strh	r3, [r7, #6]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	69db      	ldr	r3, [r3, #28]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00b      	beq.n	8003e5c <opRx+0x2e>
        (pSh2->pOp->rx != 0)) {                  // and it has an rx method
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	689b      	ldr	r3, [r3, #8]
    if ((pSh2->pOp != 0) &&                      // An operation is in progress
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d006      	beq.n	8003e5c <opRx+0x2e>
        pSh2->pOp->rx(pSh2, payload, len);  // Call receive method
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	88fa      	ldrh	r2, [r7, #6]
 8003e56:	68b9      	ldr	r1, [r7, #8]
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	4798      	blx	r3
    }
}
 8003e5c:	bf00      	nop
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <opCompleted>:

static int opCompleted(sh2_t *pSh2, int status)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
    // Record status
    pSh2->opStatus = status;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	621a      	str	r2, [r3, #32]

    // Signal that op is done.
    pSh2->pOp = 0;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <opOnReset>:

static void opOnReset(sh2_t *pSh2)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
    if (pSh2->pOp != 0) {
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00f      	beq.n	8003eb8 <opOnReset+0x30>
        if (pSh2->pOp->onReset != 0) {
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <opOnReset+0x26>
            // This operation has its own reset handler so use it.
            pSh2->pOp->onReset(pSh2);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	4798      	blx	r3
        else {
            // No reset handler : abort the operation with SH2_ERR code
            opCompleted(pSh2, SH2_ERR);
        }
    }
}
 8003eac:	e004      	b.n	8003eb8 <opOnReset+0x30>
            opCompleted(pSh2, SH2_ERR);
 8003eae:	f04f 31ff 	mov.w	r1, #4294967295
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7ff ffd6 	bl	8003e64 <opCompleted>
}
 8003eb8:	bf00      	nop
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <getReportLen>:

static uint8_t getReportLen(uint8_t reportId)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	71fb      	strb	r3, [r7, #7]
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60fb      	str	r3, [r7, #12]
 8003ece:	e00f      	b.n	8003ef0 <getReportLen+0x30>
        if (sh2ReportLens[n].id == reportId) {
 8003ed0:	4a0c      	ldr	r2, [pc, #48]	; (8003f04 <getReportLen+0x44>)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8003ed8:	79fa      	ldrb	r2, [r7, #7]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d105      	bne.n	8003eea <getReportLen+0x2a>
            return sh2ReportLens[n].len;
 8003ede:	4a09      	ldr	r2, [pc, #36]	; (8003f04 <getReportLen+0x44>)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	4413      	add	r3, r2
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	e006      	b.n	8003ef8 <getReportLen+0x38>
    for (unsigned n = 0; n < ARRAY_LEN(sh2ReportLens); n++) {
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	3301      	adds	r3, #1
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b2f      	cmp	r3, #47	; 0x2f
 8003ef4:	d9ec      	bls.n	8003ed0 <getReportLen+0x10>
        }
    }

    return 0;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	0800b870 	.word	0x0800b870

08003f08 <sensorhubControlHdlr>:

static void sensorhubControlHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	; 0x28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	603b      	str	r3, [r7, #0]
 8003f14:	4613      	mov	r3, r2
 8003f16:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused.
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	61fb      	str	r3, [r7, #28]

    uint16_t cursor = 0;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t count = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	623b      	str	r3, [r7, #32]
    CommandResp_t * pResp = 0;
 8003f24:	2300      	movs	r3, #0
 8003f26:	61bb      	str	r3, [r7, #24]

    if (len == 0) {
 8003f28:	88fb      	ldrh	r3, [r7, #6]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f040 8094 	bne.w	8004058 <sensorhubControlHdlr+0x150>
        pSh2->emptyPayloads++;
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8003f36:	1c5a      	adds	r2, r3, #1
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
        return;
 8003f3e:	e090      	b.n	8004062 <sensorhubControlHdlr+0x15a>
    }

    while (cursor < len) {
        // Get next report id
        count++;
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	3301      	adds	r3, #1
 8003f44:	623b      	str	r3, [r7, #32]
        uint8_t reportId = payload[cursor];
 8003f46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f48:	68ba      	ldr	r2, [r7, #8]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	75fb      	strb	r3, [r7, #23]

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 8003f50:	7dfb      	ldrb	r3, [r7, #23]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff ffb4 	bl	8003ec0 <getReportLen>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	75bb      	strb	r3, [r7, #22]
        if (reportLen == 0) {
 8003f5c:	7dbb      	ldrb	r3, [r7, #22]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d107      	bne.n	8003f72 <sensorhubControlHdlr+0x6a>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
            return;
 8003f70:	e077      	b.n	8004062 <sensorhubControlHdlr+0x15a>
        }
        else {
            // Check for unsolicited initialize response
            if (reportId == SENSORHUB_COMMAND_RESP) {
 8003f72:	7dfb      	ldrb	r3, [r7, #23]
 8003f74:	2bf1      	cmp	r3, #241	; 0xf1
 8003f76:	d107      	bne.n	8003f88 <sensorhubControlHdlr+0x80>
                pResp = (CommandResp_t *)(payload+cursor);
 8003f78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
                if ((pResp->command == (SH2_CMD_INITIALIZE | SH2_INIT_UNSOLICITED)) &&
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	789b      	ldrb	r3, [r3, #2]
 8003f84:	2b84      	cmp	r3, #132	; 0x84
 8003f86:	e059      	b.n	800403c <sensorhubControlHdlr+0x134>
                    // This is an unsolicited INIT message.
                    // Ignore this.  EXECUTABLE_DEVICE_RESP_RESET_COMPLETE makes it redundant.
                }

            } // Check for Get Feature Response
            else if (reportId == SENSORHUB_GET_FEATURE_RESP) {
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
 8003f8a:	2bfc      	cmp	r3, #252	; 0xfc
 8003f8c:	d156      	bne.n	800403c <sensorhubControlHdlr+0x134>
                if (pSh2->eventCallback) {
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d052      	beq.n	800403c <sensorhubControlHdlr+0x134>
                    GetFeatureResp_t * pGetFeatureResp;
                    pGetFeatureResp = (GetFeatureResp_t *)(payload + cursor);
 8003f96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]

                    sh2AsyncEvent.eventId = SH2_GET_FEATURE_RESP;
 8003f9e:	4b32      	ldr	r3, [pc, #200]	; (8004068 <sensorhubControlHdlr+0x160>)
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	601a      	str	r2, [r3, #0]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorId = pGetFeatureResp->featureReportId;
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	785a      	ldrb	r2, [r3, #1]
 8003fa8:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <sensorhubControlHdlr+0x160>)
 8003faa:	711a      	strb	r2, [r3, #4]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_ENABLED) != 0);
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	789b      	ldrb	r3, [r3, #2]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bf14      	ite	ne
 8003fb8:	2301      	movne	r3, #1
 8003fba:	2300      	moveq	r3, #0
 8003fbc:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityEnabled =
 8003fbe:	4b2a      	ldr	r3, [pc, #168]	; (8004068 <sensorhubControlHdlr+0x160>)
 8003fc0:	721a      	strb	r2, [r3, #8]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
                        ((pGetFeatureResp->flags & FEAT_CHANGE_SENSITIVITY_RELATIVE) != 0);
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	789b      	ldrb	r3, [r3, #2]
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	bf14      	ite	ne
 8003fce:	2301      	movne	r3, #1
 8003fd0:	2300      	moveq	r3, #0
 8003fd2:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivityRelative =
 8003fd4:	4b24      	ldr	r3, [pc, #144]	; (8004068 <sensorhubControlHdlr+0x160>)
 8003fd6:	725a      	strb	r2, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
                        ((pGetFeatureResp->flags & FEAT_WAKE_ENABLED) != 0);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	789b      	ldrb	r3, [r3, #2]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.wakeupEnabled =
 8003fea:	4b1f      	ldr	r3, [pc, #124]	; (8004068 <sensorhubControlHdlr+0x160>)
 8003fec:	729a      	strb	r2, [r3, #10]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
                        ((pGetFeatureResp->flags & FEAT_ALWAYS_ON_ENABLED) != 0);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	789b      	ldrb	r3, [r3, #2]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	bf14      	ite	ne
 8003ffa:	2301      	movne	r3, #1
 8003ffc:	2300      	moveq	r3, #0
 8003ffe:	b2da      	uxtb	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.alwaysOnEnabled =
 8004000:	4b19      	ldr	r3, [pc, #100]	; (8004068 <sensorhubControlHdlr+0x160>)
 8004002:	72da      	strb	r2, [r3, #11]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
                        pGetFeatureResp->changeSensitivity;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800400a:	b29a      	uxth	r2, r3
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.changeSensitivity =
 800400c:	4b16      	ldr	r3, [pc, #88]	; (8004068 <sensorhubControlHdlr+0x160>)
 800400e:	81da      	strh	r2, [r3, #14]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
                        pGetFeatureResp->reportInterval_uS;
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f8d3 3005 	ldr.w	r3, [r3, #5]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.reportInterval_us =
 8004016:	4a14      	ldr	r2, [pc, #80]	; (8004068 <sensorhubControlHdlr+0x160>)
 8004018:	6113      	str	r3, [r2, #16]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
                        pGetFeatureResp->batchInterval_uS;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f8d3 3009 	ldr.w	r3, [r3, #9]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.batchInterval_us =
 8004020:	4a11      	ldr	r2, [pc, #68]	; (8004068 <sensorhubControlHdlr+0x160>)
 8004022:	6153      	str	r3, [r2, #20]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
                        pGetFeatureResp->sensorSpecific;
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f8d3 300d 	ldr.w	r3, [r3, #13]
                    sh2AsyncEvent.sh2SensorConfigResp.sensorConfig.sensorSpecific =
 800402a:	4a0f      	ldr	r2, [pc, #60]	; (8004068 <sensorhubControlHdlr+0x160>)
 800402c:	6193      	str	r3, [r2, #24]

                    pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004032:	69fa      	ldr	r2, [r7, #28]
 8004034:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004036:	490c      	ldr	r1, [pc, #48]	; (8004068 <sensorhubControlHdlr+0x160>)
 8004038:	4610      	mov	r0, r2
 800403a:	4798      	blx	r3
                }
            }

            // Hand off to operation in progress, if any
            opRx(pSh2, payload+cursor, reportLen);
 800403c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	4413      	add	r3, r2
 8004042:	7dba      	ldrb	r2, [r7, #22]
 8004044:	b292      	uxth	r2, r2
 8004046:	4619      	mov	r1, r3
 8004048:	69f8      	ldr	r0, [r7, #28]
 800404a:	f7ff fef0 	bl	8003e2e <opRx>
            cursor += reportLen;
 800404e:	7dbb      	ldrb	r3, [r7, #22]
 8004050:	b29a      	uxth	r2, r3
 8004052:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004054:	4413      	add	r3, r2
 8004056:	84fb      	strh	r3, [r7, #38]	; 0x26
    while (cursor < len) {
 8004058:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800405a:	88fb      	ldrh	r3, [r7, #6]
 800405c:	429a      	cmp	r2, r3
 800405e:	f4ff af6f 	bcc.w	8003f40 <sensorhubControlHdlr+0x38>
        }
    }
}
 8004062:	3728      	adds	r7, #40	; 0x28
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	200005c4 	.word	0x200005c4

0800406c <opProcess>:


static int opProcess(sh2_t *pSh2, const sh2_Op_t *pOp)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
    int status = SH2_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	613b      	str	r3, [r7, #16]
    uint32_t start_us = 0;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]

    start_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	4610      	mov	r0, r2
 800408a:	4798      	blx	r3
 800408c:	60f8      	str	r0, [r7, #12]
    
    status = opStart(pSh2, pOp);
 800408e:	6839      	ldr	r1, [r7, #0]
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7ff fea7 	bl	8003de4 <opStart>
 8004096:	6138      	str	r0, [r7, #16]
    if (status != SH2_OK) {
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <opProcess+0x36>
        return status;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	e034      	b.n	800410c <opProcess+0xa0>
    }

    uint32_t now_us = start_us;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	617b      	str	r3, [r7, #20]
    // While op not complete and not timed out.
    while ((pSh2->pOp != 0) &&
 80040a6:	e015      	b.n	80040d4 <opProcess+0x68>
           ((pOp->timeout_us == 0) ||
            ((now_us-start_us) < pOp->timeout_us))) {

        if (pSh2->pShtp == 0) {
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d104      	bne.n	80040ba <opProcess+0x4e>
            // Was SH2 interface closed unexpectedly?
            pSh2->opStatus = SH2_ERR;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f04f 32ff 	mov.w	r2, #4294967295
 80040b6:	621a      	str	r2, [r3, #32]
            break;
 80040b8:	e01b      	b.n	80040f2 <opProcess+0x86>
        }
            
        // Service SHTP to poll the device.
        shtp_service(pSh2->pShtp);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4618      	mov	r0, r3
 80040c0:	f002 f91b 	bl	80062fa <shtp_service>

        // Update the time
        now_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	4610      	mov	r0, r2
 80040d0:	4798      	blx	r3
 80040d2:	6178      	str	r0, [r7, #20]
    while ((pSh2->pOp != 0) &&
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <opProcess+0x86>
           ((pOp->timeout_us == 0) ||
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
    while ((pSh2->pOp != 0) &&
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0e1      	beq.n	80040a8 <opProcess+0x3c>
            ((now_us-start_us) < pOp->timeout_us))) {
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	1ad2      	subs	r2, r2, r3
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
           ((pOp->timeout_us == 0) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d3da      	bcc.n	80040a8 <opProcess+0x3c>
    }

    if (pSh2->pOp != 0) {
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d006      	beq.n	8004108 <opProcess+0x9c>
        // Operation has timed out.  Clean up.
        pSh2->pOp = 0;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	61da      	str	r2, [r3, #28]
        pSh2->opStatus = SH2_ERR_TIMEOUT;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f06f 0205 	mvn.w	r2, #5
 8004106:	621a      	str	r2, [r3, #32]
    }

    return pSh2->opStatus;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a1b      	ldr	r3, [r3, #32]
}
 800410c:	4618      	mov	r0, r3
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <touSTimestamp>:

// Produce 64-bit microsecond timestamp for a sensor event
static uint64_t touSTimestamp(uint32_t hostInt, int32_t referenceDelta, uint16_t delay)
{
 8004114:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004118:	b087      	sub	sp, #28
 800411a:	af00      	add	r7, sp, #0
 800411c:	60f8      	str	r0, [r7, #12]
 800411e:	60b9      	str	r1, [r7, #8]
 8004120:	4613      	mov	r3, r2
 8004122:	80fb      	strh	r3, [r7, #6]
    static uint32_t lastHostInt = 0;
    static uint32_t rollovers = 0;
    uint64_t timestamp;

    // Count times hostInt timestamps rolled over to produce upper bits
    if (hostInt < lastHostInt) {
 8004124:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <touSTimestamp+0x80>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	429a      	cmp	r2, r3
 800412c:	d204      	bcs.n	8004138 <touSTimestamp+0x24>
        rollovers++;
 800412e:	4b1a      	ldr	r3, [pc, #104]	; (8004198 <touSTimestamp+0x84>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3301      	adds	r3, #1
 8004134:	4a18      	ldr	r2, [pc, #96]	; (8004198 <touSTimestamp+0x84>)
 8004136:	6013      	str	r3, [r2, #0]
    }
    lastHostInt = hostInt;
 8004138:	4a16      	ldr	r2, [pc, #88]	; (8004194 <touSTimestamp+0x80>)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6013      	str	r3, [r2, #0]
    
    timestamp = ((uint64_t)rollovers << 32);
 800413e:	4b16      	ldr	r3, [pc, #88]	; (8004198 <touSTimestamp+0x84>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	469a      	mov	sl, r3
 8004146:	4693      	mov	fp, r2
 8004148:	f04f 0200 	mov.w	r2, #0
 800414c:	f04f 0300 	mov.w	r3, #0
 8004150:	4653      	mov	r3, sl
 8004152:	2200      	movs	r2, #0
 8004154:	e9c7 2304 	strd	r2, r3, [r7, #16]
    timestamp += hostInt + (referenceDelta + delay) * 100;
 8004158:	88fa      	ldrh	r2, [r7, #6]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4413      	add	r3, r2
 800415e:	2264      	movs	r2, #100	; 0x64
 8004160:	fb02 f303 	mul.w	r3, r2, r3
 8004164:	461a      	mov	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4413      	add	r3, r2
 800416a:	2200      	movs	r2, #0
 800416c:	461c      	mov	r4, r3
 800416e:	4615      	mov	r5, r2
 8004170:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004174:	eb12 0804 	adds.w	r8, r2, r4
 8004178:	eb43 0905 	adc.w	r9, r3, r5
 800417c:	e9c7 8904 	strd	r8, r9, [r7, #16]

    return timestamp;
 8004180:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8004184:	4610      	mov	r0, r2
 8004186:	4619      	mov	r1, r3
 8004188:	371c      	adds	r7, #28
 800418a:	46bd      	mov	sp, r7
 800418c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	200005e0 	.word	0x200005e0
 8004198:	200005e4 	.word	0x200005e4

0800419c <sensorhubInputHdlr>:

static void sensorhubInputHdlr(sh2_t *pSh2, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 800419c:	b5b0      	push	{r4, r5, r7, lr}
 800419e:	b0a0      	sub	sp, #128	; 0x80
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	603b      	str	r3, [r7, #0]
 80041a8:	4613      	mov	r3, r2
 80041aa:	80fb      	strh	r3, [r7, #6]
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 80041ac:	2300      	movs	r3, #0
 80041ae:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

    int32_t referenceDelta = 0;
 80041b2:	2300      	movs	r3, #0
 80041b4:	67bb      	str	r3, [r7, #120]	; 0x78

    while (cursor < len) {
 80041b6:	e099      	b.n	80042ec <sensorhubInputHdlr+0x150>
        // Get next report id
        uint8_t reportId = payload[cursor];
 80041b8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80041bc:	68ba      	ldr	r2, [r7, #8]
 80041be:	4413      	add	r3, r2
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

        // Determine report length
        uint8_t reportLen = getReportLen(reportId);
 80041c6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff fe78 	bl	8003ec0 <getReportLen>
 80041d0:	4603      	mov	r3, r0
 80041d2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
        if (reportLen == 0) {
 80041d6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d107      	bne.n	80041ee <sensorhubInputHdlr+0x52>
            // An unrecognized report id
            pSh2->unknownReportIds++;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 80041ec:	e084      	b.n	80042f8 <sensorhubInputHdlr+0x15c>
            return;
        }
        else {
            if (reportId == SENSORHUB_BASE_TIMESTAMP_REF) {
 80041ee:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80041f2:	2bfb      	cmp	r3, #251	; 0xfb
 80041f4:	d10a      	bne.n	800420c <sensorhubInputHdlr+0x70>
                const BaseTimestampRef_t *rpt = (const BaseTimestampRef_t *)(payload+cursor);
 80041f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	4413      	add	r3, r2
 80041fe:	667b      	str	r3, [r7, #100]	; 0x64
                
                // store base timestamp reference
                referenceDelta = -rpt->timebase;
 8004200:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004202:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004206:	425b      	negs	r3, r3
 8004208:	67bb      	str	r3, [r7, #120]	; 0x78
 800420a:	e067      	b.n	80042dc <sensorhubInputHdlr+0x140>
            }
            else if (reportId == SENSORHUB_TIMESTAMP_REBASE) {
 800420c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8004210:	2bfa      	cmp	r3, #250	; 0xfa
 8004212:	d10b      	bne.n	800422c <sensorhubInputHdlr+0x90>
                const TimestampRebase_t *rpt = (const TimestampRebase_t *)(payload+cursor);
 8004214:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	4413      	add	r3, r2
 800421c:	66bb      	str	r3, [r7, #104]	; 0x68

                referenceDelta += rpt->timebase;
 800421e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004220:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004224:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004226:	4413      	add	r3, r2
 8004228:	67bb      	str	r3, [r7, #120]	; 0x78
 800422a:	e057      	b.n	80042dc <sensorhubInputHdlr+0x140>
            }
            else if (reportId == SENSORHUB_FLUSH_COMPLETED) {
 800422c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8004230:	2bef      	cmp	r3, #239	; 0xef
 8004232:	d10b      	bne.n	800424c <sensorhubInputHdlr+0xb0>
                // Route this as if it arrived on command channel.
                opRx(pSh2, payload+cursor, reportLen);
 8004234:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8004238:	68ba      	ldr	r2, [r7, #8]
 800423a:	4413      	add	r3, r2
 800423c:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8004240:	b292      	uxth	r2, r2
 8004242:	4619      	mov	r1, r3
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff fdf2 	bl	8003e2e <opRx>
 800424a:	e047      	b.n	80042dc <sensorhubInputHdlr+0x140>
            }
            else {
                // Sensor event.  Call callback
                uint8_t *pReport = payload+cursor;
 800424c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	4413      	add	r3, r2
 8004254:	673b      	str	r3, [r7, #112]	; 0x70
                uint16_t delay = ((pReport[2] & 0xFC) << 6) + pReport[3];
 8004256:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004258:	3302      	adds	r3, #2
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	019b      	lsls	r3, r3, #6
 800425e:	b29b      	uxth	r3, r3
 8004260:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8004264:	b29a      	uxth	r2, r3
 8004266:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004268:	3303      	adds	r3, #3
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	b29b      	uxth	r3, r3
 800426e:	4413      	add	r3, r2
 8004270:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
                event.timestamp_uS = touSTimestamp(timestamp, referenceDelta, delay);
 8004274:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004278:	461a      	mov	r2, r3
 800427a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800427c:	6838      	ldr	r0, [r7, #0]
 800427e:	f7ff ff49 	bl	8004114 <touSTimestamp>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	e9c7 2304 	strd	r2, r3, [r7, #16]
                event.delay_uS = (referenceDelta + delay) * 100;
 800428a:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 800428e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004290:	4413      	add	r3, r2
 8004292:	2264      	movs	r2, #100	; 0x64
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	17da      	asrs	r2, r3, #31
 800429a:	461c      	mov	r4, r3
 800429c:	4615      	mov	r5, r2
 800429e:	e9c7 4506 	strd	r4, r5, [r7, #24]
                event.reportId = reportId;
 80042a2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80042a6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                memcpy(event.report, pReport, reportLen);
 80042aa:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 80042ae:	f107 0310 	add.w	r3, r7, #16
 80042b2:	3312      	adds	r3, #18
 80042b4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80042b6:	4618      	mov	r0, r3
 80042b8:	f006 ff58 	bl	800b16c <memcpy>
                event.len = reportLen;
 80042bc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80042c0:	f887 3020 	strb.w	r3, [r7, #32]
                if (pSh2->sensorCallback != 0) {
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <sensorhubInputHdlr+0x140>
                    pSh2->sensorCallback(pSh2->sensorCookie, &event);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80042d4:	f107 0110 	add.w	r1, r7, #16
 80042d8:	4610      	mov	r0, r2
 80042da:	4798      	blx	r3
                }
            }
            
            // Move to next report in the payload
            cursor += reportLen;
 80042dc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80042e6:	4413      	add	r3, r2
 80042e8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
    while (cursor < len) {
 80042ec:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80042f0:	88fb      	ldrh	r3, [r7, #6]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	f4ff af60 	bcc.w	80041b8 <sensorhubInputHdlr+0x1c>
        }
    }
}
 80042f8:	3780      	adds	r7, #128	; 0x80
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bdb0      	pop	{r4, r5, r7, pc}

080042fe <sensorhubInputNormalHdlr>:

static void sensorhubInputNormalHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b086      	sub	sp, #24
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	603b      	str	r3, [r7, #0]
 800430a:	4613      	mov	r3, r2
 800430c:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	617b      	str	r3, [r7, #20]

    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 8004312:	88fa      	ldrh	r2, [r7, #6]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68b9      	ldr	r1, [r7, #8]
 8004318:	6978      	ldr	r0, [r7, #20]
 800431a:	f7ff ff3f 	bl	800419c <sensorhubInputHdlr>
}
 800431e:	bf00      	nop
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <sensorhubInputWakeHdlr>:

static void sensorhubInputWakeHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b086      	sub	sp, #24
 800432a:	af00      	add	r7, sp, #0
 800432c:	60f8      	str	r0, [r7, #12]
 800432e:	60b9      	str	r1, [r7, #8]
 8004330:	603b      	str	r3, [r7, #0]
 8004332:	4613      	mov	r3, r2
 8004334:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	617b      	str	r3, [r7, #20]
    
    sensorhubInputHdlr(pSh2, payload, len, timestamp);
 800433a:	88fa      	ldrh	r2, [r7, #6]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	68b9      	ldr	r1, [r7, #8]
 8004340:	6978      	ldr	r0, [r7, #20]
 8004342:	f7ff ff2b 	bl	800419c <sensorhubInputHdlr>
}
 8004346:	bf00      	nop
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <sensorhubInputGyroRvHdlr>:

static void sensorhubInputGyroRvHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 800434e:	b5b0      	push	{r4, r5, r7, lr}
 8004350:	b09c      	sub	sp, #112	; 0x70
 8004352:	af00      	add	r7, sp, #0
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	60b9      	str	r1, [r7, #8]
 8004358:	603b      	str	r3, [r7, #0]
 800435a:	4613      	mov	r3, r2
 800435c:	80fb      	strh	r3, [r7, #6]
    sh2_t *pSh2 = (sh2_t *)cookie;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	66bb      	str	r3, [r7, #104]	; 0x68
    sh2_SensorEvent_t event;
    uint16_t cursor = 0;
 8004362:	2300      	movs	r3, #0
 8004364:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

    uint8_t reportId = SH2_GYRO_INTEGRATED_RV;
 8004368:	232a      	movs	r3, #42	; 0x2a
 800436a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    uint8_t reportLen = getReportLen(reportId);
 800436e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff fda4 	bl	8003ec0 <getReportLen>
 8004378:	4603      	mov	r3, r0
 800437a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

    while (cursor < len) {
 800437e:	e02d      	b.n	80043dc <sensorhubInputGyroRvHdlr+0x8e>
        event.timestamp_uS = timestamp;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	2200      	movs	r2, #0
 8004384:	461c      	mov	r4, r3
 8004386:	4615      	mov	r5, r2
 8004388:	e9c7 4504 	strd	r4, r5, [r7, #16]
        event.reportId = reportId;
 800438c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004390:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        memcpy(event.report, payload+cursor, reportLen);
 8004394:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	18d1      	adds	r1, r2, r3
 800439c:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 80043a0:	f107 0310 	add.w	r3, r7, #16
 80043a4:	3312      	adds	r3, #18
 80043a6:	4618      	mov	r0, r3
 80043a8:	f006 fee0 	bl	800b16c <memcpy>
        event.len = reportLen;
 80043ac:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80043b0:	f887 3020 	strb.w	r3, [r7, #32]

        if (pSh2->sensorCallback != 0) {
 80043b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d007      	beq.n	80043cc <sensorhubInputGyroRvHdlr+0x7e>
            pSh2->sensorCallback(pSh2->sensorCookie, &event);
 80043bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80043c2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80043c4:	f107 0110 	add.w	r1, r7, #16
 80043c8:	4610      	mov	r0, r2
 80043ca:	4798      	blx	r3
        }

        cursor += reportLen;
 80043cc:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80043d6:	4413      	add	r3, r2
 80043d8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
    while (cursor < len) {
 80043dc:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d3cc      	bcc.n	8004380 <sensorhubInputGyroRvHdlr+0x32>
    }
}
 80043e6:	bf00      	nop
 80043e8:	bf00      	nop
 80043ea:	3770      	adds	r7, #112	; 0x70
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bdb0      	pop	{r4, r5, r7, pc}

080043f0 <executableDeviceHdlr>:

static void executableDeviceHdlr(void *cookie, uint8_t *payload, uint16_t len, uint32_t timestamp)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	4613      	mov	r3, r2
 80043fe:	80fb      	strh	r3, [r7, #6]
    (void)timestamp;  // unused
    
    sh2_t *pSh2 = (sh2_t *)cookie;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	617b      	str	r3, [r7, #20]

    // Discard if length is bad
    if (len != 1) {
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d007      	beq.n	800441a <executableDeviceHdlr+0x2a>
        pSh2->execBadPayload++;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8004410:	1c5a      	adds	r2, r3, #1
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
        return;
 8004418:	e021      	b.n	800445e <executableDeviceHdlr+0x6e>
    }
    
    switch (payload[0]) {
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d114      	bne.n	800444c <executableDeviceHdlr+0x5c>
        case EXECUTABLE_DEVICE_RESP_RESET_COMPLETE:
            // reset process is now done.
            pSh2->resetComplete = true;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	2201      	movs	r2, #1
 8004426:	721a      	strb	r2, [r3, #8]
            
            // Send reset event to SH2 operation processor.
            // Some commands may handle themselves.  Most will be aborted with SH2_ERR.
            opOnReset(pSh2);
 8004428:	6978      	ldr	r0, [r7, #20]
 800442a:	f7ff fd2d 	bl	8003e88 <opOnReset>

            // Notify client that reset is complete.
            sh2AsyncEvent.eventId = SH2_RESET;
 800442e:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <executableDeviceHdlr+0x74>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
            if (pSh2->eventCallback) {
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00f      	beq.n	800445c <executableDeviceHdlr+0x6c>
                pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004444:	4907      	ldr	r1, [pc, #28]	; (8004464 <executableDeviceHdlr+0x74>)
 8004446:	4610      	mov	r0, r2
 8004448:	4798      	blx	r3
            }
            break;
 800444a:	e007      	b.n	800445c <executableDeviceHdlr+0x6c>
        default:
            pSh2->execBadPayload++;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
            break;
 800445a:	e000      	b.n	800445e <executableDeviceHdlr+0x6e>
            break;
 800445c:	bf00      	nop
    }
}
 800445e:	3718      	adds	r7, #24
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	200005c4 	.word	0x200005c4

08004468 <sendCtrl>:
{
    return shtp_send(pSh2->pShtp, CHAN_EXECUTABLE_DEVICE, &cmd, 1);
}

static int sendCtrl(sh2_t *pSh2, const uint8_t *data, uint16_t len)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	4613      	mov	r3, r2
 8004474:	80fb      	strh	r3, [r7, #6]
    return shtp_send(pSh2->pShtp, CHAN_SENSORHUB_CONTROL, data, len);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6858      	ldr	r0, [r3, #4]
 800447a:	88fb      	ldrh	r3, [r7, #6]
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	2102      	movs	r1, #2
 8004480:	f001 ff0a 	bl	8006298 <shtp_send>
 8004484:	4603      	mov	r3, r0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <setSensorConfigStart>:
    uint32_t batchInterval_uS;
    uint32_t sensorSpecific;
} SetFeatureReport_t;

static int setSensorConfigStart(sh2_t *pSh2)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b08a      	sub	sp, #40	; 0x28
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
    SetFeatureReport_t req;
    uint8_t flags = 0;
 8004496:	2300      	movs	r3, #0
 8004498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int rc;
    sh2_SensorConfig_t *pConfig = pSh2->opData.getSensorConfig.pConfig;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	623b      	str	r3, [r7, #32]
    
    if (pConfig->changeSensitivityEnabled)  flags |= FEAT_CHANGE_SENSITIVITY_ENABLED;
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d005      	beq.n	80044b6 <setSensorConfigStart+0x28>
 80044aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044ae:	f043 0302 	orr.w	r3, r3, #2
 80044b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->changeSensitivityRelative) flags |= FEAT_CHANGE_SENSITIVITY_RELATIVE;
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	785b      	ldrb	r3, [r3, #1]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d005      	beq.n	80044ca <setSensorConfigStart+0x3c>
 80044be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->wakeupEnabled)             flags |= FEAT_WAKE_ENABLED;
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	789b      	ldrb	r3, [r3, #2]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <setSensorConfigStart+0x50>
 80044d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044d6:	f043 0304 	orr.w	r3, r3, #4
 80044da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->alwaysOnEnabled)           flags |= FEAT_ALWAYS_ON_ENABLED;
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	78db      	ldrb	r3, [r3, #3]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d005      	beq.n	80044f2 <setSensorConfigStart+0x64>
 80044e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044ea:	f043 0308 	orr.w	r3, r3, #8
 80044ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (pConfig->sniffEnabled)              flags |= FEAT_SNIFF_ENABLED;
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	791b      	ldrb	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d005      	beq.n	8004506 <setSensorConfigStart+0x78>
 80044fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044fe:	f043 0310 	orr.w	r3, r3, #16
 8004502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    memset(&req, 0, sizeof(req));
 8004506:	f107 0308 	add.w	r3, r7, #8
 800450a:	2211      	movs	r2, #17
 800450c:	2100      	movs	r1, #0
 800450e:	4618      	mov	r0, r3
 8004510:	f006 fe3a 	bl	800b188 <memset>
    req.reportId = SENSORHUB_SET_FEATURE_CMD;
 8004514:	23fd      	movs	r3, #253	; 0xfd
 8004516:	723b      	strb	r3, [r7, #8]
    req.featureReportId = pSh2->opData.setSensorConfig.sensorId;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800451e:	727b      	strb	r3, [r7, #9]
    req.flags = flags;
 8004520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004524:	72bb      	strb	r3, [r7, #10]
    req.changeSensitivity = pConfig->changeSensitivity;
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	88db      	ldrh	r3, [r3, #6]
 800452a:	f8a7 300b 	strh.w	r3, [r7, #11]
    req.reportInterval_uS = pConfig->reportInterval_us;
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f8c7 300d 	str.w	r3, [r7, #13]
    req.batchInterval_uS = pConfig->batchInterval_us;
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f8c7 3011 	str.w	r3, [r7, #17]
    req.sensorSpecific = pConfig->sensorSpecific;
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f8c7 3015 	str.w	r3, [r7, #21]

    rc = sendCtrl(pSh2, (uint8_t *)&req, sizeof(req));
 8004546:	f107 0308 	add.w	r3, r7, #8
 800454a:	2211      	movs	r2, #17
 800454c:	4619      	mov	r1, r3
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f7ff ff8a 	bl	8004468 <sendCtrl>
 8004554:	61f8      	str	r0, [r7, #28]
    opCompleted(pSh2, rc);
 8004556:	69f9      	ldr	r1, [r7, #28]
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f7ff fc83 	bl	8003e64 <opCompleted>

    return rc;
 800455e:	69fb      	ldr	r3, [r7, #28]
}
 8004560:	4618      	mov	r0, r3
 8004562:	3728      	adds	r7, #40	; 0x28
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <shtpEventCallback>:


// ------------------------------------------------------------------------
// SHTP Event Callback

static void shtpEventCallback(void *cookie, shtp_Event_t shtpEvent) {
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	460b      	mov	r3, r1
 8004572:	70fb      	strb	r3, [r7, #3]
    (void)cookie; // unused
    
    sh2_t *pSh2 = &_sh2;
 8004574:	4b0b      	ldr	r3, [pc, #44]	; (80045a4 <shtpEventCallback+0x3c>)
 8004576:	60fb      	str	r3, [r7, #12]

    sh2AsyncEvent.eventId = SH2_SHTP_EVENT;
 8004578:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <shtpEventCallback+0x40>)
 800457a:	2201      	movs	r2, #1
 800457c:	601a      	str	r2, [r3, #0]
    sh2AsyncEvent.shtpEvent = shtpEvent;
 800457e:	4a0a      	ldr	r2, [pc, #40]	; (80045a8 <shtpEventCallback+0x40>)
 8004580:	78fb      	ldrb	r3, [r7, #3]
 8004582:	7113      	strb	r3, [r2, #4]
    if (pSh2->eventCallback) {
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004588:	2b00      	cmp	r3, #0
 800458a:	d006      	beq.n	800459a <shtpEventCallback+0x32>
        pSh2->eventCallback(pSh2->eventCookie, &sh2AsyncEvent);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004594:	4904      	ldr	r1, [pc, #16]	; (80045a8 <shtpEventCallback+0x40>)
 8004596:	4610      	mov	r0, r2
 8004598:	4798      	blx	r3
    }
}
 800459a:	bf00      	nop
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	2000044c 	.word	0x2000044c
 80045a8:	200005c4 	.word	0x200005c4

080045ac <sh2_open>:
 * @param  eventCookie Will be passed to eventCallback.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_open(sh2_Hal_t *pHal,
             sh2_EventCallback_t *eventCallback, void *eventCookie)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
    sh2_t *pSh2 = &_sh2;
 80045b8:	4b41      	ldr	r3, [pc, #260]	; (80046c0 <sh2_open+0x114>)
 80045ba:	61bb      	str	r3, [r7, #24]
    
    // Validate parameters
    if (pHal == 0) return SH2_ERR_BAD_PARAM;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d102      	bne.n	80045c8 <sh2_open+0x1c>
 80045c2:	f06f 0301 	mvn.w	r3, #1
 80045c6:	e077      	b.n	80046b8 <sh2_open+0x10c>

    // Clear everything in sh2 structure.
    memset(pSh2, 0, sizeof(sh2_t));
 80045c8:	f44f 72bc 	mov.w	r2, #376	; 0x178
 80045cc:	2100      	movs	r1, #0
 80045ce:	69b8      	ldr	r0, [r7, #24]
 80045d0:	f006 fdda 	bl	800b188 <memset>

    // will go true after reset response from SH.
    pSh2->resetComplete = false;
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	2200      	movs	r2, #0
 80045d8:	721a      	strb	r2, [r3, #8]
    
    // Store reference to HAL for future use.
    pSh2->pHal = pHal;
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	601a      	str	r2, [r3, #0]
    pSh2->eventCallback = eventCallback;
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	639a      	str	r2, [r3, #56]	; 0x38
    pSh2->eventCookie = eventCookie;
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	63da      	str	r2, [r3, #60]	; 0x3c
    pSh2->sensorCallback = 0;
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	2200      	movs	r2, #0
 80045f0:	641a      	str	r2, [r3, #64]	; 0x40
    pSh2->sensorCookie = 0;
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	2200      	movs	r2, #0
 80045f6:	645a      	str	r2, [r3, #68]	; 0x44

    // Open SHTP layer
    pSh2->pShtp = shtp_open(pSh2->pHal);
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f001 fdd3 	bl	80061a8 <shtp_open>
 8004602:	4602      	mov	r2, r0
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	605a      	str	r2, [r3, #4]
    if (pSh2->pShtp == 0) {
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d102      	bne.n	8004616 <sh2_open+0x6a>
        // Error opening SHTP
        return SH2_ERR;
 8004610:	f04f 33ff 	mov.w	r3, #4294967295
 8004614:	e050      	b.n	80046b8 <sh2_open+0x10c>
    }

    // Register SHTP event callback
    shtp_setEventCallback(pSh2->pShtp, shtpEventCallback, pSh2);
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	4929      	ldr	r1, [pc, #164]	; (80046c4 <sh2_open+0x118>)
 800461e:	4618      	mov	r0, r3
 8004620:	f001 fdf6 	bl	8006210 <shtp_setEventCallback>

    // Register with SHTP
    // Register SH2 handlers
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_CONTROL, sensorhubControlHdlr, pSh2);
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	6858      	ldr	r0, [r3, #4]
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	4a27      	ldr	r2, [pc, #156]	; (80046c8 <sh2_open+0x11c>)
 800462c:	2102      	movs	r1, #2
 800462e:	f001 fe03 	bl	8006238 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT, sensorhubInputNormalHdlr, pSh2);
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	6858      	ldr	r0, [r3, #4]
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	4a24      	ldr	r2, [pc, #144]	; (80046cc <sh2_open+0x120>)
 800463a:	2103      	movs	r1, #3
 800463c:	f001 fdfc 	bl	8006238 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_WAKE, sensorhubInputWakeHdlr, pSh2);
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	6858      	ldr	r0, [r3, #4]
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	4a22      	ldr	r2, [pc, #136]	; (80046d0 <sh2_open+0x124>)
 8004648:	2104      	movs	r1, #4
 800464a:	f001 fdf5 	bl	8006238 <shtp_listenChan>
    shtp_listenChan(pSh2->pShtp, CHAN_SENSORHUB_INPUT_GIRV, sensorhubInputGyroRvHdlr, pSh2);
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	6858      	ldr	r0, [r3, #4]
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	4a1f      	ldr	r2, [pc, #124]	; (80046d4 <sh2_open+0x128>)
 8004656:	2105      	movs	r1, #5
 8004658:	f001 fdee 	bl	8006238 <shtp_listenChan>

    // Register EXECUTABLE handlers
    shtp_listenChan(pSh2->pShtp, CHAN_EXECUTABLE_DEVICE, executableDeviceHdlr, pSh2);
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	6858      	ldr	r0, [r3, #4]
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	4a1d      	ldr	r2, [pc, #116]	; (80046d8 <sh2_open+0x12c>)
 8004664:	2101      	movs	r1, #1
 8004666:	f001 fde7 	bl	8006238 <shtp_listenChan>

    // Wait for reset notifications to arrive.
    // The client can't talk to the sensor hub until that happens.
    uint32_t start_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	6812      	ldr	r2, [r2, #0]
 8004674:	4610      	mov	r0, r2
 8004676:	4798      	blx	r3
 8004678:	6178      	str	r0, [r7, #20]
    uint32_t now_us = start_us;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	61fb      	str	r3, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 800467e:	e00c      	b.n	800469a <sh2_open+0xee>
           (!pSh2->resetComplete))
    {
        shtp_service(pSh2->pShtp);
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	4618      	mov	r0, r3
 8004686:	f001 fe38 	bl	80062fa <shtp_service>
        now_us = pSh2->pHal->getTimeUs(pSh2->pHal);
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	4610      	mov	r0, r2
 8004696:	4798      	blx	r3
 8004698:	61f8      	str	r0, [r7, #28]
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	4a0e      	ldr	r2, [pc, #56]	; (80046dc <sh2_open+0x130>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d807      	bhi.n	80046b6 <sh2_open+0x10a>
           (!pSh2->resetComplete))
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	7a1b      	ldrb	r3, [r3, #8]
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	f083 0301 	eor.w	r3, r3, #1
 80046b0:	b2db      	uxtb	r3, r3
    while (((now_us - start_us) < ADVERT_TIMEOUT_US) &&
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1e4      	bne.n	8004680 <sh2_open+0xd4>
    }
    
    // No errors.
    return SH2_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3720      	adds	r7, #32
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	2000044c 	.word	0x2000044c
 80046c4:	08004569 	.word	0x08004569
 80046c8:	08003f09 	.word	0x08003f09
 80046cc:	080042ff 	.word	0x080042ff
 80046d0:	08004327 	.word	0x08004327
 80046d4:	0800434f 	.word	0x0800434f
 80046d8:	080043f1 	.word	0x080043f1
 80046dc:	00030d3f 	.word	0x00030d3f

080046e0 <sh2_service>:
 * @brief Service the SH2 device, reading any data that is available and dispatching callbacks.
 *
 * This function should be called periodically by the host system to service an open sensor hub.
 */
void sh2_service(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
    sh2_t *pSh2 = &_sh2;
 80046e6:	4b07      	ldr	r3, [pc, #28]	; (8004704 <sh2_service+0x24>)
 80046e8:	607b      	str	r3, [r7, #4]

    if (pSh2->pShtp != 0) {
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d004      	beq.n	80046fc <sh2_service+0x1c>
        shtp_service(pSh2->pShtp);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f001 fdff 	bl	80062fa <shtp_service>
    }
}
 80046fc:	bf00      	nop
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	2000044c 	.word	0x2000044c

08004708 <sh2_setSensorCallback>:
 * @param  callback A function that will be called each time a sensor event is received.
 * @param  cookie  A value that will be passed to the sensor callback function.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_setSensorCallback(sh2_SensorCallback_t *callback, void *cookie)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
    sh2_t *pSh2 = &_sh2;
 8004712:	4b07      	ldr	r3, [pc, #28]	; (8004730 <sh2_setSensorCallback+0x28>)
 8004714:	60fb      	str	r3, [r7, #12]
    
    pSh2->sensorCallback = callback;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	641a      	str	r2, [r3, #64]	; 0x40
    pSh2->sensorCookie = cookie;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	645a      	str	r2, [r3, #68]	; 0x44

    return SH2_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	2000044c 	.word	0x2000044c

08004734 <sh2_setSensorConfig>:
 * @param  sensorId Which sensor to configure.
 * @param  pConfig Pointer to structure holding sensor configuration.
 * @return SH2_OK (0), on success.  Negative value from sh2_err.h on error.
 */
int sh2_setSensorConfig(sh2_SensorId_t sensorId, const sh2_SensorConfig_t *pConfig)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	6039      	str	r1, [r7, #0]
 800473e:	71fb      	strb	r3, [r7, #7]
    sh2_t *pSh2 = &_sh2;
 8004740:	4b0f      	ldr	r3, [pc, #60]	; (8004780 <sh2_setSensorConfig+0x4c>)
 8004742:	60fb      	str	r3, [r7, #12]
    
    if (pSh2->pShtp == 0) {
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d102      	bne.n	8004752 <sh2_setSensorConfig+0x1e>
        return SH2_ERR;  // sh2 API isn't open
 800474c:	f04f 33ff 	mov.w	r3, #4294967295
 8004750:	e012      	b.n	8004778 <sh2_setSensorConfig+0x44>
    }
 
    // clear opData
    memset(&pSh2->opData, 0, sizeof(sh2_OpData_t));
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	3324      	adds	r3, #36	; 0x24
 8004756:	2210      	movs	r2, #16
 8004758:	2100      	movs	r1, #0
 800475a:	4618      	mov	r0, r3
 800475c:	f006 fd14 	bl	800b188 <memset>
    
    // Set up operation
    pSh2->opData.setSensorConfig.sensorId = sensorId;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	79fa      	ldrb	r2, [r7, #7]
 8004764:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    pSh2->opData.setSensorConfig.pConfig = pConfig;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	625a      	str	r2, [r3, #36]	; 0x24

    return opProcess(pSh2, &setSensorConfigOp);
 800476e:	4905      	ldr	r1, [pc, #20]	; (8004784 <sh2_setSensorConfig+0x50>)
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f7ff fc7b 	bl	800406c <opProcess>
 8004776:	4603      	mov	r3, r0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	2000044c 	.word	0x2000044c
 8004784:	0800b8d0 	.word	0x0800b8d0

08004788 <sh2_decodeSensorEvent>:

// ------------------------------------------------------------------------
// Public API

int sh2_decodeSensorEvent(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
    // Fill out fields of *value based on *event, converting data from message representation
    // to natural representation.

    int rc = SH2_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]

    value->sensorId = event->reportId;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	7c5a      	ldrb	r2, [r3, #17]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	701a      	strb	r2, [r3, #0]
    value->timestamp = event->timestamp_uS;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	e9c1 2302 	strd	r2, r3, [r1, #8]

    if (value->sensorId != SH2_GYRO_INTEGRATED_RV) {
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b2a      	cmp	r3, #42	; 0x2a
 80047b0:	d00b      	beq.n	80047ca <sh2_decodeSensorEvent+0x42>
        value->sequence = event->report[1];
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	7cda      	ldrb	r2, [r3, #19]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	705a      	strb	r2, [r3, #1]
        value->status = event->report[2] & 0x03;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	7d1b      	ldrb	r3, [r3, #20]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	709a      	strb	r2, [r3, #2]
 80047c8:	e005      	b.n	80047d6 <sh2_decodeSensorEvent+0x4e>
    }
    else {
        value->sequence = 0;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	705a      	strb	r2, [r3, #1]
        value->status = 0;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	709a      	strb	r2, [r3, #2]
    }

    // extract delay field (100uS units)
    
    
    switch (value->sensorId) {
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	3b01      	subs	r3, #1
 80047dc:	2b2d      	cmp	r3, #45	; 0x2d
 80047de:	f200 8155 	bhi.w	8004a8c <sh2_decodeSensorEvent+0x304>
 80047e2:	a201      	add	r2, pc, #4	; (adr r2, 80047e8 <sh2_decodeSensorEvent+0x60>)
 80047e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e8:	080048ad 	.word	0x080048ad
 80047ec:	080048dd 	.word	0x080048dd
 80047f0:	08004901 	.word	0x08004901
 80047f4:	080048b9 	.word	0x080048b9
 80047f8:	08004919 	.word	0x08004919
 80047fc:	080048c5 	.word	0x080048c5
 8004800:	080048e9 	.word	0x080048e9
 8004804:	08004925 	.word	0x08004925
 8004808:	08004931 	.word	0x08004931
 800480c:	0800493d 	.word	0x0800493d
 8004810:	08004949 	.word	0x08004949
 8004814:	08004955 	.word	0x08004955
 8004818:	08004961 	.word	0x08004961
 800481c:	0800496d 	.word	0x0800496d
 8004820:	0800490d 	.word	0x0800490d
 8004824:	08004985 	.word	0x08004985
 8004828:	0800499d 	.word	0x0800499d
 800482c:	080049a9 	.word	0x080049a9
 8004830:	080049b5 	.word	0x080049b5
 8004834:	080048a1 	.word	0x080048a1
 8004838:	080048d1 	.word	0x080048d1
 800483c:	080048f5 	.word	0x080048f5
 8004840:	08004979 	.word	0x08004979
 8004844:	08004991 	.word	0x08004991
 8004848:	080049c1 	.word	0x080049c1
 800484c:	080049cd 	.word	0x080049cd
 8004850:	080049d9 	.word	0x080049d9
 8004854:	080049e5 	.word	0x080049e5
 8004858:	08004a8d 	.word	0x08004a8d
 800485c:	080049f1 	.word	0x080049f1
 8004860:	080049fd 	.word	0x080049fd
 8004864:	08004a09 	.word	0x08004a09
 8004868:	08004a15 	.word	0x08004a15
 800486c:	08004a21 	.word	0x08004a21
 8004870:	08004a2d 	.word	0x08004a2d
 8004874:	08004a8d 	.word	0x08004a8d
 8004878:	08004a8d 	.word	0x08004a8d
 800487c:	08004a8d 	.word	0x08004a8d
 8004880:	08004a8d 	.word	0x08004a8d
 8004884:	08004a39 	.word	0x08004a39
 8004888:	08004a45 	.word	0x08004a45
 800488c:	08004a51 	.word	0x08004a51
 8004890:	08004a5d 	.word	0x08004a5d
 8004894:	08004a69 	.word	0x08004a69
 8004898:	08004a75 	.word	0x08004a75
 800489c:	08004a81 	.word	0x08004a81
        case SH2_RAW_ACCELEROMETER:
            rc = decodeRawAccelerometer(value, event);
 80048a0:	6839      	ldr	r1, [r7, #0]
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f8fc 	bl	8004aa0 <decodeRawAccelerometer>
 80048a8:	60f8      	str	r0, [r7, #12]
            break;
 80048aa:	e0f3      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_ACCELEROMETER:
            rc = decodeAccelerometer(value, event);
 80048ac:	6839      	ldr	r1, [r7, #0]
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f924 	bl	8004afc <decodeAccelerometer>
 80048b4:	60f8      	str	r0, [r7, #12]
            break;
 80048b6:	e0ed      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_LINEAR_ACCELERATION:
            rc = decodeLinearAcceleration(value, event);
 80048b8:	6839      	ldr	r1, [r7, #0]
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f95e 	bl	8004b7c <decodeLinearAcceleration>
 80048c0:	60f8      	str	r0, [r7, #12]
            break;
 80048c2:	e0e7      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GRAVITY:
            rc = decodeGravity(value, event);
 80048c4:	6839      	ldr	r1, [r7, #0]
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f998 	bl	8004bfc <decodeGravity>
 80048cc:	60f8      	str	r0, [r7, #12]
            break;
 80048ce:	e0e1      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_GYROSCOPE:
            rc = decodeRawGyroscope(value, event);
 80048d0:	6839      	ldr	r1, [r7, #0]
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f9d2 	bl	8004c7c <decodeRawGyroscope>
 80048d8:	60f8      	str	r0, [r7, #12]
            break;
 80048da:	e0db      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_CALIBRATED:
            rc = decodeGyroscopeCalibrated(value, event);
 80048dc:	6839      	ldr	r1, [r7, #0]
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 fa04 	bl	8004cec <decodeGyroscopeCalibrated>
 80048e4:	60f8      	str	r0, [r7, #12]
            break;
 80048e6:	e0d5      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GYROSCOPE_UNCALIBRATED:
            rc = decodeGyroscopeUncal(value, event);
 80048e8:	6839      	ldr	r1, [r7, #0]
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 fa3e 	bl	8004d6c <decodeGyroscopeUncal>
 80048f0:	60f8      	str	r0, [r7, #12]
            break;
 80048f2:	e0cf      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_MAGNETOMETER:
            rc = decodeRawMagnetometer(value, event);
 80048f4:	6839      	ldr	r1, [r7, #0]
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 faaa 	bl	8004e50 <decodeRawMagnetometer>
 80048fc:	60f8      	str	r0, [r7, #12]
            break;
 80048fe:	e0c9      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_CALIBRATED:
            rc = decodeMagneticFieldCalibrated(value, event);
 8004900:	6839      	ldr	r1, [r7, #0]
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fad2 	bl	8004eac <decodeMagneticFieldCalibrated>
 8004908:	60f8      	str	r0, [r7, #12]
            break;
 800490a:	e0c3      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_MAGNETIC_FIELD_UNCALIBRATED:
            rc = decodeMagneticFieldUncal(value, event);
 800490c:	6839      	ldr	r1, [r7, #0]
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fb0c 	bl	8004f2c <decodeMagneticFieldUncal>
 8004914:	60f8      	str	r0, [r7, #12]
            break;
 8004916:	e0bd      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_ROTATION_VECTOR:
            rc = decodeRotationVector(value, event);
 8004918:	6839      	ldr	r1, [r7, #0]
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 fb78 	bl	8005010 <decodeRotationVector>
 8004920:	60f8      	str	r0, [r7, #12]
            break;
 8004922:	e0b7      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GAME_ROTATION_VECTOR:
            rc = decodeGameRotationVector(value, event);
 8004924:	6839      	ldr	r1, [r7, #0]
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fbd6 	bl	80050d8 <decodeGameRotationVector>
 800492c:	60f8      	str	r0, [r7, #12]
            break;
 800492e:	e0b1      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GEOMAGNETIC_ROTATION_VECTOR:
            rc = decodeGeomagneticRotationVector(value, event);
 8004930:	6839      	ldr	r1, [r7, #0]
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fc20 	bl	8005178 <decodeGeomagneticRotationVector>
 8004938:	60f8      	str	r0, [r7, #12]
            break;
 800493a:	e0ab      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_PRESSURE:
            rc = decodePressure(value, event);
 800493c:	6839      	ldr	r1, [r7, #0]
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 fc7e 	bl	8005240 <decodePressure>
 8004944:	60f8      	str	r0, [r7, #12]
            break;
 8004946:	e0a5      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_AMBIENT_LIGHT:
            rc = decodeAmbientLight(value, event);
 8004948:	6839      	ldr	r1, [r7, #0]
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 fc94 	bl	8005278 <decodeAmbientLight>
 8004950:	60f8      	str	r0, [r7, #12]
            break;
 8004952:	e09f      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_HUMIDITY:
            rc = decodeHumidity(value, event);
 8004954:	6839      	ldr	r1, [r7, #0]
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 fcaa 	bl	80052b0 <decodeHumidity>
 800495c:	60f8      	str	r0, [r7, #12]
            break;
 800495e:	e099      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_PROXIMITY:
            rc = decodeProximity(value, event);
 8004960:	6839      	ldr	r1, [r7, #0]
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fcc2 	bl	80052ec <decodeProximity>
 8004968:	60f8      	str	r0, [r7, #12]
            break;
 800496a:	e093      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_TEMPERATURE:
            rc = decodeTemperature(value, event);
 800496c:	6839      	ldr	r1, [r7, #0]
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fcda 	bl	8005328 <decodeTemperature>
 8004974:	60f8      	str	r0, [r7, #12]
            break;
 8004976:	e08d      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_RESERVED:
            rc = decodeReserved(value, event);
 8004978:	6839      	ldr	r1, [r7, #0]
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fcf2 	bl	8005364 <decodeReserved>
 8004980:	60f8      	str	r0, [r7, #12]
            break;
 8004982:	e087      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_TAP_DETECTOR:
            rc = decodeTapDetector(value, event);
 8004984:	6839      	ldr	r1, [r7, #0]
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 fd0a 	bl	80053a0 <decodeTapDetector>
 800498c:	60f8      	str	r0, [r7, #12]
            break;
 800498e:	e081      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_DETECTOR:
            rc = decodeStepDetector(value, event);
 8004990:	6839      	ldr	r1, [r7, #0]
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fd14 	bl	80053c0 <decodeStepDetector>
 8004998:	60f8      	str	r0, [r7, #12]
            break;
 800499a:	e07b      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_STEP_COUNTER:
            rc = decodeStepCounter(value, event);
 800499c:	6839      	ldr	r1, [r7, #0]
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 fd20 	bl	80053e4 <decodeStepCounter>
 80049a4:	60f8      	str	r0, [r7, #12]
            break;
 80049a6:	e075      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_SIGNIFICANT_MOTION:
            rc = decodeSignificantMotion(value, event);
 80049a8:	6839      	ldr	r1, [r7, #0]
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fd35 	bl	800541a <decodeSignificantMotion>
 80049b0:	60f8      	str	r0, [r7, #12]
            break;
 80049b2:	e06f      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_CLASSIFIER:
            rc = decodeStabilityClassifier(value, event);
 80049b4:	6839      	ldr	r1, [r7, #0]
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fd42 	bl	8005440 <decodeStabilityClassifier>
 80049bc:	60f8      	str	r0, [r7, #12]
            break;
 80049be:	e069      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_SHAKE_DETECTOR:
            rc = decodeShakeDetector(value, event);
 80049c0:	6839      	ldr	r1, [r7, #0]
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fd4c 	bl	8005460 <decodeShakeDetector>
 80049c8:	60f8      	str	r0, [r7, #12]
            break;
 80049ca:	e063      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_FLIP_DETECTOR:
            rc = decodeFlipDetector(value, event);
 80049cc:	6839      	ldr	r1, [r7, #0]
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 fd59 	bl	8005486 <decodeFlipDetector>
 80049d4:	60f8      	str	r0, [r7, #12]
            break;
 80049d6:	e05d      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_PICKUP_DETECTOR:
            rc = decodePickupDetector(value, event);
 80049d8:	6839      	ldr	r1, [r7, #0]
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 fd66 	bl	80054ac <decodePickupDetector>
 80049e0:	60f8      	str	r0, [r7, #12]
            break;
 80049e2:	e057      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_STABILITY_DETECTOR:
            rc = decodeStabilityDetector(value, event);
 80049e4:	6839      	ldr	r1, [r7, #0]
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fd73 	bl	80054d2 <decodeStabilityDetector>
 80049ec:	60f8      	str	r0, [r7, #12]
            break;
 80049ee:	e051      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_PERSONAL_ACTIVITY_CLASSIFIER:
            rc = decodePersonalActivityClassifier(value, event);
 80049f0:	6839      	ldr	r1, [r7, #0]
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fd80 	bl	80054f8 <decodePersonalActivityClassifier>
 80049f8:	60f8      	str	r0, [r7, #12]
            break;
 80049fa:	e04b      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_SLEEP_DETECTOR:
            rc = decodeSleepDetector(value, event);
 80049fc:	6839      	ldr	r1, [r7, #0]
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fdad 	bl	800555e <decodeSleepDetector>
 8004a04:	60f8      	str	r0, [r7, #12]
            break;
 8004a06:	e045      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_TILT_DETECTOR:
            rc = decodeTiltDetector(value, event);
 8004a08:	6839      	ldr	r1, [r7, #0]
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 fdb7 	bl	800557e <decodeTiltDetector>
 8004a10:	60f8      	str	r0, [r7, #12]
            break;
 8004a12:	e03f      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_POCKET_DETECTOR:
            rc = decodePocketDetector(value, event);
 8004a14:	6839      	ldr	r1, [r7, #0]
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fdc4 	bl	80055a4 <decodePocketDetector>
 8004a1c:	60f8      	str	r0, [r7, #12]
            break;
 8004a1e:	e039      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_CIRCLE_DETECTOR:
            rc = decodeCircleDetector(value, event);
 8004a20:	6839      	ldr	r1, [r7, #0]
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 fdd1 	bl	80055ca <decodeCircleDetector>
 8004a28:	60f8      	str	r0, [r7, #12]
            break;
 8004a2a:	e033      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_HEART_RATE_MONITOR:
            rc = decodeHeartRateMonitor(value, event);
 8004a2c:	6839      	ldr	r1, [r7, #0]
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 fdde 	bl	80055f0 <decodeHeartRateMonitor>
 8004a34:	60f8      	str	r0, [r7, #12]
            break;
 8004a36:	e02d      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_RV:
            rc = decodeArvrStabilizedRV(value, event);
 8004a38:	6839      	ldr	r1, [r7, #0]
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 fdec 	bl	8005618 <decodeArvrStabilizedRV>
 8004a40:	60f8      	str	r0, [r7, #12]
            break;
 8004a42:	e027      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_ARVR_STABILIZED_GRV:
            rc = decodeArvrStabilizedGRV(value, event);
 8004a44:	6839      	ldr	r1, [r7, #0]
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fe4a 	bl	80056e0 <decodeArvrStabilizedGRV>
 8004a4c:	60f8      	str	r0, [r7, #12]
            break;
 8004a4e:	e021      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_GYRO_INTEGRATED_RV:
            rc = decodeGyroIntegratedRV(value, event);
 8004a50:	6839      	ldr	r1, [r7, #0]
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 fe94 	bl	8005780 <decodeGyroIntegratedRV>
 8004a58:	60f8      	str	r0, [r7, #12]
            break;
 8004a5a:	e01b      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_IZRO_MOTION_REQUEST:
            rc = decodeIZroRequest(value, event);
 8004a5c:	6839      	ldr	r1, [r7, #0]
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 ff14 	bl	800588c <decodeIZroRequest>
 8004a64:	60f8      	str	r0, [r7, #12]
            break;
 8004a66:	e015      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_RAW_OPTICAL_FLOW:
            rc = decodeRawOptFlow(value, event);
 8004a68:	6839      	ldr	r1, [r7, #0]
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 ff22 	bl	80058b4 <decodeRawOptFlow>
 8004a70:	60f8      	str	r0, [r7, #12]
            break;
 8004a72:	e00f      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_DEAD_RECKONING_POSE:
            rc = decodeDeadReckoningPose(value, event);
 8004a74:	6839      	ldr	r1, [r7, #0]
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 ff9a 	bl	80059b0 <decodeDeadReckoningPose>
 8004a7c:	60f8      	str	r0, [r7, #12]
            break;
 8004a7e:	e009      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        case SH2_WHEEL_ENCODER:
            rc = decodeWheelEncoder(value, event);
 8004a80:	6839      	ldr	r1, [r7, #0]
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f001 f87e 	bl	8005b84 <decodeWheelEncoder>
 8004a88:	60f8      	str	r0, [r7, #12]
            break;
 8004a8a:	e003      	b.n	8004a94 <sh2_decodeSensorEvent+0x30c>
        default:
            // Unknown report id
            rc = SH2_ERR;
 8004a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a90:	60fb      	str	r3, [r7, #12]
            break;
 8004a92:	bf00      	nop
    }

    return rc;
 8004a94:	68fb      	ldr	r3, [r7, #12]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop

08004aa0 <decodeRawAccelerometer>:

// ------------------------------------------------------------------------
// Private utility functions

static int decodeRawAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
    value->un.rawAccelerometer.x = read16(&event->report[4]);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	3316      	adds	r3, #22
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 f8d9 	bl	8005c66 <read16>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	829a      	strh	r2, [r3, #20]
    value->un.rawAccelerometer.y = read16(&event->report[6]);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	3318      	adds	r3, #24
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f001 f8d0 	bl	8005c66 <read16>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	461a      	mov	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	82da      	strh	r2, [r3, #22]
    value->un.rawAccelerometer.z = read16(&event->report[8]);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	331a      	adds	r3, #26
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 f8c7 	bl	8005c66 <read16>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	461a      	mov	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	831a      	strh	r2, [r3, #24]
    value->un.rawAccelerometer.timestamp = read32(&event->report[12]);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	331e      	adds	r3, #30
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f001 f8d4 	bl	8005c92 <read32>
 8004aea:	4603      	mov	r3, r0
 8004aec:	461a      	mov	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <decodeAccelerometer>:

static int decodeAccelerometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
    value->un.accelerometer.x = read16(&event->report[4]) * SCALE_Q(8);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	3316      	adds	r3, #22
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f001 f8ab 	bl	8005c66 <read16>
 8004b10:	4603      	mov	r3, r0
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b1a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004b78 <decodeAccelerometer+0x7c>
 8004b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.accelerometer.y = read16(&event->report[6]) * SCALE_Q(8);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	3318      	adds	r3, #24
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f001 f89a 	bl	8005c66 <read16>
 8004b32:	4603      	mov	r3, r0
 8004b34:	ee07 3a90 	vmov	s15, r3
 8004b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b3c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004b78 <decodeAccelerometer+0x7c>
 8004b40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.accelerometer.z = read16(&event->report[8]) * SCALE_Q(8);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	331a      	adds	r3, #26
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f001 f889 	bl	8005c66 <read16>
 8004b54:	4603      	mov	r3, r0
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b5e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004b78 <decodeAccelerometer+0x7c>
 8004b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3708      	adds	r7, #8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	3b800000 	.word	0x3b800000

08004b7c <decodeLinearAcceleration>:

static int decodeLinearAcceleration(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
    value->un.linearAcceleration.x = read16(&event->report[4]) * SCALE_Q(8);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	3316      	adds	r3, #22
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f001 f86b 	bl	8005c66 <read16>
 8004b90:	4603      	mov	r3, r0
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b9a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004bf8 <decodeLinearAcceleration+0x7c>
 8004b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.linearAcceleration.y = read16(&event->report[6]) * SCALE_Q(8);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	3318      	adds	r3, #24
 8004bac:	4618      	mov	r0, r3
 8004bae:	f001 f85a 	bl	8005c66 <read16>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	ee07 3a90 	vmov	s15, r3
 8004bb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bbc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004bf8 <decodeLinearAcceleration+0x7c>
 8004bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.linearAcceleration.z = read16(&event->report[8]) * SCALE_Q(8);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	331a      	adds	r3, #26
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f001 f849 	bl	8005c66 <read16>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	ee07 3a90 	vmov	s15, r3
 8004bda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bde:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004bf8 <decodeLinearAcceleration+0x7c>
 8004be2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	3b800000 	.word	0x3b800000

08004bfc <decodeGravity>:

static int decodeGravity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
    value->un.gravity.x = read16(&event->report[4]) * SCALE_Q(8);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	3316      	adds	r3, #22
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f001 f82b 	bl	8005c66 <read16>
 8004c10:	4603      	mov	r3, r0
 8004c12:	ee07 3a90 	vmov	s15, r3
 8004c16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c1a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004c78 <decodeGravity+0x7c>
 8004c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gravity.y = read16(&event->report[6]) * SCALE_Q(8);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	3318      	adds	r3, #24
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f001 f81a 	bl	8005c66 <read16>
 8004c32:	4603      	mov	r3, r0
 8004c34:	ee07 3a90 	vmov	s15, r3
 8004c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c3c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004c78 <decodeGravity+0x7c>
 8004c40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gravity.z = read16(&event->report[8]) * SCALE_Q(8);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	331a      	adds	r3, #26
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f001 f809 	bl	8005c66 <read16>
 8004c54:	4603      	mov	r3, r0
 8004c56:	ee07 3a90 	vmov	s15, r3
 8004c5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c5e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004c78 <decodeGravity+0x7c>
 8004c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	3b800000 	.word	0x3b800000

08004c7c <decodeRawGyroscope>:

static int decodeRawGyroscope(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
    value->un.rawGyroscope.x = read16(&event->report[4]);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	3316      	adds	r3, #22
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 ffeb 	bl	8005c66 <read16>
 8004c90:	4603      	mov	r3, r0
 8004c92:	461a      	mov	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	829a      	strh	r2, [r3, #20]
    value->un.rawGyroscope.y = read16(&event->report[6]);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	3318      	adds	r3, #24
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 ffe2 	bl	8005c66 <read16>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	82da      	strh	r2, [r3, #22]
    value->un.rawGyroscope.z = read16(&event->report[8]);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	331a      	adds	r3, #26
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 ffd9 	bl	8005c66 <read16>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	831a      	strh	r2, [r3, #24]
    value->un.rawGyroscope.temperature = read16(&event->report[10]);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	331c      	adds	r3, #28
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 ffd0 	bl	8005c66 <read16>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	461a      	mov	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	835a      	strh	r2, [r3, #26]
    value->un.rawGyroscope.timestamp = read32(&event->report[12]);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	331e      	adds	r3, #30
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 ffdd 	bl	8005c92 <read32>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	461a      	mov	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
	...

08004cec <decodeGyroscopeCalibrated>:

static int decodeGyroscopeCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
    value->un.gyroscope.x = read16(&event->report[4]) * SCALE_Q(9);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	3316      	adds	r3, #22
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 ffb3 	bl	8005c66 <read16>
 8004d00:	4603      	mov	r3, r0
 8004d02:	ee07 3a90 	vmov	s15, r3
 8004d06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d0a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004d68 <decodeGyroscopeCalibrated+0x7c>
 8004d0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscope.y = read16(&event->report[6]) * SCALE_Q(9);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	3318      	adds	r3, #24
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 ffa2 	bl	8005c66 <read16>
 8004d22:	4603      	mov	r3, r0
 8004d24:	ee07 3a90 	vmov	s15, r3
 8004d28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d2c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004d68 <decodeGyroscopeCalibrated+0x7c>
 8004d30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscope.z = read16(&event->report[8]) * SCALE_Q(9);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	331a      	adds	r3, #26
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 ff91 	bl	8005c66 <read16>
 8004d44:	4603      	mov	r3, r0
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004d68 <decodeGyroscopeCalibrated+0x7c>
 8004d52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3708      	adds	r7, #8
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	3b000000 	.word	0x3b000000

08004d6c <decodeGyroscopeUncal>:

static int decodeGyroscopeUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
    value->un.gyroscopeUncal.x = read16(&event->report[4]) * SCALE_Q(9);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	3316      	adds	r3, #22
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 ff73 	bl	8005c66 <read16>
 8004d80:	4603      	mov	r3, r0
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d8a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroscopeUncal.y = read16(&event->report[6]) * SCALE_Q(9);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	3318      	adds	r3, #24
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 ff62 	bl	8005c66 <read16>
 8004da2:	4603      	mov	r3, r0
 8004da4:	ee07 3a90 	vmov	s15, r3
 8004da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dac:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004db0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroscopeUncal.z = read16(&event->report[8]) * SCALE_Q(9);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	331a      	adds	r3, #26
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 ff51 	bl	8005c66 <read16>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	ee07 3a90 	vmov	s15, r3
 8004dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dce:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.gyroscopeUncal.biasX = read16(&event->report[10]) * SCALE_Q(9);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	331c      	adds	r3, #28
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 ff40 	bl	8005c66 <read16>
 8004de6:	4603      	mov	r3, r0
 8004de8:	ee07 3a90 	vmov	s15, r3
 8004dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004df0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroscopeUncal.biasY = read16(&event->report[12]) * SCALE_Q(9);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	331e      	adds	r3, #30
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 ff2f 	bl	8005c66 <read16>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e12:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004e16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.gyroscopeUncal.biasZ = read16(&event->report[14]) * SCALE_Q(9);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	3320      	adds	r3, #32
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 ff1e 	bl	8005c66 <read16>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	ee07 3a90 	vmov	s15, r3
 8004e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e34:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004e4c <decodeGyroscopeUncal+0xe0>
 8004e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    return SH2_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3708      	adds	r7, #8
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	3b000000 	.word	0x3b000000

08004e50 <decodeRawMagnetometer>:

static int decodeRawMagnetometer(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
    value->un.rawMagnetometer.x = read16(&event->report[4]);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	3316      	adds	r3, #22
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 ff01 	bl	8005c66 <read16>
 8004e64:	4603      	mov	r3, r0
 8004e66:	461a      	mov	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	829a      	strh	r2, [r3, #20]
    value->un.rawMagnetometer.y = read16(&event->report[6]);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	3318      	adds	r3, #24
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 fef8 	bl	8005c66 <read16>
 8004e76:	4603      	mov	r3, r0
 8004e78:	461a      	mov	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	82da      	strh	r2, [r3, #22]
    value->un.rawMagnetometer.z = read16(&event->report[8]);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	331a      	adds	r3, #26
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 feef 	bl	8005c66 <read16>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	831a      	strh	r2, [r3, #24]
    value->un.rawMagnetometer.timestamp = read32(&event->report[12]);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	331e      	adds	r3, #30
 8004e94:	4618      	mov	r0, r3
 8004e96:	f000 fefc 	bl	8005c92 <read32>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	61da      	str	r2, [r3, #28]

    return SH2_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <decodeMagneticFieldCalibrated>:

static int decodeMagneticFieldCalibrated(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
    value->un.magneticField.x = read16(&event->report[4]) * SCALE_Q(4);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	3316      	adds	r3, #22
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 fed3 	bl	8005c66 <read16>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	ee07 3a90 	vmov	s15, r3
 8004ec6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eca:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004f28 <decodeMagneticFieldCalibrated+0x7c>
 8004ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticField.y = read16(&event->report[6]) * SCALE_Q(4);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	3318      	adds	r3, #24
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 fec2 	bl	8005c66 <read16>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	ee07 3a90 	vmov	s15, r3
 8004ee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eec:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004f28 <decodeMagneticFieldCalibrated+0x7c>
 8004ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticField.z = read16(&event->report[8]) * SCALE_Q(4);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	331a      	adds	r3, #26
 8004efe:	4618      	mov	r0, r3
 8004f00:	f000 feb1 	bl	8005c66 <read16>
 8004f04:	4603      	mov	r3, r0
 8004f06:	ee07 3a90 	vmov	s15, r3
 8004f0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f0e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004f28 <decodeMagneticFieldCalibrated+0x7c>
 8004f12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	edc3 7a07 	vstr	s15, [r3, #28]

    return SH2_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	3d800000 	.word	0x3d800000

08004f2c <decodeMagneticFieldUncal>:

static int decodeMagneticFieldUncal(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
    value->un.magneticFieldUncal.x = read16(&event->report[4]) * SCALE_Q(4);
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	3316      	adds	r3, #22
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fe93 	bl	8005c66 <read16>
 8004f40:	4603      	mov	r3, r0
 8004f42:	ee07 3a90 	vmov	s15, r3
 8004f46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f4a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.magneticFieldUncal.y = read16(&event->report[6]) * SCALE_Q(4);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	3318      	adds	r3, #24
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fe82 	bl	8005c66 <read16>
 8004f62:	4603      	mov	r3, r0
 8004f64:	ee07 3a90 	vmov	s15, r3
 8004f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f6c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004f70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.magneticFieldUncal.z = read16(&event->report[8]) * SCALE_Q(4);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	331a      	adds	r3, #26
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fe71 	bl	8005c66 <read16>
 8004f84:	4603      	mov	r3, r0
 8004f86:	ee07 3a90 	vmov	s15, r3
 8004f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f8e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	edc3 7a07 	vstr	s15, [r3, #28]

    value->un.magneticFieldUncal.biasX = read16(&event->report[10]) * SCALE_Q(4);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	331c      	adds	r3, #28
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fe60 	bl	8005c66 <read16>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	ee07 3a90 	vmov	s15, r3
 8004fac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fb0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004fb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.magneticFieldUncal.biasY = read16(&event->report[12]) * SCALE_Q(4);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	331e      	adds	r3, #30
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 fe4f 	bl	8005c66 <read16>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	ee07 3a90 	vmov	s15, r3
 8004fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fd2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.magneticFieldUncal.biasZ = read16(&event->report[14]) * SCALE_Q(4);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	3320      	adds	r3, #32
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f000 fe3e 	bl	8005c66 <read16>
 8004fea:	4603      	mov	r3, r0
 8004fec:	ee07 3a90 	vmov	s15, r3
 8004ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff4:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800500c <decodeMagneticFieldUncal+0xe0>
 8004ff8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    return SH2_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	3708      	adds	r7, #8
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}
 800500c:	3d800000 	.word	0x3d800000

08005010 <decodeRotationVector>:

static int decodeRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
    value->un.rotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	3316      	adds	r3, #22
 800501e:	4618      	mov	r0, r3
 8005020:	f000 fe21 	bl	8005c66 <read16>
 8005024:	4603      	mov	r3, r0
 8005026:	ee07 3a90 	vmov	s15, r3
 800502a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800502e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80050d0 <decodeRotationVector+0xc0>
 8005032:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.rotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	3318      	adds	r3, #24
 8005040:	4618      	mov	r0, r3
 8005042:	f000 fe10 	bl	8005c66 <read16>
 8005046:	4603      	mov	r3, r0
 8005048:	ee07 3a90 	vmov	s15, r3
 800504c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005050:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80050d0 <decodeRotationVector+0xc0>
 8005054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.rotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	331a      	adds	r3, #26
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fdff 	bl	8005c66 <read16>
 8005068:	4603      	mov	r3, r0
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005072:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80050d0 <decodeRotationVector+0xc0>
 8005076:	ee67 7a87 	vmul.f32	s15, s15, s14
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.rotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	331c      	adds	r3, #28
 8005084:	4618      	mov	r0, r3
 8005086:	f000 fdee 	bl	8005c66 <read16>
 800508a:	4603      	mov	r3, r0
 800508c:	ee07 3a90 	vmov	s15, r3
 8005090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005094:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80050d0 <decodeRotationVector+0xc0>
 8005098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.rotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	331e      	adds	r3, #30
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 fddd 	bl	8005c66 <read16>
 80050ac:	4603      	mov	r3, r0
 80050ae:	ee07 3a90 	vmov	s15, r3
 80050b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050b6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80050d4 <decodeRotationVector+0xc4>
 80050ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	38800000 	.word	0x38800000
 80050d4:	39800000 	.word	0x39800000

080050d8 <decodeGameRotationVector>:

static int decodeGameRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
    value->un.gameRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	3316      	adds	r3, #22
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fdbd 	bl	8005c66 <read16>
 80050ec:	4603      	mov	r3, r0
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050f6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005174 <decodeGameRotationVector+0x9c>
 80050fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gameRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	3318      	adds	r3, #24
 8005108:	4618      	mov	r0, r3
 800510a:	f000 fdac 	bl	8005c66 <read16>
 800510e:	4603      	mov	r3, r0
 8005110:	ee07 3a90 	vmov	s15, r3
 8005114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005118:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005174 <decodeGameRotationVector+0x9c>
 800511c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gameRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	331a      	adds	r3, #26
 800512a:	4618      	mov	r0, r3
 800512c:	f000 fd9b 	bl	8005c66 <read16>
 8005130:	4603      	mov	r3, r0
 8005132:	ee07 3a90 	vmov	s15, r3
 8005136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800513a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005174 <decodeGameRotationVector+0x9c>
 800513e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gameRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	331c      	adds	r3, #28
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fd8a 	bl	8005c66 <read16>
 8005152:	4603      	mov	r3, r0
 8005154:	ee07 3a90 	vmov	s15, r3
 8005158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800515c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8005174 <decodeGameRotationVector+0x9c>
 8005160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	38800000 	.word	0x38800000

08005178 <decodeGeomagneticRotationVector>:

static int decodeGeomagneticRotationVector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
    value->un.geoMagRotationVector.i = read16(&event->report[4]) * SCALE_Q(14);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	3316      	adds	r3, #22
 8005186:	4618      	mov	r0, r3
 8005188:	f000 fd6d 	bl	8005c66 <read16>
 800518c:	4603      	mov	r3, r0
 800518e:	ee07 3a90 	vmov	s15, r3
 8005192:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005196:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8005238 <decodeGeomagneticRotationVector+0xc0>
 800519a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.geoMagRotationVector.j = read16(&event->report[6]) * SCALE_Q(14);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	3318      	adds	r3, #24
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fd5c 	bl	8005c66 <read16>
 80051ae:	4603      	mov	r3, r0
 80051b0:	ee07 3a90 	vmov	s15, r3
 80051b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051b8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005238 <decodeGeomagneticRotationVector+0xc0>
 80051bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.geoMagRotationVector.k = read16(&event->report[8]) * SCALE_Q(14);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	331a      	adds	r3, #26
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fd4b 	bl	8005c66 <read16>
 80051d0:	4603      	mov	r3, r0
 80051d2:	ee07 3a90 	vmov	s15, r3
 80051d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051da:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005238 <decodeGeomagneticRotationVector+0xc0>
 80051de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.geoMagRotationVector.real = read16(&event->report[10]) * SCALE_Q(14);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	331c      	adds	r3, #28
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 fd3a 	bl	8005c66 <read16>
 80051f2:	4603      	mov	r3, r0
 80051f4:	ee07 3a90 	vmov	s15, r3
 80051f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051fc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005238 <decodeGeomagneticRotationVector+0xc0>
 8005200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.geoMagRotationVector.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	331e      	adds	r3, #30
 800520e:	4618      	mov	r0, r3
 8005210:	f000 fd29 	bl	8005c66 <read16>
 8005214:	4603      	mov	r3, r0
 8005216:	ee07 3a90 	vmov	s15, r3
 800521a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800521e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800523c <decodeGeomagneticRotationVector+0xc4>
 8005222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	38800000 	.word	0x38800000
 800523c:	39800000 	.word	0x39800000

08005240 <decodePressure>:

static int decodePressure(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
    value->un.pressure.value = read32(&event->report[4]) * SCALE_Q(20);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	3316      	adds	r3, #22
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fd1f 	bl	8005c92 <read32>
 8005254:	ee07 0a90 	vmov	s15, r0
 8005258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800525c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8005274 <decodePressure+0x34>
 8005260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	35800000 	.word	0x35800000

08005278 <decodeAmbientLight>:

static int decodeAmbientLight(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
    value->un.ambientLight.value = read32(&event->report[4]) * SCALE_Q(8);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	3316      	adds	r3, #22
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fd03 	bl	8005c92 <read32>
 800528c:	ee07 0a90 	vmov	s15, r0
 8005290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005294:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80052ac <decodeAmbientLight+0x34>
 8005298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3708      	adds	r7, #8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	3b800000 	.word	0x3b800000

080052b0 <decodeHumidity>:

static int decodeHumidity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
    value->un.humidity.value = read16(&event->report[4]) * SCALE_Q(8);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	3316      	adds	r3, #22
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fcd1 	bl	8005c66 <read16>
 80052c4:	4603      	mov	r3, r0
 80052c6:	ee07 3a90 	vmov	s15, r3
 80052ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052ce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80052e8 <decodeHumidity+0x38>
 80052d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	3b800000 	.word	0x3b800000

080052ec <decodeProximity>:

static int decodeProximity(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
    value->un.proximity.value = read16(&event->report[4]) * SCALE_Q(4);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	3316      	adds	r3, #22
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fcb3 	bl	8005c66 <read16>
 8005300:	4603      	mov	r3, r0
 8005302:	ee07 3a90 	vmov	s15, r3
 8005306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800530a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005324 <decodeProximity+0x38>
 800530e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	3d800000 	.word	0x3d800000

08005328 <decodeTemperature>:

static int decodeTemperature(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
    value->un.temperature.value = read16(&event->report[4]) * SCALE_Q(7);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	3316      	adds	r3, #22
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fc95 	bl	8005c66 <read16>
 800533c:	4603      	mov	r3, r0
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005346:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8005360 <decodeTemperature+0x38>
 800534a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	3c000000 	.word	0x3c000000

08005364 <decodeReserved>:

static int decodeReserved(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
    value->un.reserved.tbd = read16(&event->report[4]) * SCALE_Q(7);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	3316      	adds	r3, #22
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fc77 	bl	8005c66 <read16>
 8005378:	4603      	mov	r3, r0
 800537a:	ee07 3a90 	vmov	s15, r3
 800537e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005382:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800539c <decodeReserved+0x38>
 8005386:	ee67 7a87 	vmul.f32	s15, s15, s14
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	edc3 7a05 	vstr	s15, [r3, #20]

    return SH2_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	3c000000 	.word	0x3c000000

080053a0 <decodeTapDetector>:

static int decodeTapDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
    value->un.tapDetector.flags = event->report[4];
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	7d9a      	ldrb	r2, [r3, #22]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <decodeStepDetector>:

static int decodeStepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
    value->un.stepDetector.latency = readu32(&event->report[4]);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	3316      	adds	r3, #22
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 fc1c 	bl	8005c0c <readu32>
 80053d4:	4602      	mov	r2, r0
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	615a      	str	r2, [r3, #20]

    return SH2_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <decodeStepCounter>:

static int decodeStepCounter(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
    value->un.stepCounter.latency = readu32(&event->report[4]);
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	3316      	adds	r3, #22
 80053f2:	4618      	mov	r0, r3
 80053f4:	f000 fc0a 	bl	8005c0c <readu32>
 80053f8:	4602      	mov	r2, r0
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	615a      	str	r2, [r3, #20]
    value->un.stepCounter.steps = readu32(&event->report[8]);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	331a      	adds	r3, #26
 8005402:	4618      	mov	r0, r3
 8005404:	f000 fc02 	bl	8005c0c <readu32>
 8005408:	4603      	mov	r3, r0
 800540a:	b29a      	uxth	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	831a      	strh	r2, [r3, #24]

    return SH2_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <decodeSignificantMotion>:

static int decodeSignificantMotion(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b082      	sub	sp, #8
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	6039      	str	r1, [r7, #0]
    value->un.sigMotion.motion = readu16(&event->report[4]);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	3316      	adds	r3, #22
 8005428:	4618      	mov	r0, r3
 800542a:	f000 fbd9 	bl	8005be0 <readu16>
 800542e:	4603      	mov	r3, r0
 8005430:	461a      	mov	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3708      	adds	r7, #8
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <decodeStabilityClassifier>:

static int decodeStabilityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
    value->un.stabilityClassifier.classification = event->report[4];
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	7d9a      	ldrb	r2, [r3, #22]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <decodeShakeDetector>:

static int decodeShakeDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
    value->un.shakeDetector.shake = readu16(&event->report[4]);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	3316      	adds	r3, #22
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fbb6 	bl	8005be0 <readu16>
 8005474:	4603      	mov	r3, r0
 8005476:	461a      	mov	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <decodeFlipDetector>:

static int decodeFlipDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005486:	b580      	push	{r7, lr}
 8005488:	b082      	sub	sp, #8
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
 800548e:	6039      	str	r1, [r7, #0]
    value->un.flipDetector.flip = readu16(&event->report[4]);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	3316      	adds	r3, #22
 8005494:	4618      	mov	r0, r3
 8005496:	f000 fba3 	bl	8005be0 <readu16>
 800549a:	4603      	mov	r3, r0
 800549c:	461a      	mov	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3708      	adds	r7, #8
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <decodePickupDetector>:

static int decodePickupDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
    value->un.pickupDetector.pickup = readu16(&event->report[4]);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	3316      	adds	r3, #22
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fb90 	bl	8005be0 <readu16>
 80054c0:	4603      	mov	r3, r0
 80054c2:	461a      	mov	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <decodeStabilityDetector>:

static int decodeStabilityDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b082      	sub	sp, #8
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
 80054da:	6039      	str	r1, [r7, #0]
    value->un.stabilityDetector.stability = readu16(&event->report[4]);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	3316      	adds	r3, #22
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fb7d 	bl	8005be0 <readu16>
 80054e6:	4603      	mov	r3, r0
 80054e8:	461a      	mov	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <decodePersonalActivityClassifier>:

static int decodePersonalActivityClassifier(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
    value->un.personalActivityClassifier.page = event->report[4] & 0x7F;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	7d9b      	ldrb	r3, [r3, #22]
 8005506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800550a:	b2da      	uxtb	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	751a      	strb	r2, [r3, #20]
    value->un.personalActivityClassifier.lastPage = ((event->report[4] & 0x80) != 0);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	7d9b      	ldrb	r3, [r3, #22]
 8005514:	b25b      	sxtb	r3, r3
 8005516:	b2db      	uxtb	r3, r3
 8005518:	09db      	lsrs	r3, r3, #7
 800551a:	b2da      	uxtb	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	755a      	strb	r2, [r3, #21]
    value->un.personalActivityClassifier.mostLikelyState = event->report[5];
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	7dda      	ldrb	r2, [r3, #23]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	759a      	strb	r2, [r3, #22]
    for (int n = 0; n < 10; n++) {
 8005528:	2300      	movs	r3, #0
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	e00d      	b.n	800554a <decodePersonalActivityClassifier+0x52>
        value->un.personalActivityClassifier.confidence[n] = event->report[6+n];
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	3306      	adds	r3, #6
 8005532:	683a      	ldr	r2, [r7, #0]
 8005534:	4413      	add	r3, r2
 8005536:	7c99      	ldrb	r1, [r3, #18]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4413      	add	r3, r2
 800553e:	3317      	adds	r3, #23
 8005540:	460a      	mov	r2, r1
 8005542:	701a      	strb	r2, [r3, #0]
    for (int n = 0; n < 10; n++) {
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	3301      	adds	r3, #1
 8005548:	60fb      	str	r3, [r7, #12]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b09      	cmp	r3, #9
 800554e:	ddee      	ble.n	800552e <decodePersonalActivityClassifier+0x36>
    }
    
    return SH2_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr

0800555e <decodeSleepDetector>:

static int decodeSleepDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800555e:	b480      	push	{r7}
 8005560:	b083      	sub	sp, #12
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
 8005566:	6039      	str	r1, [r7, #0]
    value->un.sleepDetector.sleepState = event->report[4];
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	7d9a      	ldrb	r2, [r3, #22]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	751a      	strb	r2, [r3, #20]

    return SH2_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <decodeTiltDetector>:

static int decodeTiltDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b082      	sub	sp, #8
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	6039      	str	r1, [r7, #0]
    value->un.tiltDetector.tilt = readu16(&event->report[4]);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	3316      	adds	r3, #22
 800558c:	4618      	mov	r0, r3
 800558e:	f000 fb27 	bl	8005be0 <readu16>
 8005592:	4603      	mov	r3, r0
 8005594:	461a      	mov	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <decodePocketDetector>:

static int decodePocketDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
    value->un.pocketDetector.pocket = readu16(&event->report[4]);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	3316      	adds	r3, #22
 80055b2:	4618      	mov	r0, r3
 80055b4:	f000 fb14 	bl	8005be0 <readu16>
 80055b8:	4603      	mov	r3, r0
 80055ba:	461a      	mov	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <decodeCircleDetector>:

static int decodeCircleDetector(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b082      	sub	sp, #8
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
 80055d2:	6039      	str	r1, [r7, #0]
    value->un.circleDetector.circle = readu16(&event->report[4]);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	3316      	adds	r3, #22
 80055d8:	4618      	mov	r0, r3
 80055da:	f000 fb01 	bl	8005be0 <readu16>
 80055de:	4603      	mov	r3, r0
 80055e0:	461a      	mov	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <decodeHeartRateMonitor>:

static int decodeHeartRateMonitor(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
    value->un.heartRateMonitor.heartRate = readu16(&event->report[4]);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	3316      	adds	r3, #22
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 faee 	bl	8005be0 <readu16>
 8005604:	4603      	mov	r3, r0
 8005606:	461a      	mov	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	829a      	strh	r2, [r3, #20]

    return SH2_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <decodeArvrStabilizedRV>:

static int decodeArvrStabilizedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedRV.i = read16(&event->report[4]) * SCALE_Q(14);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	3316      	adds	r3, #22
 8005626:	4618      	mov	r0, r3
 8005628:	f000 fb1d 	bl	8005c66 <read16>
 800562c:	4603      	mov	r3, r0
 800562e:	ee07 3a90 	vmov	s15, r3
 8005632:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005636:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80056d8 <decodeArvrStabilizedRV+0xc0>
 800563a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedRV.j = read16(&event->report[6]) * SCALE_Q(14);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	3318      	adds	r3, #24
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fb0c 	bl	8005c66 <read16>
 800564e:	4603      	mov	r3, r0
 8005650:	ee07 3a90 	vmov	s15, r3
 8005654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005658:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80056d8 <decodeArvrStabilizedRV+0xc0>
 800565c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedRV.k = read16(&event->report[8]) * SCALE_Q(14);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	331a      	adds	r3, #26
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fafb 	bl	8005c66 <read16>
 8005670:	4603      	mov	r3, r0
 8005672:	ee07 3a90 	vmov	s15, r3
 8005676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800567a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80056d8 <decodeArvrStabilizedRV+0xc0>
 800567e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	331c      	adds	r3, #28
 800568c:	4618      	mov	r0, r3
 800568e:	f000 faea 	bl	8005c66 <read16>
 8005692:	4603      	mov	r3, r0
 8005694:	ee07 3a90 	vmov	s15, r3
 8005698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800569c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80056d8 <decodeArvrStabilizedRV+0xc0>
 80056a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.arvrStabilizedRV.accuracy = read16(&event->report[12]) * SCALE_Q(12);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	331e      	adds	r3, #30
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fad9 	bl	8005c66 <read16>
 80056b4:	4603      	mov	r3, r0
 80056b6:	ee07 3a90 	vmov	s15, r3
 80056ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056be:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80056dc <decodeArvrStabilizedRV+0xc4>
 80056c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return SH2_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3708      	adds	r7, #8
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	38800000 	.word	0x38800000
 80056dc:	39800000 	.word	0x39800000

080056e0 <decodeArvrStabilizedGRV>:

static int decodeArvrStabilizedGRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
    value->un.arvrStabilizedGRV.i = read16(&event->report[4]) * SCALE_Q(14);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	3316      	adds	r3, #22
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 fab9 	bl	8005c66 <read16>
 80056f4:	4603      	mov	r3, r0
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056fe:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800577c <decodeArvrStabilizedGRV+0x9c>
 8005702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.arvrStabilizedGRV.j = read16(&event->report[6]) * SCALE_Q(14);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	3318      	adds	r3, #24
 8005710:	4618      	mov	r0, r3
 8005712:	f000 faa8 	bl	8005c66 <read16>
 8005716:	4603      	mov	r3, r0
 8005718:	ee07 3a90 	vmov	s15, r3
 800571c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005720:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800577c <decodeArvrStabilizedGRV+0x9c>
 8005724:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.arvrStabilizedGRV.k = read16(&event->report[8]) * SCALE_Q(14);
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	331a      	adds	r3, #26
 8005732:	4618      	mov	r0, r3
 8005734:	f000 fa97 	bl	8005c66 <read16>
 8005738:	4603      	mov	r3, r0
 800573a:	ee07 3a90 	vmov	s15, r3
 800573e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005742:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800577c <decodeArvrStabilizedGRV+0x9c>
 8005746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.arvrStabilizedGRV.real = read16(&event->report[10]) * SCALE_Q(14);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	331c      	adds	r3, #28
 8005754:	4618      	mov	r0, r3
 8005756:	f000 fa86 	bl	8005c66 <read16>
 800575a:	4603      	mov	r3, r0
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005764:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800577c <decodeArvrStabilizedGRV+0x9c>
 8005768:	ee67 7a87 	vmul.f32	s15, s15, s14
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	edc3 7a08 	vstr	s15, [r3, #32]

    return SH2_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	38800000 	.word	0x38800000

08005780 <decodeGyroIntegratedRV>:

static int decodeGyroIntegratedRV(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
    value->un.gyroIntegratedRV.i = read16(&event->report[0]) * SCALE_Q(14);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	3312      	adds	r3, #18
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fa69 	bl	8005c66 <read16>
 8005794:	4603      	mov	r3, r0
 8005796:	ee07 3a90 	vmov	s15, r3
 800579a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800579e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005884 <decodeGyroIntegratedRV+0x104>
 80057a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	edc3 7a05 	vstr	s15, [r3, #20]
    value->un.gyroIntegratedRV.j = read16(&event->report[2]) * SCALE_Q(14);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	3314      	adds	r3, #20
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 fa58 	bl	8005c66 <read16>
 80057b6:	4603      	mov	r3, r0
 80057b8:	ee07 3a90 	vmov	s15, r3
 80057bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057c0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005884 <decodeGyroIntegratedRV+0x104>
 80057c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.gyroIntegratedRV.k = read16(&event->report[4]) * SCALE_Q(14);
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	3316      	adds	r3, #22
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 fa47 	bl	8005c66 <read16>
 80057d8:	4603      	mov	r3, r0
 80057da:	ee07 3a90 	vmov	s15, r3
 80057de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057e2:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8005884 <decodeGyroIntegratedRV+0x104>
 80057e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.gyroIntegratedRV.real = read16(&event->report[6]) * SCALE_Q(14);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	3318      	adds	r3, #24
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 fa36 	bl	8005c66 <read16>
 80057fa:	4603      	mov	r3, r0
 80057fc:	ee07 3a90 	vmov	s15, r3
 8005800:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005804:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8005884 <decodeGyroIntegratedRV+0x104>
 8005808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	edc3 7a08 	vstr	s15, [r3, #32]
    value->un.gyroIntegratedRV.angVelX = read16(&event->report[8]) * SCALE_Q(10);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	331a      	adds	r3, #26
 8005816:	4618      	mov	r0, r3
 8005818:	f000 fa25 	bl	8005c66 <read16>
 800581c:	4603      	mov	r3, r0
 800581e:	ee07 3a90 	vmov	s15, r3
 8005822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005826:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005888 <decodeGyroIntegratedRV+0x108>
 800582a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.gyroIntegratedRV.angVelY = read16(&event->report[10]) * SCALE_Q(10);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	331c      	adds	r3, #28
 8005838:	4618      	mov	r0, r3
 800583a:	f000 fa14 	bl	8005c66 <read16>
 800583e:	4603      	mov	r3, r0
 8005840:	ee07 3a90 	vmov	s15, r3
 8005844:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005848:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005888 <decodeGyroIntegratedRV+0x108>
 800584c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    value->un.gyroIntegratedRV.angVelZ = read16(&event->report[12]) * SCALE_Q(10);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	331e      	adds	r3, #30
 800585a:	4618      	mov	r0, r3
 800585c:	f000 fa03 	bl	8005c66 <read16>
 8005860:	4603      	mov	r3, r0
 8005862:	ee07 3a90 	vmov	s15, r3
 8005866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800586a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8005888 <decodeGyroIntegratedRV+0x108>
 800586e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    return SH2_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	38800000 	.word	0x38800000
 8005888:	3a800000 	.word	0x3a800000

0800588c <decodeIZroRequest>:

static int decodeIZroRequest(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
    value->un.izroRequest.intent = (sh2_IZroMotionIntent_t)event->report[4];
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	7d9a      	ldrb	r2, [r3, #22]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	751a      	strb	r2, [r3, #20]
    value->un.izroRequest.request = (sh2_IZroMotionRequest_t)event->report[5];
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	7dda      	ldrb	r2, [r3, #23]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	755a      	strb	r2, [r3, #21]

    return SH2_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <decodeRawOptFlow>:

static int decodeRawOptFlow(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
    // Decode Raw optical flow
    value->un.rawOptFlow.dx = read16(&event->report[4]);
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	3316      	adds	r3, #22
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 f9cf 	bl	8005c66 <read16>
 80058c8:	4603      	mov	r3, r0
 80058ca:	461a      	mov	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	835a      	strh	r2, [r3, #26]
    value->un.rawOptFlow.dy = read16(&event->report[6]);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	3318      	adds	r3, #24
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 f9c6 	bl	8005c66 <read16>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	839a      	strh	r2, [r3, #28]
    value->un.rawOptFlow.iq = read16(&event->report[8]);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	331a      	adds	r3, #26
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f9bd 	bl	8005c66 <read16>
 80058ec:	4603      	mov	r3, r0
 80058ee:	461a      	mov	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	83da      	strh	r2, [r3, #30]
    value->un.rawOptFlow.resX = read8(&event->report[10]);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	331c      	adds	r3, #28
 80058f8:	4618      	mov	r0, r3
 80058fa:	f000 f9a5 	bl	8005c48 <read8>
 80058fe:	4603      	mov	r3, r0
 8005900:	b2da      	uxtb	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f883 2020 	strb.w	r2, [r3, #32]
    value->un.rawOptFlow.resY = read8(&event->report[11]);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	331d      	adds	r3, #29
 800590c:	4618      	mov	r0, r3
 800590e:	f000 f99b 	bl	8005c48 <read8>
 8005912:	4603      	mov	r3, r0
 8005914:	b2da      	uxtb	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    value->un.rawOptFlow.shutter = read8(&event->report[12]);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	331e      	adds	r3, #30
 8005920:	4618      	mov	r0, r3
 8005922:	f000 f991 	bl	8005c48 <read8>
 8005926:	4603      	mov	r3, r0
 8005928:	b2da      	uxtb	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    value->un.rawOptFlow.frameMax = read8(&event->report[13]);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	331f      	adds	r3, #31
 8005934:	4618      	mov	r0, r3
 8005936:	f000 f987 	bl	8005c48 <read8>
 800593a:	4603      	mov	r3, r0
 800593c:	b2da      	uxtb	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    value->un.rawOptFlow.frameAvg = read8(&event->report[14]);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	3320      	adds	r3, #32
 8005948:	4618      	mov	r0, r3
 800594a:	f000 f97d 	bl	8005c48 <read8>
 800594e:	4603      	mov	r3, r0
 8005950:	b2da      	uxtb	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    value->un.rawOptFlow.frameMin = read8(&event->report[15]);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	3321      	adds	r3, #33	; 0x21
 800595c:	4618      	mov	r0, r3
 800595e:	f000 f973 	bl	8005c48 <read8>
 8005962:	4603      	mov	r3, r0
 8005964:	b2da      	uxtb	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    value->un.rawOptFlow.laserOn = read8(&event->report[16]);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	3322      	adds	r3, #34	; 0x22
 8005970:	4618      	mov	r0, r3
 8005972:	f000 f969 	bl	8005c48 <read8>
 8005976:	4603      	mov	r3, r0
 8005978:	b2da      	uxtb	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    value->un.rawOptFlow.dt = read16(&event->report[18]);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	3324      	adds	r3, #36	; 0x24
 8005984:	4618      	mov	r0, r3
 8005986:	f000 f96e 	bl	8005c66 <read16>
 800598a:	4603      	mov	r3, r0
 800598c:	461a      	mov	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	831a      	strh	r2, [r3, #24]
    value->un.rawOptFlow.timestamp = read32(&event->report[20]);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	3326      	adds	r3, #38	; 0x26
 8005996:	4618      	mov	r0, r3
 8005998:	f000 f97b 	bl	8005c92 <read32>
 800599c:	4603      	mov	r3, r0
 800599e:	461a      	mov	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	615a      	str	r2, [r3, #20]
    
    return SH2_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
	...

080059b0 <decodeDeadReckoningPose>:

static int decodeDeadReckoningPose(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
    value->un.deadReckoningPose.timestamp = read32(&event->report[4]);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	3316      	adds	r3, #22
 80059be:	4618      	mov	r0, r3
 80059c0:	f000 f967 	bl	8005c92 <read32>
 80059c4:	4603      	mov	r3, r0
 80059c6:	461a      	mov	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	615a      	str	r2, [r3, #20]
    value->un.deadReckoningPose.linPosX = read32(&event->report[8]) * SCALE_Q(17);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	331a      	adds	r3, #26
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 f95e 	bl	8005c92 <read32>
 80059d6:	ee07 0a90 	vmov	s15, r0
 80059da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059de:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8005b78 <decodeDeadReckoningPose+0x1c8>
 80059e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	edc3 7a06 	vstr	s15, [r3, #24]
    value->un.deadReckoningPose.linPosY = read32(&event->report[12]) * SCALE_Q(17);
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	331e      	adds	r3, #30
 80059f0:	4618      	mov	r0, r3
 80059f2:	f000 f94e 	bl	8005c92 <read32>
 80059f6:	ee07 0a90 	vmov	s15, r0
 80059fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059fe:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8005b78 <decodeDeadReckoningPose+0x1c8>
 8005a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	edc3 7a07 	vstr	s15, [r3, #28]
    value->un.deadReckoningPose.linPosZ = read32(&event->report[16]) * SCALE_Q(17);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	3322      	adds	r3, #34	; 0x22
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 f93e 	bl	8005c92 <read32>
 8005a16:	ee07 0a90 	vmov	s15, r0
 8005a1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a1e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8005b78 <decodeDeadReckoningPose+0x1c8>
 8005a22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	edc3 7a08 	vstr	s15, [r3, #32]

    value->un.deadReckoningPose.i = read32(&event->report[20]) * SCALE_Q(30);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	3326      	adds	r3, #38	; 0x26
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 f92e 	bl	8005c92 <read32>
 8005a36:	ee07 0a90 	vmov	s15, r0
 8005a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a3e:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8005b7c <decodeDeadReckoningPose+0x1cc>
 8005a42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    value->un.deadReckoningPose.j = read32(&event->report[24]) * SCALE_Q(30);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	332a      	adds	r3, #42	; 0x2a
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 f91e 	bl	8005c92 <read32>
 8005a56:	ee07 0a90 	vmov	s15, r0
 8005a5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a5e:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005b7c <decodeDeadReckoningPose+0x1cc>
 8005a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    value->un.deadReckoningPose.k = read32(&event->report[28]) * SCALE_Q(30);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	332e      	adds	r3, #46	; 0x2e
 8005a70:	4618      	mov	r0, r3
 8005a72:	f000 f90e 	bl	8005c92 <read32>
 8005a76:	ee07 0a90 	vmov	s15, r0
 8005a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a7e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005b7c <decodeDeadReckoningPose+0x1cc>
 8005a82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    value->un.deadReckoningPose.real = read32(&event->report[32]) * SCALE_Q(30);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	3332      	adds	r3, #50	; 0x32
 8005a90:	4618      	mov	r0, r3
 8005a92:	f000 f8fe 	bl	8005c92 <read32>
 8005a96:	ee07 0a90 	vmov	s15, r0
 8005a9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a9e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8005b7c <decodeDeadReckoningPose+0x1cc>
 8005aa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    value->un.deadReckoningPose.linVelX = read32(&event->report[36]) * SCALE_Q(25);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	3336      	adds	r3, #54	; 0x36
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f000 f8ee 	bl	8005c92 <read32>
 8005ab6:	ee07 0a90 	vmov	s15, r0
 8005aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005abe:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005ac2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    value->un.deadReckoningPose.linVelY = read32(&event->report[40]) * SCALE_Q(25);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	333a      	adds	r3, #58	; 0x3a
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 f8de 	bl	8005c92 <read32>
 8005ad6:	ee07 0a90 	vmov	s15, r0
 8005ada:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ade:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005ae2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    value->un.deadReckoningPose.linVelZ = read32(&event->report[44]) * SCALE_Q(25);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	333e      	adds	r3, #62	; 0x3e
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 f8ce 	bl	8005c92 <read32>
 8005af6:	ee07 0a90 	vmov	s15, r0
 8005afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005afe:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    value->un.deadReckoningPose.angVelX = read32(&event->report[48]) * SCALE_Q(25);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	3342      	adds	r3, #66	; 0x42
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 f8be 	bl	8005c92 <read32>
 8005b16:	ee07 0a90 	vmov	s15, r0
 8005b1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b1e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    value->un.deadReckoningPose.angVelY = read32(&event->report[52]) * SCALE_Q(25);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	3346      	adds	r3, #70	; 0x46
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 f8ae 	bl	8005c92 <read32>
 8005b36:	ee07 0a90 	vmov	s15, r0
 8005b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b3e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    value->un.deadReckoningPose.angVelZ = read32(&event->report[56]) * SCALE_Q(25);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	334a      	adds	r3, #74	; 0x4a
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 f89e 	bl	8005c92 <read32>
 8005b56:	ee07 0a90 	vmov	s15, r0
 8005b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b5e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005b80 <decodeDeadReckoningPose+0x1d0>
 8005b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    return SH2_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	37000000 	.word	0x37000000
 8005b7c:	30800000 	.word	0x30800000
 8005b80:	33000000 	.word	0x33000000

08005b84 <decodeWheelEncoder>:

static int decodeWheelEncoder(sh2_SensorValue_t *value, const sh2_SensorEvent_t *event){
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
    value->un.wheelEncoder.timestamp = read32(&event->report[4]);
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	3316      	adds	r3, #22
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 f87d 	bl	8005c92 <read32>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	615a      	str	r2, [r3, #20]
    value->un.wheelEncoder.wheelIndex = read8(&event->report[8]);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	331a      	adds	r3, #26
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f000 f84f 	bl	8005c48 <read8>
 8005baa:	4603      	mov	r3, r0
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	761a      	strb	r2, [r3, #24]
    value->un.wheelEncoder.dataType = read8(&event->report[9]);
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	331b      	adds	r3, #27
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 f846 	bl	8005c48 <read8>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	b2da      	uxtb	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	765a      	strb	r2, [r3, #25]
    value->un.wheelEncoder.data = read16(&event->report[10]);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	331c      	adds	r3, #28
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 f84c 	bl	8005c66 <read16>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	835a      	strh	r2, [r3, #26]
    return SH2_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3708      	adds	r7, #8
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <readu16>:
{
    *p = (uint8_t)(value & 0xFF);
}

uint16_t readu16(const uint8_t *p)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
    uint16_t retval = p[0] | (p[1] << 8);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	b21a      	sxth	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	021b      	lsls	r3, r3, #8
 8005bf6:	b21b      	sxth	r3, r3
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	b21b      	sxth	r3, r3
 8005bfc:	81fb      	strh	r3, [r7, #14]
    return retval;
 8005bfe:	89fb      	ldrh	r3, [r7, #14]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3714      	adds	r7, #20
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <readu32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

uint32_t readu32(const uint8_t *p)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
    uint32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	021b      	lsls	r3, r3, #8
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3302      	adds	r3, #2
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	041b      	lsls	r3, r3, #16
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	3303      	adds	r3, #3
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	061b      	lsls	r3, r3, #24
 8005c36:	4313      	orrs	r3, r2
 8005c38:	60fb      	str	r3, [r7, #12]
    return retval;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <read8>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int8_t read8(const uint8_t *p)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
    int8_t retval = p[0];
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	73fb      	strb	r3, [r7, #15]
    return retval;
 8005c56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3714      	adds	r7, #20
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <read16>:
{
    *p = (uint8_t)(value & 0xFF);
}

int16_t read16(const uint8_t *p)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
    int16_t retval = p[0] | (p[1] << 8);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	b21a      	sxth	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	3301      	adds	r3, #1
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	b21b      	sxth	r3, r3
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	81fb      	strh	r3, [r7, #14]
    return retval;
 8005c82:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <read32>:
    value >>= 8;
    *p = (uint8_t)(value & 0xFF);
}

int32_t read32(const uint8_t *p)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b085      	sub	sp, #20
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
    int32_t retval = p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	021b      	lsls	r3, r3, #8
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	3302      	adds	r3, #2
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	041b      	lsls	r3, r3, #16
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	3303      	adds	r3, #3
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	061b      	lsls	r3, r3, #24
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
    return retval;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
	...

08005cd0 <shtp_init>:

// ------------------------------------------------------------------------
// Private functions

static void shtp_init(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
    // Clear pHal pointer in every instance.  This marks them as unallocated.
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	607b      	str	r3, [r7, #4]
 8005cda:	e00b      	b.n	8005cf4 <shtp_init+0x24>
        instances[n].pHal = 0;
 8005cdc:	4a0b      	ldr	r2, [pc, #44]	; (8005d0c <shtp_init+0x3c>)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f640 1114 	movw	r1, #2324	; 0x914
 8005ce4:	fb01 f303 	mul.w	r3, r1, r3
 8005ce8:	4413      	add	r3, r2
 8005cea:	2200      	movs	r2, #0
 8005cec:	601a      	str	r2, [r3, #0]
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	607b      	str	r3, [r7, #4]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	ddf0      	ble.n	8005cdc <shtp_init+0xc>
    }

    // Set the initialized flag so this doesn't happen again.
    shtp_initialized = true;
 8005cfa:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <shtp_init+0x40>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	701a      	strb	r2, [r3, #0]
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	200005e8 	.word	0x200005e8
 8005d10:	20000efc 	.word	0x20000efc

08005d14 <getInstance>:

static shtp_t *getInstance(void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	e014      	b.n	8005d4a <getInstance+0x36>
        if (instances[n].pHal == 0) {
 8005d20:	4a0f      	ldr	r2, [pc, #60]	; (8005d60 <getInstance+0x4c>)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f640 1114 	movw	r1, #2324	; 0x914
 8005d28:	fb01 f303 	mul.w	r3, r1, r3
 8005d2c:	4413      	add	r3, r2
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d107      	bne.n	8005d44 <getInstance+0x30>
            // This instance is free
            return &instances[n];
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f640 1214 	movw	r2, #2324	; 0x914
 8005d3a:	fb02 f303 	mul.w	r3, r2, r3
 8005d3e:	4a08      	ldr	r2, [pc, #32]	; (8005d60 <getInstance+0x4c>)
 8005d40:	4413      	add	r3, r2
 8005d42:	e006      	b.n	8005d52 <getInstance+0x3e>
    for (int n = 0; n < SHTP_INSTANCES; n++) {
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3301      	adds	r3, #1
 8005d48:	607b      	str	r3, [r7, #4]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	dde7      	ble.n	8005d20 <getInstance+0xc>
        }
    }

    // Can't give an instance, none are free
    return 0;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	200005e8 	.word	0x200005e8

08005d64 <min_u16>:


static inline uint16_t min_u16(uint16_t a, uint16_t b)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	460a      	mov	r2, r1
 8005d6e:	80fb      	strh	r3, [r7, #6]
 8005d70:	4613      	mov	r3, r2
 8005d72:	80bb      	strh	r3, [r7, #4]
    if (a < b) {
 8005d74:	88fa      	ldrh	r2, [r7, #6]
 8005d76:	88bb      	ldrh	r3, [r7, #4]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d201      	bcs.n	8005d80 <min_u16+0x1c>
        return a;
 8005d7c:	88fb      	ldrh	r3, [r7, #6]
 8005d7e:	e000      	b.n	8005d82 <min_u16+0x1e>
    }
    else {
        return b;
 8005d80:	88bb      	ldrh	r3, [r7, #4]
    }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	370c      	adds	r7, #12
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <txProcess>:

// Send a cargo as a sequence of transports
static int txProcess(shtp_t *pShtp, uint8_t chan, const uint8_t* pData, uint32_t len)
{
 8005d8e:	b590      	push	{r4, r7, lr}
 8005d90:	b08b      	sub	sp, #44	; 0x2c
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	607a      	str	r2, [r7, #4]
 8005d98:	603b      	str	r3, [r7, #0]
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	72fb      	strb	r3, [r7, #11]
    int status = SH2_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	627b      	str	r3, [r7, #36]	; 0x24
    
    bool continuation = false;
 8005da2:	2300      	movs	r3, #0
 8005da4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint16_t cursor = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	843b      	strh	r3, [r7, #32]
    uint16_t remaining;
    uint16_t transferLen;  // length of transfer, minus the header
    uint16_t lenField;

    cursor = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	843b      	strh	r3, [r7, #32]
    remaining = len;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	83fb      	strh	r3, [r7, #30]
    while (remaining > 0) {
 8005db4:	e090      	b.n	8005ed8 <txProcess+0x14a>
        // How much data (not header) can we send in next transfer
        transferLen = min_u16(remaining, SH2_HAL_MAX_TRANSFER_OUT-SHTP_HDR_LEN);
 8005db6:	8bfb      	ldrh	r3, [r7, #30]
 8005db8:	217c      	movs	r1, #124	; 0x7c
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7ff ffd2 	bl	8005d64 <min_u16>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	837b      	strh	r3, [r7, #26]
        
        // Length field will be transferLen + SHTP_HDR_LEN
        lenField = transferLen + SHTP_HDR_LEN;
 8005dc4:	8b7b      	ldrh	r3, [r7, #26]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	833b      	strh	r3, [r7, #24]

        // Put the header in the out buffer
        pShtp->outTransfer[0] = lenField & 0xFF;
 8005dca:	8b3b      	ldrh	r3, [r7, #24]
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	731a      	strb	r2, [r3, #12]
        pShtp->outTransfer[1] = (lenField >> 8) & 0x7F;
 8005dd2:	8b3b      	ldrh	r3, [r7, #24]
 8005dd4:	0a1b      	lsrs	r3, r3, #8
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	735a      	strb	r2, [r3, #13]
        if (continuation) {
 8005de4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d006      	beq.n	8005dfa <txProcess+0x6c>
            pShtp->outTransfer[1] |= 0x80;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	7b5b      	ldrb	r3, [r3, #13]
 8005df0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	735a      	strb	r2, [r3, #13]
        }
        pShtp->outTransfer[2] = chan;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	7afa      	ldrb	r2, [r7, #11]
 8005dfe:	739a      	strb	r2, [r3, #14]
        pShtp->outTransfer[3] = pShtp->chan[chan].nextOutSeq++;
 8005e00:	7afa      	ldrb	r2, [r7, #11]
 8005e02:	68f9      	ldr	r1, [r7, #12]
 8005e04:	4613      	mov	r3, r2
 8005e06:	005b      	lsls	r3, r3, #1
 8005e08:	4413      	add	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	440b      	add	r3, r1
 8005e0e:	f603 0398 	addw	r3, r3, #2200	; 0x898
 8005e12:	7819      	ldrb	r1, [r3, #0]
 8005e14:	1c4b      	adds	r3, r1, #1
 8005e16:	b2dc      	uxtb	r4, r3
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	4413      	add	r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	4403      	add	r3, r0
 8005e24:	f603 0398 	addw	r3, r3, #2200	; 0x898
 8005e28:	4622      	mov	r2, r4
 8005e2a:	701a      	strb	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	460a      	mov	r2, r1
 8005e30:	73da      	strb	r2, [r3, #15]

        // Stage one tranfer in the out buffer
        memcpy(pShtp->outTransfer+SHTP_HDR_LEN, pData+cursor, transferLen);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	330c      	adds	r3, #12
 8005e36:	1d18      	adds	r0, r3, #4
 8005e38:	8c3b      	ldrh	r3, [r7, #32]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	8b7a      	ldrh	r2, [r7, #26]
 8005e40:	4619      	mov	r1, r3
 8005e42:	f005 f993 	bl	800b16c <memcpy>
        remaining -= transferLen;
 8005e46:	8bfa      	ldrh	r2, [r7, #30]
 8005e48:	8b7b      	ldrh	r3, [r7, #26]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	83fb      	strh	r3, [r7, #30]
        cursor += transferLen;
 8005e4e:	8c3a      	ldrh	r2, [r7, #32]
 8005e50:	8b7b      	ldrh	r3, [r7, #26]
 8005e52:	4413      	add	r3, r2
 8005e54:	843b      	strh	r3, [r7, #32]

        // Transmit (try repeatedly while HAL write returns 0)
        status = pShtp->pHal->write(pShtp->pHal, pShtp->outTransfer, lenField);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	6810      	ldr	r0, [r2, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	f102 010c 	add.w	r1, r2, #12
 8005e66:	8b3a      	ldrh	r2, [r7, #24]
 8005e68:	4798      	blx	r3
 8005e6a:	6278      	str	r0, [r7, #36]	; 0x24

/*******************************************************************************
* USER ADDED CODE
*******************************************************************************/

        uint8_t timeoutOccurred = 1;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	777b      	strb	r3, [r7, #29]
        uint32_t tickStart = HAL_GetTick();
 8005e70:	f001 fa3c 	bl	80072ec <HAL_GetTick>
 8005e74:	6178      	str	r0, [r7, #20]
        while((HAL_GetTick() - tickStart) < 10U)
 8005e76:	e013      	b.n	8005ea0 <txProcess+0x112>
        {
			shtp_service(pShtp);
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 fa3e 	bl	80062fa <shtp_service>
			status = pShtp->pHal->write(pShtp->pHal, pShtp->outTransfer, lenField);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	6810      	ldr	r0, [r2, #0]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	f102 010c 	add.w	r1, r2, #12
 8005e8e:	8b3a      	ldrh	r2, [r7, #24]
 8005e90:	4798      	blx	r3
 8005e92:	6278      	str	r0, [r7, #36]	; 0x24
			if(status)
 8005e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <txProcess+0x112>
			{
				timeoutOccurred = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	777b      	strb	r3, [r7, #29]
				break;
 8005e9e:	e006      	b.n	8005eae <txProcess+0x120>
        while((HAL_GetTick() - tickStart) < 10U)
 8005ea0:	f001 fa24 	bl	80072ec <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b09      	cmp	r3, #9
 8005eac:	d9e4      	bls.n	8005e78 <txProcess+0xea>
			}
        }

        if(timeoutOccurred)
 8005eae:	7f7b      	ldrb	r3, [r7, #29]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <txProcess+0x12c>
        	return SH2_ERR_TIMEOUT;
 8005eb4:	f06f 0305 	mvn.w	r3, #5
 8005eb8:	e013      	b.n	8005ee2 <txProcess+0x154>


/******************************************************************************/

        if (status < 0)
 8005eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	da08      	bge.n	8005ed2 <txProcess+0x144>
        {
            // Error, throw away this cargo
            pShtp->txDiscards++;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8005ec6:	1c5a      	adds	r2, r3, #1
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
            return status;
 8005ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed0:	e007      	b.n	8005ee2 <txProcess+0x154>
        }

        // For the rest of this transmission, packets are continuations.
        continuation = true;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while (remaining > 0) {
 8005ed8:	8bfb      	ldrh	r3, [r7, #30]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f47f af6b 	bne.w	8005db6 <txProcess+0x28>
    }

    return SH2_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	372c      	adds	r7, #44	; 0x2c
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd90      	pop	{r4, r7, pc}

08005eea <rxAssemble>:

static void rxAssemble(shtp_t *pShtp, uint8_t *in, uint16_t len, uint32_t t_us)
{
 8005eea:	b590      	push	{r4, r7, lr}
 8005eec:	b087      	sub	sp, #28
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	60f8      	str	r0, [r7, #12]
 8005ef2:	60b9      	str	r1, [r7, #8]
 8005ef4:	603b      	str	r3, [r7, #0]
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	80fb      	strh	r3, [r7, #6]
    uint16_t payloadLen;
    bool continuation;
    uint8_t chan = 0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	75fb      	strb	r3, [r7, #23]
    uint8_t seq = 0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	75bb      	strb	r3, [r7, #22]

    // discard invalid short fragments
    if (len < SHTP_HDR_LEN) {
 8005f02:	88fb      	ldrh	r3, [r7, #6]
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d813      	bhi.n	8005f30 <rxAssemble+0x46>
        pShtp->rxShortFragments++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
        if (pShtp->eventCallback) {
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 813a 	beq.w	8006194 <rxAssemble+0x2aa>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	6892      	ldr	r2, [r2, #8]
 8005f28:	2101      	movs	r1, #1
 8005f2a:	4610      	mov	r0, r2
 8005f2c:	4798      	blx	r3
        }
        return;
 8005f2e:	e131      	b.n	8006194 <rxAssemble+0x2aa>
    }
    
    // Interpret header fields
    payloadLen = (in[0] + (in[1] << 8)) & (~0x8000);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	4413      	add	r3, r2
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005f4a:	82bb      	strh	r3, [r7, #20]
    continuation = ((in[1] & 0x80) != 0);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	b25b      	sxtb	r3, r3
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	09db      	lsrs	r3, r3, #7
 8005f58:	74fb      	strb	r3, [r7, #19]
    chan = in[2];
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	789b      	ldrb	r3, [r3, #2]
 8005f5e:	75fb      	strb	r3, [r7, #23]
    seq = in[3];
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	78db      	ldrb	r3, [r3, #3]
 8005f64:	75bb      	strb	r3, [r7, #22]

    if (seq != pShtp->chan[chan].nextInSeq){
 8005f66:	7dfa      	ldrb	r2, [r7, #23]
 8005f68:	68f9      	ldr	r1, [r7, #12]
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	4413      	add	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	440b      	add	r3, r1
 8005f74:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	7dba      	ldrb	r2, [r7, #22]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d00a      	beq.n	8005f96 <rxAssemble+0xac>
        if (pShtp->eventCallback) {
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d006      	beq.n	8005f96 <rxAssemble+0xac>
            pShtp->eventCallback(pShtp->eventCookie,
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	6892      	ldr	r2, [r2, #8]
 8005f90:	2106      	movs	r1, #6
 8005f92:	4610      	mov	r0, r2
 8005f94:	4798      	blx	r3
                                 SHTP_BAD_SN);
        }
    }
    
    if (payloadLen < SHTP_HDR_LEN) {
 8005f96:	8abb      	ldrh	r3, [r7, #20]
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	d813      	bhi.n	8005fc4 <rxAssemble+0xda>
        pShtp->rxShortFragments++;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
        if (pShtp->eventCallback) {
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 80f2 	beq.w	8006198 <rxAssemble+0x2ae>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_SHORT_FRAGMENT);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	6892      	ldr	r2, [r2, #8]
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	4610      	mov	r0, r2
 8005fc0:	4798      	blx	r3
        }
        return;
 8005fc2:	e0e9      	b.n	8006198 <rxAssemble+0x2ae>
    }
        
    if (chan >= SHTP_MAX_CHANS) {
 8005fc4:	7dfb      	ldrb	r3, [r7, #23]
 8005fc6:	2b07      	cmp	r3, #7
 8005fc8:	d913      	bls.n	8005ff2 <rxAssemble+0x108>
        // Invalid channel id.
        pShtp->rxBadChan++;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

        if (pShtp->eventCallback) {
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 80dd 	beq.w	800619c <rxAssemble+0x2b2>
            pShtp->eventCallback(pShtp->eventCookie, SHTP_BAD_RX_CHAN);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	6892      	ldr	r2, [r2, #8]
 8005fea:	2103      	movs	r1, #3
 8005fec:	4610      	mov	r0, r2
 8005fee:	4798      	blx	r3
        }
        return;
 8005ff0:	e0d4      	b.n	800619c <rxAssemble+0x2b2>
    }

    // Discard earlier assembly in progress if the received data doesn't match it.
    if (pShtp->inRemaining) {
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d040      	beq.n	800607e <rxAssemble+0x194>
        // Check this against previously received data.
        if (!continuation ||
 8005ffc:	7cfb      	ldrb	r3, [r7, #19]
 8005ffe:	f083 0301 	eor.w	r3, r3, #1
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d119      	bne.n	800603c <rxAssemble+0x152>
            (chan != pShtp->inChan) ||
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
        if (!continuation ||
 800600e:	7dfa      	ldrb	r2, [r7, #23]
 8006010:	429a      	cmp	r2, r3
 8006012:	d113      	bne.n	800603c <rxAssemble+0x152>
            (seq != pShtp->chan[chan].nextInSeq) ||
 8006014:	7dfa      	ldrb	r2, [r7, #23]
 8006016:	68f9      	ldr	r1, [r7, #12]
 8006018:	4613      	mov	r3, r2
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	4413      	add	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	440b      	add	r3, r1
 8006022:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8006026:	781b      	ldrb	r3, [r3, #0]
            (chan != pShtp->inChan) ||
 8006028:	7dba      	ldrb	r2, [r7, #22]
 800602a:	429a      	cmp	r2, r3
 800602c:	d106      	bne.n	800603c <rxAssemble+0x152>
            (payloadLen-SHTP_HDR_LEN != pShtp->inRemaining)) {
 800602e:	8abb      	ldrh	r3, [r7, #20]
 8006030:	3b04      	subs	r3, #4
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	f8b2 208c 	ldrh.w	r2, [r2, #140]	; 0x8c
            (seq != pShtp->chan[chan].nextInSeq) ||
 8006038:	4293      	cmp	r3, r2
 800603a:	d020      	beq.n	800607e <rxAssemble+0x194>
            
            if (pShtp->eventCallback) {
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d006      	beq.n	8006052 <rxAssemble+0x168>
                pShtp->eventCallback(pShtp->eventCookie,
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	6892      	ldr	r2, [r2, #8]
 800604c:	2105      	movs	r1, #5
 800604e:	4610      	mov	r0, r2
 8006050:	4798      	blx	r3
                                     SHTP_BAD_FRAGMENT);
            }
            
            // This fragment doesn't fit with previous one, discard earlier data
            pShtp->inRemaining = 0;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

            pShtp->rxInterruptedPayloads++;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8006060:	1c5a      	adds	r2, r3, #1
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            if (pShtp->eventCallback) {
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d006      	beq.n	800607e <rxAssemble+0x194>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_INTERRUPTED_PAYLOAD);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	6892      	ldr	r2, [r2, #8]
 8006078:	2107      	movs	r1, #7
 800607a:	4610      	mov	r0, r2
 800607c:	4798      	blx	r3
            }
        }
    }
    
    // Remember next sequence number we expect for this channel.
    pShtp->chan[chan].nextInSeq = seq + 1;
 800607e:	7dfa      	ldrb	r2, [r7, #23]
 8006080:	7dbb      	ldrb	r3, [r7, #22]
 8006082:	3301      	adds	r3, #1
 8006084:	b2d8      	uxtb	r0, r3
 8006086:	68f9      	ldr	r1, [r7, #12]
 8006088:	4613      	mov	r3, r2
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	4413      	add	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	440b      	add	r3, r1
 8006092:	f603 0399 	addw	r3, r3, #2201	; 0x899
 8006096:	4602      	mov	r2, r0
 8006098:	701a      	strb	r2, [r3, #0]

    if (pShtp->inRemaining == 0) {
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d122      	bne.n	80060ea <rxAssemble+0x200>
        if (payloadLen > sizeof(pShtp->inPayload)) {
 80060a4:	8abb      	ldrh	r3, [r7, #20]
 80060a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060aa:	d912      	bls.n	80060d2 <rxAssemble+0x1e8>
            // Error: This payload won't fit! Discard it.
            pShtp->rxTooLargePayloads++;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
            
            if (pShtp->eventCallback) {
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d06e      	beq.n	80061a0 <rxAssemble+0x2b6>
                pShtp->eventCallback(pShtp->eventCookie, SHTP_TOO_LARGE_PAYLOADS);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	6892      	ldr	r2, [r2, #8]
 80060ca:	2102      	movs	r1, #2
 80060cc:	4610      	mov	r0, r2
 80060ce:	4798      	blx	r3
            }

            return;
 80060d0:	e066      	b.n	80061a0 <rxAssemble+0x2b6>
        }

        // This represents a new payload

        // Store timestamp
        pShtp->inTimestamp = t_us;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

        // Start a new assembly.
        pShtp->inCursor = 0;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	f8a3 2490 	strh.w	r2, [r3, #1168]	; 0x490
        pShtp->inChan = chan;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	7dfa      	ldrb	r2, [r7, #23]
 80060e6:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    }

    // Append the new fragment to the payload under construction.
    if (len > payloadLen) {
 80060ea:	88fa      	ldrh	r2, [r7, #6]
 80060ec:	8abb      	ldrh	r3, [r7, #20]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d901      	bls.n	80060f6 <rxAssemble+0x20c>
        // Only use the valid portion of the transfer
        len = payloadLen;
 80060f2:	8abb      	ldrh	r3, [r7, #20]
 80060f4:	80fb      	strh	r3, [r7, #6]
    }
    memcpy(pShtp->inPayload + pShtp->inCursor, in+SHTP_HDR_LEN, len-SHTP_HDR_LEN);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	338f      	adds	r3, #143	; 0x8f
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	f8b2 2490 	ldrh.w	r2, [r2, #1168]	; 0x490
 8006100:	1898      	adds	r0, r3, r2
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	1d19      	adds	r1, r3, #4
 8006106:	88fb      	ldrh	r3, [r7, #6]
 8006108:	3b04      	subs	r3, #4
 800610a:	461a      	mov	r2, r3
 800610c:	f005 f82e 	bl	800b16c <memcpy>
    pShtp->inCursor += len-SHTP_HDR_LEN;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	; 0x490
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	4413      	add	r3, r2
 800611a:	b29b      	uxth	r3, r3
 800611c:	3b04      	subs	r3, #4
 800611e:	b29a      	uxth	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f8a3 2490 	strh.w	r2, [r3, #1168]	; 0x490
    pShtp->inRemaining = payloadLen - len;
 8006126:	8aba      	ldrh	r2, [r7, #20]
 8006128:	88fb      	ldrh	r3, [r7, #6]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	b29a      	uxth	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

    // If whole payload received, deliver it to channel listener.
    if (pShtp->inRemaining == 0) {
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800613a:	2b00      	cmp	r3, #0
 800613c:	d131      	bne.n	80061a2 <rxAssemble+0x2b8>

        // Call callback if there is one.
        if (pShtp->chan[chan].callback != 0) {
 800613e:	7dfa      	ldrb	r2, [r7, #23]
 8006140:	68f9      	ldr	r1, [r7, #12]
 8006142:	4613      	mov	r3, r2
 8006144:	005b      	lsls	r3, r3, #1
 8006146:	4413      	add	r3, r2
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	440b      	add	r3, r1
 800614c:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d025      	beq.n	80061a2 <rxAssemble+0x2b8>
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 8006156:	7dfa      	ldrb	r2, [r7, #23]
 8006158:	68f9      	ldr	r1, [r7, #12]
 800615a:	4613      	mov	r3, r2
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	4413      	add	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	440b      	add	r3, r1
 8006164:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8006168:	681c      	ldr	r4, [r3, #0]
 800616a:	7dfa      	ldrb	r2, [r7, #23]
 800616c:	68f9      	ldr	r1, [r7, #12]
 800616e:	4613      	mov	r3, r2
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	440b      	add	r3, r1
 8006178:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 800617c:	6818      	ldr	r0, [r3, #0]
                                       pShtp->inPayload, pShtp->inCursor,
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f103 018f 	add.w	r1, r3, #143	; 0x8f
            pShtp->chan[chan].callback(pShtp->chan[chan].cookie,
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f8b3 2490 	ldrh.w	r2, [r3, #1168]	; 0x490
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8006190:	47a0      	blx	r4
 8006192:	e006      	b.n	80061a2 <rxAssemble+0x2b8>
        return;
 8006194:	bf00      	nop
 8006196:	e004      	b.n	80061a2 <rxAssemble+0x2b8>
        return;
 8006198:	bf00      	nop
 800619a:	e002      	b.n	80061a2 <rxAssemble+0x2b8>
        return;
 800619c:	bf00      	nop
 800619e:	e000      	b.n	80061a2 <rxAssemble+0x2b8>
            return;
 80061a0:	bf00      	nop
                                       pShtp->inTimestamp);
        }
    }
}
 80061a2:	371c      	adds	r7, #28
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd90      	pop	{r4, r7, pc}

080061a8 <shtp_open>:
// Public functions

// Takes HAL pointer, returns shtp ID for use in future calls.
// HAL will be opened by this call.
void *shtp_open(sh2_Hal_t *pHal)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
    if (!shtp_initialized) {
 80061b0:	4b16      	ldr	r3, [pc, #88]	; (800620c <shtp_open+0x64>)
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	f083 0301 	eor.w	r3, r3, #1
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <shtp_open+0x1a>
        // Perform one-time module initialization
        shtp_init();
 80061be:	f7ff fd87 	bl	8005cd0 <shtp_init>
    }
    
    // Validate params
    if (pHal == 0) {
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d101      	bne.n	80061cc <shtp_open+0x24>
        // Error
        return 0;
 80061c8:	2300      	movs	r3, #0
 80061ca:	e01b      	b.n	8006204 <shtp_open+0x5c>
    }

    // Find an available instance for this open
    shtp_t *pShtp = getInstance();
 80061cc:	f7ff fda2 	bl	8005d14 <getInstance>
 80061d0:	60f8      	str	r0, [r7, #12]
    if (pShtp == 0) {
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <shtp_open+0x34>
        // No instances available, return error
        return 0;
 80061d8:	2300      	movs	r3, #0
 80061da:	e013      	b.n	8006204 <shtp_open+0x5c>
    }

    // Clear the SHTP instance as a shortcut to initializing all fields
    memset(pShtp, 0, sizeof(shtp_t));
 80061dc:	f640 1214 	movw	r2, #2324	; 0x914
 80061e0:	2100      	movs	r1, #0
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f004 ffd0 	bl	800b188 <memset>
    
    // Open HAL
    int status = pHal->open(pHal);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	4798      	blx	r3
 80061f0:	60b8      	str	r0, [r7, #8]
    if (status != SH2_OK) {
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <shtp_open+0x54>
        return 0;
 80061f8:	2300      	movs	r3, #0
 80061fa:	e003      	b.n	8006204 <shtp_open+0x5c>
    }

    // Store reference to the HAL
    pShtp->pHal = pHal;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	601a      	str	r2, [r3, #0]

    return pShtp;
 8006202:	68fb      	ldr	r3, [r7, #12]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	20000efc 	.word	0x20000efc

08006210 <shtp_setEventCallback>:
}

// Register the pointer of the callback function for reporting asynchronous events
void shtp_setEventCallback(void *pInstance, 
                           shtp_EventCallback_t * eventCallback, 
                           void *eventCookie) {
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	617b      	str	r3, [r7, #20]

    pShtp->eventCallback = eventCallback;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	605a      	str	r2, [r3, #4]
    pShtp->eventCookie = eventCookie;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	609a      	str	r2, [r3, #8]
}
 800622c:	bf00      	nop
 800622e:	371c      	adds	r7, #28
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <shtp_listenChan>:

// Register a listener for an SHTP channel
int shtp_listenChan(void *pInstance,
                    uint8_t channel,
                    shtp_Callback_t *callback, void * cookie)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	607a      	str	r2, [r7, #4]
 8006242:	603b      	str	r3, [r7, #0]
 8006244:	460b      	mov	r3, r1
 8006246:	72fb      	strb	r3, [r7, #11]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	617b      	str	r3, [r7, #20]
    
    // Balk if channel is invalid
    if ((channel == 0) || (channel >= SHTP_MAX_CHANS)) {
 800624c:	7afb      	ldrb	r3, [r7, #11]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d002      	beq.n	8006258 <shtp_listenChan+0x20>
 8006252:	7afb      	ldrb	r3, [r7, #11]
 8006254:	2b07      	cmp	r3, #7
 8006256:	d902      	bls.n	800625e <shtp_listenChan+0x26>
        return SH2_ERR_BAD_PARAM;
 8006258:	f06f 0301 	mvn.w	r3, #1
 800625c:	e016      	b.n	800628c <shtp_listenChan+0x54>
    }

    pShtp->chan[channel].callback = callback;
 800625e:	7afa      	ldrb	r2, [r7, #11]
 8006260:	6979      	ldr	r1, [r7, #20]
 8006262:	4613      	mov	r3, r2
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	4413      	add	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	440b      	add	r3, r1
 800626c:	f603 039c 	addw	r3, r3, #2204	; 0x89c
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	601a      	str	r2, [r3, #0]
    pShtp->chan[channel].cookie = cookie;
 8006274:	7afa      	ldrb	r2, [r7, #11]
 8006276:	6979      	ldr	r1, [r7, #20]
 8006278:	4613      	mov	r3, r2
 800627a:	005b      	lsls	r3, r3, #1
 800627c:	4413      	add	r3, r2
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	440b      	add	r3, r1
 8006282:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	601a      	str	r2, [r3, #0]

    return SH2_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	371c      	adds	r7, #28
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <shtp_send>:

// Send an SHTP payload on a particular channel
int shtp_send(void *pInstance,
              uint8_t channel,
              const uint8_t *payload, uint16_t len)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	607a      	str	r2, [r7, #4]
 80062a2:	461a      	mov	r2, r3
 80062a4:	460b      	mov	r3, r1
 80062a6:	72fb      	strb	r3, [r7, #11]
 80062a8:	4613      	mov	r3, r2
 80062aa:	813b      	strh	r3, [r7, #8]
    shtp_t *pShtp = (shtp_t *)pInstance;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	617b      	str	r3, [r7, #20]
    
    if (len > SH2_HAL_MAX_PAYLOAD_OUT) {
 80062b0:	893b      	ldrh	r3, [r7, #8]
 80062b2:	2b80      	cmp	r3, #128	; 0x80
 80062b4:	d909      	bls.n	80062ca <shtp_send+0x32>
        pShtp->txTooLargePayloads++;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f8d3 3910 	ldr.w	r3, [r3, #2320]	; 0x910
 80062bc:	1c5a      	adds	r2, r3, #1
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
        return SH2_ERR_BAD_PARAM;
 80062c4:	f06f 0301 	mvn.w	r3, #1
 80062c8:	e013      	b.n	80062f2 <shtp_send+0x5a>
    }
    if (channel >= SHTP_MAX_CHANS) {
 80062ca:	7afb      	ldrb	r3, [r7, #11]
 80062cc:	2b07      	cmp	r3, #7
 80062ce:	d909      	bls.n	80062e4 <shtp_send+0x4c>
        pShtp->badTxChan++;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
        return SH2_ERR_BAD_PARAM;
 80062de:	f06f 0301 	mvn.w	r3, #1
 80062e2:	e006      	b.n	80062f2 <shtp_send+0x5a>
    }

    return txProcess(pShtp, channel, payload, len);
 80062e4:	893b      	ldrh	r3, [r7, #8]
 80062e6:	7af9      	ldrb	r1, [r7, #11]
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6978      	ldr	r0, [r7, #20]
 80062ec:	f7ff fd4f 	bl	8005d8e <txProcess>
 80062f0:	4603      	mov	r3, r0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}

080062fa <shtp_service>:

// Check for received data and process it.
void shtp_service(void *pInstance)
{
 80062fa:	b590      	push	{r4, r7, lr}
 80062fc:	b087      	sub	sp, #28
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
    shtp_t *pShtp = (shtp_t *)pInstance;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	617b      	str	r3, [r7, #20]
    uint32_t t_us = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	60fb      	str	r3, [r7, #12]
    
    int len = pShtp->pHal->read(pShtp->pHal, pShtp->inTransfer, sizeof(pShtp->inTransfer), &t_us);
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	689c      	ldr	r4, [r3, #8]
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	6818      	ldr	r0, [r3, #0]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	f503 6193 	add.w	r1, r3, #1176	; 0x498
 800631a:	f107 030c 	add.w	r3, r7, #12
 800631e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006322:	47a0      	blx	r4
 8006324:	6138      	str	r0, [r7, #16]
    if (len > 0) {
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	dd08      	ble.n	800633e <shtp_service+0x44>
        rxAssemble(pShtp, pShtp->inTransfer, len, t_us);
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f503 6193 	add.w	r1, r3, #1176	; 0x498
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	b29a      	uxth	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6978      	ldr	r0, [r7, #20]
 800633a:	f7ff fdd6 	bl	8005eea <rxAssemble>
    }
}
 800633e:	bf00      	nop
 8006340:	371c      	adds	r7, #28
 8006342:	46bd      	mov	sp, r7
 8006344:	bd90      	pop	{r4, r7, pc}
	...

08006348 <BNO08x_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

BNO08x_Error_e BNO08x_Init(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
	sh2_Hal_t *pSh2Hal = 0;
 800634e:	2300      	movs	r3, #0
 8006350:	607b      	str	r3, [r7, #4]
	pSh2Hal = sh2_hal_init();
 8006352:	f000 fbb5 	bl	8006ac0 <sh2_hal_init>
 8006356:	6078      	str	r0, [r7, #4]
	int status = sh2_open(pSh2Hal, EventHandler, NULL);
 8006358:	2200      	movs	r2, #0
 800635a:	490e      	ldr	r1, [pc, #56]	; (8006394 <BNO08x_Init+0x4c>)
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7fe f925 	bl	80045ac <sh2_open>
 8006362:	6038      	str	r0, [r7, #0]
	if(status != SH2_OK)
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <BNO08x_Init+0x26>
		return BNO08x_InitError;
 800636a:	2301      	movs	r3, #1
 800636c:	e00e      	b.n	800638c <BNO08x_Init+0x44>

	sh2_setSensorCallback(ReadEvent, NULL); // incompatible??
 800636e:	2100      	movs	r1, #0
 8006370:	4809      	ldr	r0, [pc, #36]	; (8006398 <BNO08x_Init+0x50>)
 8006372:	f7fe f9c9 	bl	8004708 <sh2_setSensorCallback>

  	if(StartReports())
 8006376:	f000 f82f 	bl	80063d8 <StartReports>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <BNO08x_Init+0x3c>
  		return BNO08x_InitError;
 8006380:	2301      	movs	r3, #1
 8006382:	e003      	b.n	800638c <BNO08x_Init+0x44>

  	isInit = 1;
 8006384:	4b05      	ldr	r3, [pc, #20]	; (800639c <BNO08x_Init+0x54>)
 8006386:	2201      	movs	r2, #1
 8006388:	701a      	strb	r2, [r3, #0]

	return BNO08x_NoError;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3708      	adds	r7, #8
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	08006439 	.word	0x08006439
 8006398:	08006461 	.word	0x08006461
 800639c:	20000f29 	.word	0x20000f29

080063a0 <BNO08x_StartReports>:

BNO08x_Error_e BNO08x_StartReports(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
	if(!isInit)
 80063a4:	4b04      	ldr	r3, [pc, #16]	; (80063b8 <BNO08x_StartReports+0x18>)
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d100      	bne.n	80063ae <BNO08x_StartReports+0xe>
		while(1);
 80063ac:	e7fe      	b.n	80063ac <BNO08x_StartReports+0xc>

	return StartReports();
 80063ae:	f000 f813 	bl	80063d8 <StartReports>
 80063b2:	4603      	mov	r3, r0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	20000f29 	.word	0x20000f29

080063bc <BNO08x_ReadSensors>:


void BNO08x_ReadSensors(void)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
	if(!isInit)
 80063c0:	4b04      	ldr	r3, [pc, #16]	; (80063d4 <BNO08x_ReadSensors+0x18>)
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d100      	bne.n	80063ca <BNO08x_ReadSensors+0xe>
		while(1);
 80063c8:	e7fe      	b.n	80063c8 <BNO08x_ReadSensors+0xc>

	sh2_service();
 80063ca:	f7fe f989 	bl	80046e0 <sh2_service>
}
 80063ce:	bf00      	nop
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000f29 	.word	0x20000f29

080063d8 <StartReports>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static BNO08x_Error_e StartReports(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
		{SH2_ACCELEROMETER, {.reportInterval_us = 2000}},			// m/s^2, max interval = 500 Hz = 2000 us
		{SH2_GYROSCOPE_CALIBRATED, {.reportInterval_us = 2500}},	// rad/s, max interval = 400 Hz = 2500 us
        {SH2_GAME_ROTATION_VECTOR, {.reportInterval_us = 2500}},	// quaternions, max interval = 400 Hz = 2500 us
    };

    for (int n = 0; n < ARRAY_LEN(sensorConfig); n++)
 80063de:	2300      	movs	r3, #0
 80063e0:	60fb      	str	r3, [r7, #12]
 80063e2:	e01e      	b.n	8006422 <StartReports+0x4a>
    {
        int sensorId = sensorConfig[n].sensorId;
 80063e4:	4913      	ldr	r1, [pc, #76]	; (8006434 <StartReports+0x5c>)
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4613      	mov	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	4413      	add	r3, r2
 80063ee:	00db      	lsls	r3, r3, #3
 80063f0:	440b      	add	r3, r1
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	60bb      	str	r3, [r7, #8]

        int status = sh2_setSensorConfig(sensorId, &sensorConfig[n].config);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	b2d8      	uxtb	r0, r3
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	4613      	mov	r3, r2
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	4413      	add	r3, r2
 8006402:	00db      	lsls	r3, r3, #3
 8006404:	4a0b      	ldr	r2, [pc, #44]	; (8006434 <StartReports+0x5c>)
 8006406:	4413      	add	r3, r2
 8006408:	3304      	adds	r3, #4
 800640a:	4619      	mov	r1, r3
 800640c:	f7fe f992 	bl	8004734 <sh2_setSensorConfig>
 8006410:	6078      	str	r0, [r7, #4]
        if (status != 0)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <StartReports+0x44>
        	return BNO08x_StartReportError;
 8006418:	2302      	movs	r3, #2
 800641a:	e006      	b.n	800642a <StartReports+0x52>
    for (int n = 0; n < ARRAY_LEN(sensorConfig); n++)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	3301      	adds	r3, #1
 8006420:	60fb      	str	r3, [r7, #12]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b02      	cmp	r3, #2
 8006426:	d9dd      	bls.n	80063e4 <StartReports+0xc>
    }

    return BNO08x_NoError;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	0800b8e0 	.word	0x0800b8e0

08006438 <EventHandler>:

static void EventHandler(void * cookie, sh2_AsyncEvent_t *pEvent)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
    if (pEvent->eventId == SH2_RESET)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d102      	bne.n	8006450 <EventHandler+0x18>
        BNO08x_resetOccurred = 1;
 800644a:	4b04      	ldr	r3, [pc, #16]	; (800645c <EventHandler+0x24>)
 800644c:	2201      	movs	r2, #1
 800644e:	701a      	strb	r2, [r3, #0]
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr
 800645c:	20000f28 	.word	0x20000f28

08006460 <ReadEvent>:

static void ReadEvent(void * cookie, sh2_SensorEvent_t * event, int16_t *data)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b09a      	sub	sp, #104	; 0x68
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
    int rc;
    sh2_SensorValue_t value;

    rc = sh2_decodeSensorEvent(&value, event);
 800646c:	f107 0310 	add.w	r3, r7, #16
 8006470:	68b9      	ldr	r1, [r7, #8]
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe f988 	bl	8004788 <sh2_decodeSensorEvent>
 8006478:	6678      	str	r0, [r7, #100]	; 0x64
    if (rc != SH2_OK)
 800647a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800647c:	2b00      	cmp	r3, #0
 800647e:	d12a      	bne.n	80064d6 <ReadEvent+0x76>
        return;

    switch(value.sensorId)
 8006480:	7c3b      	ldrb	r3, [r7, #16]
 8006482:	2b08      	cmp	r3, #8
 8006484:	d01a      	beq.n	80064bc <ReadEvent+0x5c>
 8006486:	2b08      	cmp	r3, #8
 8006488:	dc26      	bgt.n	80064d8 <ReadEvent+0x78>
 800648a:	2b01      	cmp	r3, #1
 800648c:	d002      	beq.n	8006494 <ReadEvent+0x34>
 800648e:	2b02      	cmp	r3, #2
 8006490:	d00a      	beq.n	80064a8 <ReadEvent+0x48>
 8006492:	e021      	b.n	80064d8 <ReadEvent+0x78>
    {
        case SH2_ACCELEROMETER:
        	BNO08x_IMU_Data[0] = value.un.accelerometer.x;
 8006494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006496:	4a12      	ldr	r2, [pc, #72]	; (80064e0 <ReadEvent+0x80>)
 8006498:	6013      	str	r3, [r2, #0]
        	BNO08x_IMU_Data[1] = value.un.accelerometer.y;
 800649a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649c:	4a10      	ldr	r2, [pc, #64]	; (80064e0 <ReadEvent+0x80>)
 800649e:	6053      	str	r3, [r2, #4]
        	BNO08x_IMU_Data[2] = value.un.accelerometer.z;
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	4a0f      	ldr	r2, [pc, #60]	; (80064e0 <ReadEvent+0x80>)
 80064a4:	6093      	str	r3, [r2, #8]
            break;
 80064a6:	e017      	b.n	80064d8 <ReadEvent+0x78>

        case SH2_GYROSCOPE_CALIBRATED:
        	BNO08x_IMU_Data[3] = value.un.gyroscope.x;
 80064a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064aa:	4a0d      	ldr	r2, [pc, #52]	; (80064e0 <ReadEvent+0x80>)
 80064ac:	60d3      	str	r3, [r2, #12]
        	BNO08x_IMU_Data[4] = value.un.gyroscope.y;
 80064ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b0:	4a0b      	ldr	r2, [pc, #44]	; (80064e0 <ReadEvent+0x80>)
 80064b2:	6113      	str	r3, [r2, #16]
        	BNO08x_IMU_Data[5] = value.un.gyroscope.z;
 80064b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b6:	4a0a      	ldr	r2, [pc, #40]	; (80064e0 <ReadEvent+0x80>)
 80064b8:	6153      	str	r3, [r2, #20]
            break;
 80064ba:	e00d      	b.n	80064d8 <ReadEvent+0x78>

        case SH2_GAME_ROTATION_VECTOR:
        	BNO08x_IMU_Data[6] = value.un.gameRotationVector.real;
 80064bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064be:	4a08      	ldr	r2, [pc, #32]	; (80064e0 <ReadEvent+0x80>)
 80064c0:	6193      	str	r3, [r2, #24]
        	BNO08x_IMU_Data[7] = value.un.gameRotationVector.i;
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	4a06      	ldr	r2, [pc, #24]	; (80064e0 <ReadEvent+0x80>)
 80064c6:	61d3      	str	r3, [r2, #28]
        	BNO08x_IMU_Data[8] = value.un.gameRotationVector.j;
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	4a05      	ldr	r2, [pc, #20]	; (80064e0 <ReadEvent+0x80>)
 80064cc:	6213      	str	r3, [r2, #32]
        	BNO08x_IMU_Data[9] = value.un.gameRotationVector.k;
 80064ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d0:	4a03      	ldr	r2, [pc, #12]	; (80064e0 <ReadEvent+0x80>)
 80064d2:	6253      	str	r3, [r2, #36]	; 0x24
            break;
 80064d4:	e000      	b.n	80064d8 <ReadEvent+0x78>
        return;
 80064d6:	bf00      	nop
    }
}
 80064d8:	3768      	adds	r7, #104	; 0x68
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	20000f00 	.word	0x20000f00

080064e4 <bootn>:

// ------------------------------------------------------------------------
// Private methods

static void bootn(bool state)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	4603      	mov	r3, r0
 80064ec:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(KNEE_IMU_BT_GPIO_Port, KNEE_IMU_BT_Pin,
 80064ee:	79fb      	ldrb	r3, [r7, #7]
 80064f0:	461a      	mov	r2, r3
 80064f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80064f6:	4803      	ldr	r0, [pc, #12]	; (8006504 <bootn+0x20>)
 80064f8:	f002 f9d0 	bl	800889c <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80064fc:	bf00      	nop
 80064fe:	3708      	adds	r7, #8
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	48000400 	.word	0x48000400

08006508 <rstn>:

static void rstn(bool state)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	4603      	mov	r3, r0
 8006510:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(KNEE_IMU_RST_GPIO_Port, KNEE_IMU_RST_Pin,
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	461a      	mov	r2, r3
 8006516:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800651a:	4803      	ldr	r0, [pc, #12]	; (8006528 <rstn+0x20>)
 800651c:	f002 f9be 	bl	800889c <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8006520:	bf00      	nop
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	48000400 	.word	0x48000400

0800652c <ps0_waken>:

static void ps0_waken(bool state)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	4603      	mov	r3, r0
 8006534:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(KNEE_IMU_P0_GPIO_Port, KNEE_IMU_P0_Pin,
 8006536:	79fb      	ldrb	r3, [r7, #7]
 8006538:	461a      	mov	r2, r3
 800653a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800653e:	4803      	ldr	r0, [pc, #12]	; (800654c <ps0_waken+0x20>)
 8006540:	f002 f9ac 	bl	800889c <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8006544:	bf00      	nop
 8006546:	3708      	adds	r7, #8
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	48000400 	.word	0x48000400

08006550 <ps1>:

static void ps1(bool state)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	4603      	mov	r3, r0
 8006558:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(KNEE_IMU_P1_GPIO_Port, KNEE_IMU_P1_Pin,
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	461a      	mov	r2, r3
 800655e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006562:	4803      	ldr	r0, [pc, #12]	; (8006570 <ps1+0x20>)
 8006564:	f002 f99a 	bl	800889c <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8006568:	bf00      	nop
 800656a:	3708      	adds	r7, #8
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	48000400 	.word	0x48000400

08006574 <csn>:

static void csn(bool state)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	4603      	mov	r3, r0
 800657c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(KNEE_IMU_CS_GPIO_Port, KNEE_IMU_CS_Pin,
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	461a      	mov	r2, r3
 8006582:	2110      	movs	r1, #16
 8006584:	4803      	ldr	r0, [pc, #12]	; (8006594 <csn+0x20>)
 8006586:	f002 f989 	bl	800889c <HAL_GPIO_WritePin>
                      state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	48000400 	.word	0x48000400

08006598 <timeNowUs>:

static uint32_t timeNowUs(void)
{
 8006598:	b480      	push	{r7}
 800659a:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim2);
 800659c:	4b03      	ldr	r3, [pc, #12]	; (80065ac <timeNowUs+0x14>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	200003d0 	.word	0x200003d0

080065b0 <hal_init_timer>:

static void hal_init_timer(void)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	af00      	add	r7, sp, #0

    HAL_TIM_Base_Start(&htim2);
 80065b4:	4802      	ldr	r0, [pc, #8]	; (80065c0 <hal_init_timer+0x10>)
 80065b6:	f003 fe83 	bl	800a2c0 <HAL_TIM_Base_Start>
}
 80065ba:	bf00      	nop
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	200003d0 	.word	0x200003d0

080065c4 <spiDummyOp>:



static void spiDummyOp(void)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	23aa      	movs	r3, #170	; 0xaa
 80065cc:	713b      	strb	r3, [r7, #4]
    uint8_t dummyTx[1];
    uint8_t dummyRx[1];

    memset(dummyTx, 0xAA, sizeof(dummyTx));

    HAL_SPI_TransmitReceive(&hspi1, dummyTx, dummyRx, sizeof(dummyTx), 2);
 80065ce:	463a      	mov	r2, r7
 80065d0:	1d39      	adds	r1, r7, #4
 80065d2:	2302      	movs	r3, #2
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	2301      	movs	r3, #1
 80065d8:	4803      	ldr	r0, [pc, #12]	; (80065e8 <spiDummyOp+0x24>)
 80065da:	f002 fcf8 	bl	8008fce <HAL_SPI_TransmitReceive>
}
 80065de:	bf00      	nop
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	2000036c 	.word	0x2000036c

080065ec <hal_init_hw>:



static void hal_init_hw(bool dfu)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	4603      	mov	r3, r0
 80065f4:	71fb      	strb	r3, [r7, #7]
    hal_init_timer();
 80065f6:	f7ff ffdb 	bl	80065b0 <hal_init_timer>

}
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <enableInts>:

static void enableInts(void)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006606:	2017      	movs	r0, #23
 8006608:	f001 fe41 	bl	800828e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800660c:	2023      	movs	r0, #35	; 0x23
 800660e:	f001 fe3e 	bl	800828e <HAL_NVIC_EnableIRQ>
}
 8006612:	bf00      	nop
 8006614:	bd80      	pop	{r7, pc}

08006616 <disableInts>:

static void disableInts()
{
 8006616:	b580      	push	{r7, lr}
 8006618:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 800661a:	2023      	movs	r0, #35	; 0x23
 800661c:	f001 fe45 	bl	80082aa <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8006620:	2017      	movs	r0, #23
 8006622:	f001 fe42 	bl	80082aa <HAL_NVIC_DisableIRQ>
}
 8006626:	bf00      	nop
 8006628:	bd80      	pop	{r7, pc}
	...

0800662c <spiActivate>:
// Attempt to start a SPI operation.
// This can be done from interrupt context or with interrupts disabled.
// If SPI periph is not in use and there is data to send or receive,
// this will start a SPI operation.
static void spiActivate(void)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	af00      	add	r7, sp, #0
    if ((spiState == SPI_IDLE) && (rxBufLen == 0))
 8006630:	4b18      	ldr	r3, [pc, #96]	; (8006694 <spiActivate+0x68>)
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	2b03      	cmp	r3, #3
 8006636:	d12a      	bne.n	800668e <spiActivate+0x62>
 8006638:	4b17      	ldr	r3, [pc, #92]	; (8006698 <spiActivate+0x6c>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d126      	bne.n	800668e <spiActivate+0x62>
    {
        if (rxReady)
 8006640:	4b16      	ldr	r3, [pc, #88]	; (800669c <spiActivate+0x70>)
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d021      	beq.n	800668e <spiActivate+0x62>
        {
            // reset flag that was set with INTN
            rxReady = false;
 800664a:	4b14      	ldr	r3, [pc, #80]	; (800669c <spiActivate+0x70>)
 800664c:	2200      	movs	r2, #0
 800664e:	701a      	strb	r2, [r3, #0]

            // assert CSN
            csn(false);
 8006650:	2000      	movs	r0, #0
 8006652:	f7ff ff8f 	bl	8006574 <csn>

            if (txBufLen > 0)
 8006656:	4b12      	ldr	r3, [pc, #72]	; (80066a0 <spiActivate+0x74>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00e      	beq.n	800667c <spiActivate+0x50>
            {
                spiState = SPI_WRITE;
 800665e:	4b0d      	ldr	r3, [pc, #52]	; (8006694 <spiActivate+0x68>)
 8006660:	2206      	movs	r2, #6
 8006662:	701a      	strb	r2, [r3, #0]

                // Start operation to write (and, incidentally, read)
                HAL_SPI_TransmitReceive_IT(&hspi1, txBuf, rxBuf, txBufLen);
 8006664:	4b0e      	ldr	r3, [pc, #56]	; (80066a0 <spiActivate+0x74>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	b29b      	uxth	r3, r3
 800666a:	4a0e      	ldr	r2, [pc, #56]	; (80066a4 <spiActivate+0x78>)
 800666c:	490e      	ldr	r1, [pc, #56]	; (80066a8 <spiActivate+0x7c>)
 800666e:	480f      	ldr	r0, [pc, #60]	; (80066ac <spiActivate+0x80>)
 8006670:	f002 fffe 	bl	8009670 <HAL_SPI_TransmitReceive_IT>

                // Deassert Wake
                ps0_waken(true);
 8006674:	2001      	movs	r0, #1
 8006676:	f7ff ff59 	bl	800652c <ps0_waken>
                // Start SPI operation to read header (writing zeros)
                HAL_SPI_TransmitReceive_IT(&hspi1, (uint8_t *)txZeros, rxBuf, READ_LEN);
            }
        }
    }
}
 800667a:	e008      	b.n	800668e <spiActivate+0x62>
                spiState = SPI_RD_HDR;
 800667c:	4b05      	ldr	r3, [pc, #20]	; (8006694 <spiActivate+0x68>)
 800667e:	2204      	movs	r2, #4
 8006680:	701a      	strb	r2, [r3, #0]
                HAL_SPI_TransmitReceive_IT(&hspi1, (uint8_t *)txZeros, rxBuf, READ_LEN);
 8006682:	2304      	movs	r3, #4
 8006684:	4a07      	ldr	r2, [pc, #28]	; (80066a4 <spiActivate+0x78>)
 8006686:	490a      	ldr	r1, [pc, #40]	; (80066b0 <spiActivate+0x84>)
 8006688:	4808      	ldr	r0, [pc, #32]	; (80066ac <spiActivate+0x80>)
 800668a:	f002 fff1 	bl	8009670 <HAL_SPI_TransmitReceive_IT>
}
 800668e:	bf00      	nop
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	20000f2a 	.word	0x20000f2a
 8006698:	20001334 	.word	0x20001334
 800669c:	20000f31 	.word	0x20000f31
 80066a0:	200013bc 	.word	0x200013bc
 80066a4:	20000f34 	.word	0x20000f34
 80066a8:	2000133c 	.word	0x2000133c
 80066ac:	2000036c 	.word	0x2000036c
 80066b0:	0800b928 	.word	0x0800b928

080066b4 <spiCompleted>:
// Handle the end of a SPI operation.
// This can be done from interrupt context or with interrupts disabled.
// Depending on spiState, it may start a follow-up operation or transition
// to idle.  In the latter case, it will call spiActivate
static void spiCompleted(void)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
    // Get length of payload available
    uint16_t rxLen = (rxBuf[0] + (rxBuf[1] << 8)) & ~0x8000;
 80066ba:	4b33      	ldr	r3, [pc, #204]	; (8006788 <spiCompleted+0xd4>)
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	b29a      	uxth	r2, r3
 80066c0:	4b31      	ldr	r3, [pc, #196]	; (8006788 <spiCompleted+0xd4>)
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	021b      	lsls	r3, r3, #8
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	4413      	add	r3, r2
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80066d2:	80fb      	strh	r3, [r7, #6]

    // Truncate that to max len we can read
    if (rxLen > sizeof(rxBuf))
 80066d4:	88fb      	ldrh	r3, [r7, #6]
 80066d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066da:	d902      	bls.n	80066e2 <spiCompleted+0x2e>
    {
        rxLen = sizeof(rxBuf);
 80066dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066e0:	80fb      	strh	r3, [r7, #6]
    }

    if (spiState == SPI_DUMMY)
 80066e2:	4b2a      	ldr	r3, [pc, #168]	; (800678c <spiCompleted+0xd8>)
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d103      	bne.n	80066f2 <spiCompleted+0x3e>
    {
        // SPI Dummy operation completed, transition now to idle
        spiState = SPI_IDLE;
 80066ea:	4b28      	ldr	r3, [pc, #160]	; (800678c <spiCompleted+0xd8>)
 80066ec:	2203      	movs	r2, #3
 80066ee:	701a      	strb	r2, [r3, #0]
        spiState = SPI_IDLE;

        // Activate the next operation, if any.
        spiActivate();
    }
}
 80066f0:	e045      	b.n	800677e <spiCompleted+0xca>
    else if (spiState == SPI_RD_HDR)
 80066f2:	4b26      	ldr	r3, [pc, #152]	; (800678c <spiCompleted+0xd8>)
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b04      	cmp	r3, #4
 80066f8:	d11a      	bne.n	8006730 <spiCompleted+0x7c>
        if (rxLen > READ_LEN) {
 80066fa:	88fb      	ldrh	r3, [r7, #6]
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d90b      	bls.n	8006718 <spiCompleted+0x64>
            spiState = SPI_RD_BODY;
 8006700:	4b22      	ldr	r3, [pc, #136]	; (800678c <spiCompleted+0xd8>)
 8006702:	2205      	movs	r2, #5
 8006704:	701a      	strb	r2, [r3, #0]
            HAL_SPI_TransmitReceive_IT(&hspi1, (uint8_t *)txZeros, rxBuf+READ_LEN, rxLen-READ_LEN);
 8006706:	4a22      	ldr	r2, [pc, #136]	; (8006790 <spiCompleted+0xdc>)
 8006708:	88fb      	ldrh	r3, [r7, #6]
 800670a:	3b04      	subs	r3, #4
 800670c:	b29b      	uxth	r3, r3
 800670e:	4921      	ldr	r1, [pc, #132]	; (8006794 <spiCompleted+0xe0>)
 8006710:	4821      	ldr	r0, [pc, #132]	; (8006798 <spiCompleted+0xe4>)
 8006712:	f002 ffad 	bl	8009670 <HAL_SPI_TransmitReceive_IT>
}
 8006716:	e032      	b.n	800677e <spiCompleted+0xca>
            csn(true);            // deassert CSN
 8006718:	2001      	movs	r0, #1
 800671a:	f7ff ff2b 	bl	8006574 <csn>
            rxBufLen = 0;         // no rx data available
 800671e:	4b1f      	ldr	r3, [pc, #124]	; (800679c <spiCompleted+0xe8>)
 8006720:	2200      	movs	r2, #0
 8006722:	601a      	str	r2, [r3, #0]
            spiState = SPI_IDLE;  // back to idle state
 8006724:	4b19      	ldr	r3, [pc, #100]	; (800678c <spiCompleted+0xd8>)
 8006726:	2203      	movs	r2, #3
 8006728:	701a      	strb	r2, [r3, #0]
            spiActivate();        // activate next operation, if any.
 800672a:	f7ff ff7f 	bl	800662c <spiActivate>
}
 800672e:	e026      	b.n	800677e <spiCompleted+0xca>
    else if (spiState == SPI_RD_BODY)
 8006730:	4b16      	ldr	r3, [pc, #88]	; (800678c <spiCompleted+0xd8>)
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	2b05      	cmp	r3, #5
 8006736:	d10b      	bne.n	8006750 <spiCompleted+0x9c>
        csn(true);
 8006738:	2001      	movs	r0, #1
 800673a:	f7ff ff1b 	bl	8006574 <csn>
        rxBufLen = rxLen;
 800673e:	88fb      	ldrh	r3, [r7, #6]
 8006740:	4a16      	ldr	r2, [pc, #88]	; (800679c <spiCompleted+0xe8>)
 8006742:	6013      	str	r3, [r2, #0]
        spiState = SPI_IDLE;
 8006744:	4b11      	ldr	r3, [pc, #68]	; (800678c <spiCompleted+0xd8>)
 8006746:	2203      	movs	r2, #3
 8006748:	701a      	strb	r2, [r3, #0]
        spiActivate();
 800674a:	f7ff ff6f 	bl	800662c <spiActivate>
}
 800674e:	e016      	b.n	800677e <spiCompleted+0xca>
    else if (spiState == SPI_WRITE)
 8006750:	4b0e      	ldr	r3, [pc, #56]	; (800678c <spiCompleted+0xd8>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	2b06      	cmp	r3, #6
 8006756:	d112      	bne.n	800677e <spiCompleted+0xca>
        csn(true);
 8006758:	2001      	movs	r0, #1
 800675a:	f7ff ff0b 	bl	8006574 <csn>
        rxBufLen = (txBufLen < rxLen) ? txBufLen : rxLen;
 800675e:	88fa      	ldrh	r2, [r7, #6]
 8006760:	4b0f      	ldr	r3, [pc, #60]	; (80067a0 <spiCompleted+0xec>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4293      	cmp	r3, r2
 8006766:	bf28      	it	cs
 8006768:	4613      	movcs	r3, r2
 800676a:	4a0c      	ldr	r2, [pc, #48]	; (800679c <spiCompleted+0xe8>)
 800676c:	6013      	str	r3, [r2, #0]
        txBufLen = 0;
 800676e:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <spiCompleted+0xec>)
 8006770:	2200      	movs	r2, #0
 8006772:	601a      	str	r2, [r3, #0]
        spiState = SPI_IDLE;
 8006774:	4b05      	ldr	r3, [pc, #20]	; (800678c <spiCompleted+0xd8>)
 8006776:	2203      	movs	r2, #3
 8006778:	701a      	strb	r2, [r3, #0]
        spiActivate();
 800677a:	f7ff ff57 	bl	800662c <spiActivate>
}
 800677e:	bf00      	nop
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	20000f34 	.word	0x20000f34
 800678c:	20000f2a 	.word	0x20000f2a
 8006790:	20000f38 	.word	0x20000f38
 8006794:	0800b928 	.word	0x0800b928
 8006798:	2000036c 	.word	0x2000036c
 800679c:	20001334 	.word	0x20001334
 80067a0:	200013bc 	.word	0x200013bc

080067a4 <HAL_GPIO_EXTI_Callback>:


// Interrupt handlers and SPI operation callbacks

void HAL_GPIO_EXTI_Callback(uint16_t n)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	4603      	mov	r3, r0
 80067ac:	80fb      	strh	r3, [r7, #6]
    rxTimestamp_us = timeNowUs();
 80067ae:	f7ff fef3 	bl	8006598 <timeNowUs>
 80067b2:	4603      	mov	r3, r0
 80067b4:	4a06      	ldr	r2, [pc, #24]	; (80067d0 <HAL_GPIO_EXTI_Callback+0x2c>)
 80067b6:	6013      	str	r3, [r2, #0]

    inReset = false;
 80067b8:	4b06      	ldr	r3, [pc, #24]	; (80067d4 <HAL_GPIO_EXTI_Callback+0x30>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	701a      	strb	r2, [r3, #0]
    rxReady = true;
 80067be:	4b06      	ldr	r3, [pc, #24]	; (80067d8 <HAL_GPIO_EXTI_Callback+0x34>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	701a      	strb	r2, [r3, #0]

    // Start read, if possible
    spiActivate();
 80067c4:	f7ff ff32 	bl	800662c <spiActivate>
}
 80067c8:	bf00      	nop
 80067ca:	3708      	adds	r7, #8
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	20000f2c 	.word	0x20000f2c
 80067d4:	20000f30 	.word	0x20000f30
 80067d8:	20000f31 	.word	0x20000f31

080067dc <EXTI15_10_IRQHandler>:

// Handle INTN Interrupt through STM32 HAL
// (It, in turn, calls HAL_GPIO_EXTI_Callback, above)
void EXTI15_10_IRQHandler(void)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80067e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80067e4:	f002 f872 	bl	80088cc <HAL_GPIO_EXTI_IRQHandler>
}
 80067e8:	bf00      	nop
 80067ea:	bd80      	pop	{r7, pc}

080067ec <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi1)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
    if (isOpen)
 80067f4:	4b04      	ldr	r3, [pc, #16]	; (8006808 <HAL_SPI_TxRxCpltCallback+0x1c>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d001      	beq.n	8006800 <HAL_SPI_TxRxCpltCallback+0x14>
    {
        spiCompleted();
 80067fc:	f7ff ff5a 	bl	80066b4 <spiCompleted>
    }
}
 8006800:	bf00      	nop
 8006802:	3708      	adds	r7, #8
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	200013d4 	.word	0x200013d4

0800680c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef * hspi1)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]

/*******************************************************************************
* USER ADDED CODE
*******************************************************************************/

	ErrorHandler(KneeIMU_Error);
 8006814:	2004      	movs	r0, #4
 8006816:	f7fb fadd 	bl	8001dd4 <ErrorHandler>

/******************************************************************************/


}
 800681a:	bf00      	nop
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <delayUs>:
//{
//    HAL_SPI_IRQHandler(&hspi1);
//}

void delayUs(uint32_t delay)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b084      	sub	sp, #16
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
    volatile uint32_t now = timeNowUs();
 800682a:	f7ff feb5 	bl	8006598 <timeNowUs>
 800682e:	4603      	mov	r3, r0
 8006830:	60bb      	str	r3, [r7, #8]
    uint32_t start = now;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	60fb      	str	r3, [r7, #12]
    while ((now - start) < delay) {
 8006836:	e003      	b.n	8006840 <delayUs+0x1e>
        now = timeNowUs();
 8006838:	f7ff feae 	bl	8006598 <timeNowUs>
 800683c:	4603      	mov	r3, r0
 800683e:	60bb      	str	r3, [r7, #8]
    while ((now - start) < delay) {
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	429a      	cmp	r2, r3
 800684a:	d8f5      	bhi.n	8006838 <delayUs+0x16>
    }
}
 800684c:	bf00      	nop
 800684e:	bf00      	nop
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
	...

08006858 <resetDelayUs>:

void resetDelayUs(uint32_t delay)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
    volatile uint32_t now = timeNowUs();
 8006860:	f7ff fe9a 	bl	8006598 <timeNowUs>
 8006864:	4603      	mov	r3, r0
 8006866:	60bb      	str	r3, [r7, #8]
    uint32_t start = now;
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	60fb      	str	r3, [r7, #12]
    while (((now - start) < delay) && (inReset))
 800686c:	e003      	b.n	8006876 <resetDelayUs+0x1e>
    {
        now = timeNowUs();
 800686e:	f7ff fe93 	bl	8006598 <timeNowUs>
 8006872:	4603      	mov	r3, r0
 8006874:	60bb      	str	r3, [r7, #8]
    while (((now - start) < delay) && (inReset))
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	429a      	cmp	r2, r3
 8006880:	d904      	bls.n	800688c <resetDelayUs+0x34>
 8006882:	4b04      	ldr	r3, [pc, #16]	; (8006894 <resetDelayUs+0x3c>)
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	b2db      	uxtb	r3, r3
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1f0      	bne.n	800686e <resetDelayUs+0x16>
    }
}
 800688c:	bf00      	nop
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	20000f30 	.word	0x20000f30

08006898 <sh2_spi_hal_open>:

// ------------------------------------------------------------------------
// SH2 SPI Hal Methods

static int sh2_spi_hal_open(sh2_Hal_t *self)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
    int retval = SH2_OK;
 80068a0:	2300      	movs	r3, #0
 80068a2:	60fb      	str	r3, [r7, #12]

    if (isOpen)
 80068a4:	4b21      	ldr	r3, [pc, #132]	; (800692c <sh2_spi_hal_open+0x94>)
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d002      	beq.n	80068b2 <sh2_spi_hal_open+0x1a>
    {
        // Can't open if another instance is already open
        return SH2_ERR;
 80068ac:	f04f 33ff 	mov.w	r3, #4294967295
 80068b0:	e038      	b.n	8006924 <sh2_spi_hal_open+0x8c>
    }

    isOpen = true;
 80068b2:	4b1e      	ldr	r3, [pc, #120]	; (800692c <sh2_spi_hal_open+0x94>)
 80068b4:	2201      	movs	r2, #1
 80068b6:	701a      	strb	r2, [r3, #0]

    // Init hardware (false -> non-DFU config)
    hal_init_hw(false);
 80068b8:	2000      	movs	r0, #0
 80068ba:	f7ff fe97 	bl	80065ec <hal_init_hw>

    // Hold in reset
    rstn(false);
 80068be:	2000      	movs	r0, #0
 80068c0:	f7ff fe22 	bl	8006508 <rstn>

    // deassert CSN
    csn(true);
 80068c4:	2001      	movs	r0, #1
 80068c6:	f7ff fe55 	bl	8006574 <csn>

    // Clear rx, tx buffers
    rxBufLen = 0;
 80068ca:	4b19      	ldr	r3, [pc, #100]	; (8006930 <sh2_spi_hal_open+0x98>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	601a      	str	r2, [r3, #0]
    txBufLen = 0;
 80068d0:	4b18      	ldr	r3, [pc, #96]	; (8006934 <sh2_spi_hal_open+0x9c>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	601a      	str	r2, [r3, #0]
    rxDataReady = false;
 80068d6:	4b18      	ldr	r3, [pc, #96]	; (8006938 <sh2_spi_hal_open+0xa0>)
 80068d8:	2200      	movs	r2, #0
 80068da:	701a      	strb	r2, [r3, #0]
    rxReady = false;
 80068dc:	4b17      	ldr	r3, [pc, #92]	; (800693c <sh2_spi_hal_open+0xa4>)
 80068de:	2200      	movs	r2, #0
 80068e0:	701a      	strb	r2, [r3, #0]

    inReset = true;  // will change back to false when INTN serviced
 80068e2:	4b17      	ldr	r3, [pc, #92]	; (8006940 <sh2_spi_hal_open+0xa8>)
 80068e4:	2201      	movs	r2, #1
 80068e6:	701a      	strb	r2, [r3, #0]

    // Do dummy SPI operation
    // (First SPI op after reconfig has bad initial state of signals
    // so this is a throwaway operation.  Afterward, all is well.)
    spiState = SPI_DUMMY;
 80068e8:	4b16      	ldr	r3, [pc, #88]	; (8006944 <sh2_spi_hal_open+0xac>)
 80068ea:	2201      	movs	r2, #1
 80068ec:	701a      	strb	r2, [r3, #0]
    spiDummyOp();
 80068ee:	f7ff fe69 	bl	80065c4 <spiDummyOp>
    spiState = SPI_IDLE;
 80068f2:	4b14      	ldr	r3, [pc, #80]	; (8006944 <sh2_spi_hal_open+0xac>)
 80068f4:	2203      	movs	r2, #3
 80068f6:	701a      	strb	r2, [r3, #0]

    // Delay for RESET_DELAY_US to ensure reset takes effect
    delayUs(RESET_DELAY_US);
 80068f8:	f242 7010 	movw	r0, #10000	; 0x2710
 80068fc:	f7ff ff91 	bl	8006822 <delayUs>

    // To boot in SHTP-SPI mode, must have PS1=1, PS0=1.
    // PS1 is set via jumper.
    // PS0 will be 1 PS1 jumper is 1 AND PS0_WAKEN sig is 1.
    // So we set PS0_WAKEN signal to 1
    ps0_waken(true);
 8006900:	2001      	movs	r0, #1
 8006902:	f7ff fe13 	bl	800652c <ps0_waken>
    ps1(true);
 8006906:	2001      	movs	r0, #1
 8006908:	f7ff fe22 	bl	8006550 <ps1>

    // Deassert reset, boot in non-DFU mode
    bootn(true);
 800690c:	2001      	movs	r0, #1
 800690e:	f7ff fde9 	bl	80064e4 <bootn>
    rstn(true);
 8006912:	2001      	movs	r0, #1
 8006914:	f7ff fdf8 	bl	8006508 <rstn>

    // enable interrupts
    enableInts();
 8006918:	f7ff fe73 	bl	8006602 <enableInts>

    // Wait for INTN to be asserted
    resetDelayUs(START_DELAY_US);
 800691c:	480a      	ldr	r0, [pc, #40]	; (8006948 <sh2_spi_hal_open+0xb0>)
 800691e:	f7ff ff9b 	bl	8006858 <resetDelayUs>

    return retval;
 8006922:	68fb      	ldr	r3, [r7, #12]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	200013d4 	.word	0x200013d4
 8006930:	20001334 	.word	0x20001334
 8006934:	200013bc 	.word	0x200013bc
 8006938:	20001338 	.word	0x20001338
 800693c:	20000f31 	.word	0x20000f31
 8006940:	20000f30 	.word	0x20000f30
 8006944:	20000f2a 	.word	0x20000f2a
 8006948:	001e8480 	.word	0x001e8480

0800694c <sh2_spi_hal_close>:

static void sh2_spi_hal_close(sh2_Hal_t *self)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
    // Disable interrupts
    disableInts();
 8006954:	f7ff fe5f 	bl	8006616 <disableInts>

    // Set state machine to INIT state
    spiState = SPI_INIT;
 8006958:	4b15      	ldr	r3, [pc, #84]	; (80069b0 <sh2_spi_hal_close+0x64>)
 800695a:	2200      	movs	r2, #0
 800695c:	701a      	strb	r2, [r3, #0]

    // Hold sensor hub in reset
    rstn(false);
 800695e:	2000      	movs	r0, #0
 8006960:	f7ff fdd2 	bl	8006508 <rstn>

    // deassert CSN
    csn(true);
 8006964:	2001      	movs	r0, #1
 8006966:	f7ff fe05 	bl	8006574 <csn>

    // Deinit SPI peripheral
    HAL_SPI_DeInit(&hspi1);
 800696a:	4812      	ldr	r0, [pc, #72]	; (80069b4 <sh2_spi_hal_close+0x68>)
 800696c:	f002 f869 	bl	8008a42 <HAL_SPI_DeInit>

    // Deinit timer
    __HAL_TIM_DISABLE(&htim2);
 8006970:	4b11      	ldr	r3, [pc, #68]	; (80069b8 <sh2_spi_hal_close+0x6c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6a1a      	ldr	r2, [r3, #32]
 8006976:	f241 1311 	movw	r3, #4369	; 0x1111
 800697a:	4013      	ands	r3, r2
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10f      	bne.n	80069a0 <sh2_spi_hal_close+0x54>
 8006980:	4b0d      	ldr	r3, [pc, #52]	; (80069b8 <sh2_spi_hal_close+0x6c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a1a      	ldr	r2, [r3, #32]
 8006986:	f240 4344 	movw	r3, #1092	; 0x444
 800698a:	4013      	ands	r3, r2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d107      	bne.n	80069a0 <sh2_spi_hal_close+0x54>
 8006990:	4b09      	ldr	r3, [pc, #36]	; (80069b8 <sh2_spi_hal_close+0x6c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	4b08      	ldr	r3, [pc, #32]	; (80069b8 <sh2_spi_hal_close+0x6c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f022 0201 	bic.w	r2, r2, #1
 800699e:	601a      	str	r2, [r3, #0]

    // No longer open
    isOpen = false;
 80069a0:	4b06      	ldr	r3, [pc, #24]	; (80069bc <sh2_spi_hal_close+0x70>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	701a      	strb	r2, [r3, #0]
}
 80069a6:	bf00      	nop
 80069a8:	3708      	adds	r7, #8
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	20000f2a 	.word	0x20000f2a
 80069b4:	2000036c 	.word	0x2000036c
 80069b8:	200003d0 	.word	0x200003d0
 80069bc:	200013d4 	.word	0x200013d4

080069c0 <sh2_spi_hal_read>:

static int sh2_spi_hal_read(sh2_Hal_t *self, uint8_t *pBuffer, unsigned len, uint32_t *t)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
 80069cc:	603b      	str	r3, [r7, #0]
    int retval = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]

    // If there is received data available...
    if (rxBufLen > 0)
 80069d2:	4b16      	ldr	r3, [pc, #88]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d022      	beq.n	8006a20 <sh2_spi_hal_read+0x60>
    {
        // And if the data will fit in this buffer...
        if (len >= rxBufLen)
 80069da:	4b14      	ldr	r3, [pc, #80]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d311      	bcc.n	8006a08 <sh2_spi_hal_read+0x48>
        {
            // Copy data to the client buffer
            memcpy(pBuffer, rxBuf, rxBufLen);
 80069e4:	4b11      	ldr	r3, [pc, #68]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	461a      	mov	r2, r3
 80069ea:	4911      	ldr	r1, [pc, #68]	; (8006a30 <sh2_spi_hal_read+0x70>)
 80069ec:	68b8      	ldr	r0, [r7, #8]
 80069ee:	f004 fbbd 	bl	800b16c <memcpy>
            retval = rxBufLen;
 80069f2:	4b0e      	ldr	r3, [pc, #56]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	617b      	str	r3, [r7, #20]

            // Set timestamp of that data
            *t = rxTimestamp_us;
 80069f8:	4b0e      	ldr	r3, [pc, #56]	; (8006a34 <sh2_spi_hal_read+0x74>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	601a      	str	r2, [r3, #0]

            // Clear rxBuf so we can receive again
            rxBufLen = 0;
 8006a00:	4b0a      	ldr	r3, [pc, #40]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]
 8006a06:	e005      	b.n	8006a14 <sh2_spi_hal_read+0x54>
        }
        else
        {
            // Discard what was read and return error because buffer was too small.
            retval = SH2_ERR_BAD_PARAM;
 8006a08:	f06f 0301 	mvn.w	r3, #1
 8006a0c:	617b      	str	r3, [r7, #20]
            rxBufLen = 0;
 8006a0e:	4b07      	ldr	r3, [pc, #28]	; (8006a2c <sh2_spi_hal_read+0x6c>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]
        }

        // Now that rxBuf is empty, activate SPI processing to send any
        // potential write that was blocked.
        disableInts();
 8006a14:	f7ff fdff 	bl	8006616 <disableInts>
        spiActivate();
 8006a18:	f7ff fe08 	bl	800662c <spiActivate>
        enableInts();
 8006a1c:	f7ff fdf1 	bl	8006602 <enableInts>
    }

    return retval;
 8006a20:	697b      	ldr	r3, [r7, #20]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3718      	adds	r7, #24
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	20001334 	.word	0x20001334
 8006a30:	20000f34 	.word	0x20000f34
 8006a34:	20000f2c 	.word	0x20000f2c

08006a38 <sh2_spi_hal_write>:

static int sh2_spi_hal_write(sh2_Hal_t *self, uint8_t *pBuffer, unsigned len)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
    int retval = SH2_OK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	617b      	str	r3, [r7, #20]

    // Validate parameters
    if ((self == 0) || (len > sizeof(txBuf)) ||
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d008      	beq.n	8006a60 <sh2_spi_hal_write+0x28>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b80      	cmp	r3, #128	; 0x80
 8006a52:	d805      	bhi.n	8006a60 <sh2_spi_hal_write+0x28>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d005      	beq.n	8006a66 <sh2_spi_hal_write+0x2e>
        ((len > 0) && (pBuffer == 0)))
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d102      	bne.n	8006a66 <sh2_spi_hal_write+0x2e>
    {
        return SH2_ERR_BAD_PARAM;
 8006a60:	f06f 0301 	mvn.w	r3, #1
 8006a64:	e017      	b.n	8006a96 <sh2_spi_hal_write+0x5e>
    }

    // If tx buffer is not empty, return 0
    if (txBufLen != 0)
 8006a66:	4b0e      	ldr	r3, [pc, #56]	; (8006aa0 <sh2_spi_hal_write+0x68>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <sh2_spi_hal_write+0x3a>
    {
        return 0;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	e011      	b.n	8006a96 <sh2_spi_hal_write+0x5e>
    }

    // Copy data to tx buffer
    memcpy(txBuf, pBuffer, len);
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	68b9      	ldr	r1, [r7, #8]
 8006a76:	480b      	ldr	r0, [pc, #44]	; (8006aa4 <sh2_spi_hal_write+0x6c>)
 8006a78:	f004 fb78 	bl	800b16c <memcpy>
    txBufLen = len;
 8006a7c:	4a08      	ldr	r2, [pc, #32]	; (8006aa0 <sh2_spi_hal_write+0x68>)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6013      	str	r3, [r2, #0]
    retval = len;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	617b      	str	r3, [r7, #20]

    // disable SH2 interrupts for a moment
    disableInts();
 8006a86:	f7ff fdc6 	bl	8006616 <disableInts>

    // Assert Wake
    ps0_waken(false);
 8006a8a:	2000      	movs	r0, #0
 8006a8c:	f7ff fd4e 	bl	800652c <ps0_waken>

    // re-enable SH2 interrupts.
    enableInts();
 8006a90:	f7ff fdb7 	bl	8006602 <enableInts>

    return retval;
 8006a94:	697b      	ldr	r3, [r7, #20]
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3718      	adds	r7, #24
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	200013bc 	.word	0x200013bc
 8006aa4:	2000133c 	.word	0x2000133c

08006aa8 <sh2_spi_hal_getTimeUs>:

static uint32_t sh2_spi_hal_getTimeUs(sh2_Hal_t *self)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
    return timeNowUs();
 8006ab0:	f7ff fd72 	bl	8006598 <timeNowUs>
 8006ab4:	4603      	mov	r3, r0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <sh2_hal_init>:

// ------------------------------------------------------------------------
// Public methods

sh2_Hal_t *sh2_hal_init(void)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	af00      	add	r7, sp, #0
    // Set up the HAL reference object for the client
    sh2Hal.open = sh2_spi_hal_open;
 8006ac4:	4b0a      	ldr	r3, [pc, #40]	; (8006af0 <sh2_hal_init+0x30>)
 8006ac6:	4a0b      	ldr	r2, [pc, #44]	; (8006af4 <sh2_hal_init+0x34>)
 8006ac8:	601a      	str	r2, [r3, #0]
    sh2Hal.close = sh2_spi_hal_close;
 8006aca:	4b09      	ldr	r3, [pc, #36]	; (8006af0 <sh2_hal_init+0x30>)
 8006acc:	4a0a      	ldr	r2, [pc, #40]	; (8006af8 <sh2_hal_init+0x38>)
 8006ace:	605a      	str	r2, [r3, #4]
    sh2Hal.read = sh2_spi_hal_read;
 8006ad0:	4b07      	ldr	r3, [pc, #28]	; (8006af0 <sh2_hal_init+0x30>)
 8006ad2:	4a0a      	ldr	r2, [pc, #40]	; (8006afc <sh2_hal_init+0x3c>)
 8006ad4:	609a      	str	r2, [r3, #8]
    sh2Hal.write = sh2_spi_hal_write;
 8006ad6:	4b06      	ldr	r3, [pc, #24]	; (8006af0 <sh2_hal_init+0x30>)
 8006ad8:	4a09      	ldr	r2, [pc, #36]	; (8006b00 <sh2_hal_init+0x40>)
 8006ada:	60da      	str	r2, [r3, #12]
    sh2Hal.getTimeUs = sh2_spi_hal_getTimeUs;
 8006adc:	4b04      	ldr	r3, [pc, #16]	; (8006af0 <sh2_hal_init+0x30>)
 8006ade:	4a09      	ldr	r2, [pc, #36]	; (8006b04 <sh2_hal_init+0x44>)
 8006ae0:	611a      	str	r2, [r3, #16]

    return &sh2Hal;
 8006ae2:	4b03      	ldr	r3, [pc, #12]	; (8006af0 <sh2_hal_init+0x30>)
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	200013c0 	.word	0x200013c0
 8006af4:	08006899 	.word	0x08006899
 8006af8:	0800694d 	.word	0x0800694d
 8006afc:	080069c1 	.word	0x080069c1
 8006b00:	08006a39 	.word	0x08006a39
 8006b04:	08006aa9 	.word	0x08006aa9

08006b08 <LL_GPIO_SetOutputPin>:
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	619a      	str	r2, [r3, #24]
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <LL_GPIO_ResetOutputPin>:
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	683a      	ldr	r2, [r7, #0]
 8006b32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <MPU925x_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

MPU925x_Error_e MPU925x_Init(uint8_t deviceIndex, MPU925x_Init_t *Device_Init)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	6039      	str	r1, [r7, #0]
 8006b4a:	71fb      	strb	r3, [r7, #7]
	if(deviceIndex >= MPU925X_NUMBER_OF_DEVICES)
 8006b4c:	79fb      	ldrb	r3, [r7, #7]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d000      	beq.n	8006b54 <MPU925x_Init+0x14>
		while(1);
 8006b52:	e7fe      	b.n	8006b52 <MPU925x_Init+0x12>

	memcpy(&Device[deviceIndex], Device_Init, sizeof(MPU925x_Init_t));
 8006b54:	79fb      	ldrb	r3, [r7, #7]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	4a12      	ldr	r2, [pc, #72]	; (8006ba4 <MPU925x_Init+0x64>)
 8006b5a:	4413      	add	r3, r2
 8006b5c:	220c      	movs	r2, #12
 8006b5e:	6839      	ldr	r1, [r7, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f004 fb03 	bl	800b16c <memcpy>

	ClearChipSelect(deviceIndex);
 8006b66:	79fb      	ldrb	r3, [r7, #7]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 fb1f 	bl	80071ac <ClearChipSelect>

	uint8_t whoAmI;
	ReadRegData(deviceIndex, MPU925X_REG_WHO_AM_I, &whoAmI, 1);
 8006b6e:	f107 020f 	add.w	r2, r7, #15
 8006b72:	79f8      	ldrb	r0, [r7, #7]
 8006b74:	2301      	movs	r3, #1
 8006b76:	2175      	movs	r1, #117	; 0x75
 8006b78:	f000 fa82 	bl	8007080 <ReadRegData>
	if((whoAmI != MPU9250_DEVICE_ID) && (whoAmI != MPU9255_DEVICE_ID))
 8006b7c:	7bfb      	ldrb	r3, [r7, #15]
 8006b7e:	2b71      	cmp	r3, #113	; 0x71
 8006b80:	d004      	beq.n	8006b8c <MPU925x_Init+0x4c>
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	2b73      	cmp	r3, #115	; 0x73
 8006b86:	d001      	beq.n	8006b8c <MPU925x_Init+0x4c>
		return MPU925x_WhoAmI_Error;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e007      	b.n	8006b9c <MPU925x_Init+0x5c>

	Device[deviceIndex].isInit = 1;
 8006b8c:	79fb      	ldrb	r3, [r7, #7]
 8006b8e:	4a05      	ldr	r2, [pc, #20]	; (8006ba4 <MPU925x_Init+0x64>)
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	4413      	add	r3, r2
 8006b94:	330c      	adds	r3, #12
 8006b96:	2201      	movs	r2, #1
 8006b98:	601a      	str	r2, [r3, #0]

	return MPU925x_NoError;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	200013d8 	.word	0x200013d8

08006ba8 <MPU925x_SetAccelSensitivity>:

void MPU925x_SetAccelSensitivity(uint8_t deviceIndex, MPU925x_AccelSensitivity_e sensitivity)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	4603      	mov	r3, r0
 8006bb0:	460a      	mov	r2, r1
 8006bb2:	71fb      	strb	r3, [r7, #7]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	4a46      	ldr	r2, [pc, #280]	; (8006cd4 <MPU925x_SetAccelSensitivity+0x12c>)
 8006bbc:	011b      	lsls	r3, r3, #4
 8006bbe:	4413      	add	r3, r2
 8006bc0:	330c      	adds	r3, #12
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d100      	bne.n	8006bca <MPU925x_SetAccelSensitivity+0x22>
		while(1);
 8006bc8:	e7fe      	b.n	8006bc8 <MPU925x_SetAccelSensitivity+0x20>

	uint8_t data;
	switch(sensitivity)
 8006bca:	79bb      	ldrb	r3, [r7, #6]
 8006bcc:	2b03      	cmp	r3, #3
 8006bce:	d87d      	bhi.n	8006ccc <MPU925x_SetAccelSensitivity+0x124>
 8006bd0:	a201      	add	r2, pc, #4	; (adr r2, 8006bd8 <MPU925x_SetAccelSensitivity+0x30>)
 8006bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd6:	bf00      	nop
 8006bd8:	08006be9 	.word	0x08006be9
 8006bdc:	08006c1d 	.word	0x08006c1d
 8006be0:	08006c5b 	.word	0x08006c5b
 8006be4:	08006c99 	.word	0x08006c99
	{
	case MPU925x_AccelSensitivity_2g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006be8:	f107 020f 	add.w	r2, r7, #15
 8006bec:	79f8      	ldrb	r0, [r7, #7]
 8006bee:	2301      	movs	r3, #1
 8006bf0:	211c      	movs	r1, #28
 8006bf2:	f000 fa45 	bl	8007080 <ReadRegData>
		data = data & ~0x18;
 8006bf6:	7bfb      	ldrb	r3, [r7, #15]
 8006bf8:	f023 0318 	bic.w	r3, r3, #24
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c00:	f107 020f 	add.w	r2, r7, #15
 8006c04:	79f8      	ldrb	r0, [r7, #7]
 8006c06:	2301      	movs	r3, #1
 8006c08:	211c      	movs	r1, #28
 8006c0a:	f000 fa87 	bl	800711c <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_2G;
 8006c0e:	4932      	ldr	r1, [pc, #200]	; (8006cd8 <MPU925x_SetAccelSensitivity+0x130>)
 8006c10:	f04f 0200 	mov.w	r2, #0
 8006c14:	4b31      	ldr	r3, [pc, #196]	; (8006cdc <MPU925x_SetAccelSensitivity+0x134>)
 8006c16:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006c1a:	e057      	b.n	8006ccc <MPU925x_SetAccelSensitivity+0x124>

	case MPU925x_AccelSensitivity_4g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c1c:	f107 020f 	add.w	r2, r7, #15
 8006c20:	79f8      	ldrb	r0, [r7, #7]
 8006c22:	2301      	movs	r3, #1
 8006c24:	211c      	movs	r1, #28
 8006c26:	f000 fa2b 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x08;
 8006c2a:	7bfb      	ldrb	r3, [r7, #15]
 8006c2c:	b25b      	sxtb	r3, r3
 8006c2e:	f023 0318 	bic.w	r3, r3, #24
 8006c32:	b25b      	sxtb	r3, r3
 8006c34:	f043 0308 	orr.w	r3, r3, #8
 8006c38:	b25b      	sxtb	r3, r3
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c3e:	f107 020f 	add.w	r2, r7, #15
 8006c42:	79f8      	ldrb	r0, [r7, #7]
 8006c44:	2301      	movs	r3, #1
 8006c46:	211c      	movs	r1, #28
 8006c48:	f000 fa68 	bl	800711c <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_4G;
 8006c4c:	4922      	ldr	r1, [pc, #136]	; (8006cd8 <MPU925x_SetAccelSensitivity+0x130>)
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	4b23      	ldr	r3, [pc, #140]	; (8006ce0 <MPU925x_SetAccelSensitivity+0x138>)
 8006c54:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006c58:	e038      	b.n	8006ccc <MPU925x_SetAccelSensitivity+0x124>

	case MPU925x_AccelSensitivity_8g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c5a:	f107 020f 	add.w	r2, r7, #15
 8006c5e:	79f8      	ldrb	r0, [r7, #7]
 8006c60:	2301      	movs	r3, #1
 8006c62:	211c      	movs	r1, #28
 8006c64:	f000 fa0c 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x10;
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
 8006c6a:	b25b      	sxtb	r3, r3
 8006c6c:	f023 0318 	bic.w	r3, r3, #24
 8006c70:	b25b      	sxtb	r3, r3
 8006c72:	f043 0310 	orr.w	r3, r3, #16
 8006c76:	b25b      	sxtb	r3, r3
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c7c:	f107 020f 	add.w	r2, r7, #15
 8006c80:	79f8      	ldrb	r0, [r7, #7]
 8006c82:	2301      	movs	r3, #1
 8006c84:	211c      	movs	r1, #28
 8006c86:	f000 fa49 	bl	800711c <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_8G;
 8006c8a:	4913      	ldr	r1, [pc, #76]	; (8006cd8 <MPU925x_SetAccelSensitivity+0x130>)
 8006c8c:	f04f 0200 	mov.w	r2, #0
 8006c90:	4b14      	ldr	r3, [pc, #80]	; (8006ce4 <MPU925x_SetAccelSensitivity+0x13c>)
 8006c92:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006c96:	e019      	b.n	8006ccc <MPU925x_SetAccelSensitivity+0x124>

	case MPU925x_AccelSensitivity_16g:
		ReadRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006c98:	f107 020f 	add.w	r2, r7, #15
 8006c9c:	79f8      	ldrb	r0, [r7, #7]
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	211c      	movs	r1, #28
 8006ca2:	f000 f9ed 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x18;
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
 8006ca8:	f043 0318 	orr.w	r3, r3, #24
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8006cb0:	f107 020f 	add.w	r2, r7, #15
 8006cb4:	79f8      	ldrb	r0, [r7, #7]
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	211c      	movs	r1, #28
 8006cba:	f000 fa2f 	bl	800711c <WriteRegData>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_16G;
 8006cbe:	4906      	ldr	r1, [pc, #24]	; (8006cd8 <MPU925x_SetAccelSensitivity+0x130>)
 8006cc0:	f04f 0200 	mov.w	r2, #0
 8006cc4:	4b08      	ldr	r3, [pc, #32]	; (8006ce8 <MPU925x_SetAccelSensitivity+0x140>)
 8006cc6:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006cca:	bf00      	nop
	}
}
 8006ccc:	bf00      	nop
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	200013d8 	.word	0x200013d8
 8006cd8:	20000008 	.word	0x20000008
 8006cdc:	40d00000 	.word	0x40d00000
 8006ce0:	40c00000 	.word	0x40c00000
 8006ce4:	40b00000 	.word	0x40b00000
 8006ce8:	40a00000 	.word	0x40a00000
 8006cec:	00000000 	.word	0x00000000

08006cf0 <MPU925x_SetGyroSensitivity>:

void MPU925x_SetGyroSensitivity(uint8_t deviceIndex, MPU925x_GyroSensitivity_e sensitivity)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	460a      	mov	r2, r1
 8006cfa:	71fb      	strb	r3, [r7, #7]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	71bb      	strb	r3, [r7, #6]
	if(!Device[deviceIndex].isInit)
 8006d00:	79fb      	ldrb	r3, [r7, #7]
 8006d02:	4a4f      	ldr	r2, [pc, #316]	; (8006e40 <MPU925x_SetGyroSensitivity+0x150>)
 8006d04:	011b      	lsls	r3, r3, #4
 8006d06:	4413      	add	r3, r2
 8006d08:	330c      	adds	r3, #12
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d100      	bne.n	8006d12 <MPU925x_SetGyroSensitivity+0x22>
		while(1);
 8006d10:	e7fe      	b.n	8006d10 <MPU925x_SetGyroSensitivity+0x20>

	uint8_t data;
	switch(sensitivity)
 8006d12:	79bb      	ldrb	r3, [r7, #6]
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d87d      	bhi.n	8006e14 <MPU925x_SetGyroSensitivity+0x124>
 8006d18:	a201      	add	r2, pc, #4	; (adr r2, 8006d20 <MPU925x_SetGyroSensitivity+0x30>)
 8006d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1e:	bf00      	nop
 8006d20:	08006d31 	.word	0x08006d31
 8006d24:	08006d65 	.word	0x08006d65
 8006d28:	08006da3 	.word	0x08006da3
 8006d2c:	08006de1 	.word	0x08006de1
	{
	case MPU925x_GyroSensitivity_250dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006d30:	f107 020f 	add.w	r2, r7, #15
 8006d34:	79f8      	ldrb	r0, [r7, #7]
 8006d36:	2301      	movs	r3, #1
 8006d38:	211b      	movs	r1, #27
 8006d3a:	f000 f9a1 	bl	8007080 <ReadRegData>
		data = data & ~0x18;
 8006d3e:	7bfb      	ldrb	r3, [r7, #15]
 8006d40:	f023 0318 	bic.w	r3, r3, #24
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006d48:	f107 020f 	add.w	r2, r7, #15
 8006d4c:	79f8      	ldrb	r0, [r7, #7]
 8006d4e:	2301      	movs	r3, #1
 8006d50:	211b      	movs	r1, #27
 8006d52:	f000 f9e3 	bl	800711c <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_250DPS;
 8006d56:	493b      	ldr	r1, [pc, #236]	; (8006e44 <MPU925x_SetGyroSensitivity+0x154>)
 8006d58:	a331      	add	r3, pc, #196	; (adr r3, 8006e20 <MPU925x_SetGyroSensitivity+0x130>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006d62:	e057      	b.n	8006e14 <MPU925x_SetGyroSensitivity+0x124>

	case MPU925x_GyroSensitivity_500dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006d64:	f107 020f 	add.w	r2, r7, #15
 8006d68:	79f8      	ldrb	r0, [r7, #7]
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	211b      	movs	r1, #27
 8006d6e:	f000 f987 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x08;
 8006d72:	7bfb      	ldrb	r3, [r7, #15]
 8006d74:	b25b      	sxtb	r3, r3
 8006d76:	f023 0318 	bic.w	r3, r3, #24
 8006d7a:	b25b      	sxtb	r3, r3
 8006d7c:	f043 0308 	orr.w	r3, r3, #8
 8006d80:	b25b      	sxtb	r3, r3
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006d86:	f107 020f 	add.w	r2, r7, #15
 8006d8a:	79f8      	ldrb	r0, [r7, #7]
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	211b      	movs	r1, #27
 8006d90:	f000 f9c4 	bl	800711c <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_500DPS;
 8006d94:	492b      	ldr	r1, [pc, #172]	; (8006e44 <MPU925x_SetGyroSensitivity+0x154>)
 8006d96:	a324      	add	r3, pc, #144	; (adr r3, 8006e28 <MPU925x_SetGyroSensitivity+0x138>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006da0:	e038      	b.n	8006e14 <MPU925x_SetGyroSensitivity+0x124>

	case MPU925x_GyroSensitivity_1000dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006da2:	f107 020f 	add.w	r2, r7, #15
 8006da6:	79f8      	ldrb	r0, [r7, #7]
 8006da8:	2301      	movs	r3, #1
 8006daa:	211b      	movs	r1, #27
 8006dac:	f000 f968 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x10;
 8006db0:	7bfb      	ldrb	r3, [r7, #15]
 8006db2:	b25b      	sxtb	r3, r3
 8006db4:	f023 0318 	bic.w	r3, r3, #24
 8006db8:	b25b      	sxtb	r3, r3
 8006dba:	f043 0310 	orr.w	r3, r3, #16
 8006dbe:	b25b      	sxtb	r3, r3
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006dc4:	f107 020f 	add.w	r2, r7, #15
 8006dc8:	79f8      	ldrb	r0, [r7, #7]
 8006dca:	2301      	movs	r3, #1
 8006dcc:	211b      	movs	r1, #27
 8006dce:	f000 f9a5 	bl	800711c <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_1000DPS;
 8006dd2:	491c      	ldr	r1, [pc, #112]	; (8006e44 <MPU925x_SetGyroSensitivity+0x154>)
 8006dd4:	a316      	add	r3, pc, #88	; (adr r3, 8006e30 <MPU925x_SetGyroSensitivity+0x140>)
 8006dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dda:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006dde:	e019      	b.n	8006e14 <MPU925x_SetGyroSensitivity+0x124>

	case MPU925x_GyroSensitivity_2000dps:
		ReadRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006de0:	f107 020f 	add.w	r2, r7, #15
 8006de4:	79f8      	ldrb	r0, [r7, #7]
 8006de6:	2301      	movs	r3, #1
 8006de8:	211b      	movs	r1, #27
 8006dea:	f000 f949 	bl	8007080 <ReadRegData>
		data = (data & ~0x18) | 0x18;
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	f043 0318 	orr.w	r3, r3, #24
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	73fb      	strb	r3, [r7, #15]
		WriteRegData(deviceIndex, MPU925X_REG_GYRO_CONFIG, &data, 1);
 8006df8:	f107 020f 	add.w	r2, r7, #15
 8006dfc:	79f8      	ldrb	r0, [r7, #7]
 8006dfe:	2301      	movs	r3, #1
 8006e00:	211b      	movs	r1, #27
 8006e02:	f000 f98b 	bl	800711c <WriteRegData>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_2000DPS;
 8006e06:	490f      	ldr	r1, [pc, #60]	; (8006e44 <MPU925x_SetGyroSensitivity+0x154>)
 8006e08:	a30b      	add	r3, pc, #44	; (adr r3, 8006e38 <MPU925x_SetGyroSensitivity+0x148>)
 8006e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0e:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8006e12:	bf00      	nop
	}
}
 8006e14:	bf00      	nop
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	f3af 8000 	nop.w
 8006e20:	00000000 	.word	0x00000000
 8006e24:	40606000 	.word	0x40606000
 8006e28:	00000000 	.word	0x00000000
 8006e2c:	40506000 	.word	0x40506000
 8006e30:	66666666 	.word	0x66666666
 8006e34:	40406666 	.word	0x40406666
 8006e38:	66666666 	.word	0x66666666
 8006e3c:	40306666 	.word	0x40306666
 8006e40:	200013d8 	.word	0x200013d8
 8006e44:	20000010 	.word	0x20000010

08006e48 <MPU925x_StartReadIMU_IT>:

	return MPU925x_ConvertIMU_Data(data);
}

void MPU925x_StartReadIMU_IT(uint8_t deviceIndex)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	4603      	mov	r3, r0
 8006e50:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8006e52:	79fb      	ldrb	r3, [r7, #7]
 8006e54:	4a0a      	ldr	r2, [pc, #40]	; (8006e80 <MPU925x_StartReadIMU_IT+0x38>)
 8006e56:	011b      	lsls	r3, r3, #4
 8006e58:	4413      	add	r3, r2
 8006e5a:	330c      	adds	r3, #12
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d100      	bne.n	8006e64 <MPU925x_StartReadIMU_IT+0x1c>
		while(1);
 8006e62:	e7fe      	b.n	8006e62 <MPU925x_StartReadIMU_IT+0x1a>

	uint8_t startAddress = MPU925X_REG_ACCEL_XOUT_H | 0x80;
 8006e64:	23bb      	movs	r3, #187	; 0xbb
 8006e66:	73fb      	strb	r3, [r7, #15]
	WriteData_IT(deviceIndex, &startAddress, 1);
 8006e68:	f107 010f 	add.w	r1, r7, #15
 8006e6c:	79fb      	ldrb	r3, [r7, #7]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	4618      	mov	r0, r3
 8006e72:	f000 f981 	bl	8007178 <WriteData_IT>
}
 8006e76:	bf00      	nop
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	200013d8 	.word	0x200013d8

08006e84 <MPU925x_ReadIMU_IT>:

void MPU925x_ReadIMU_IT(uint8_t deviceIndex, uint8_t *data)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	6039      	str	r1, [r7, #0]
 8006e8e:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 8006e90:	79fb      	ldrb	r3, [r7, #7]
 8006e92:	4a09      	ldr	r2, [pc, #36]	; (8006eb8 <MPU925x_ReadIMU_IT+0x34>)
 8006e94:	011b      	lsls	r3, r3, #4
 8006e96:	4413      	add	r3, r2
 8006e98:	330c      	adds	r3, #12
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d100      	bne.n	8006ea2 <MPU925x_ReadIMU_IT+0x1e>
		while(1);
 8006ea0:	e7fe      	b.n	8006ea0 <MPU925x_ReadIMU_IT+0x1c>

	ReadData_IT(deviceIndex, data, 14);
 8006ea2:	79fb      	ldrb	r3, [r7, #7]
 8006ea4:	220e      	movs	r2, #14
 8006ea6:	6839      	ldr	r1, [r7, #0]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f000 f91d 	bl	80070e8 <ReadData_IT>
}
 8006eae:	bf00      	nop
 8006eb0:	3708      	adds	r7, #8
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	200013d8 	.word	0x200013d8

08006ebc <MPU925x_ConvertIMU_Data>:

	WriteData_IT(deviceIndex, data, nBytes);
}

MPU925x_IMU_Data_t MPU925x_ConvertIMU_Data(uint8_t *data)
{
 8006ebc:	b5b0      	push	{r4, r5, r7, lr}
 8006ebe:	b092      	sub	sp, #72	; 0x48
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
	int16_t ax = ((int16_t) data[0] << 8) | data[1];
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	021b      	lsls	r3, r3, #8
 8006ecc:	b21a      	sxth	r2, r3
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	b21b      	sxth	r3, r3
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t ay = ((int16_t) data[2] << 8) | data[3];
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	3302      	adds	r3, #2
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	021b      	lsls	r3, r3, #8
 8006ee4:	b21a      	sxth	r2, r3
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	3303      	adds	r3, #3
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	b21b      	sxth	r3, r3
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t az = ((int16_t) data[4] << 8) | data[5];
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	3304      	adds	r3, #4
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	021b      	lsls	r3, r3, #8
 8006efc:	b21a      	sxth	r2, r3
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	3305      	adds	r3, #5
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	b21b      	sxth	r3, r3
 8006f06:	4313      	orrs	r3, r2
 8006f08:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t gx = ((int16_t) data[8] << 8) | data[9];
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	021b      	lsls	r3, r3, #8
 8006f14:	b21a      	sxth	r2, r3
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	3309      	adds	r3, #9
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	b21b      	sxth	r3, r3
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	int16_t gy = ((int16_t) data[10] << 8) | data[11];
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	330a      	adds	r3, #10
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	021b      	lsls	r3, r3, #8
 8006f2c:	b21a      	sxth	r2, r3
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	330b      	adds	r3, #11
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	b21b      	sxth	r3, r3
 8006f36:	4313      	orrs	r3, r2
 8006f38:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t gz = ((int16_t) data[12] << 8) | data[13];
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	330c      	adds	r3, #12
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	b21a      	sxth	r2, r3
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	330d      	adds	r3, #13
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	b21b      	sxth	r3, r3
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	87bb      	strh	r3, [r7, #60]	; 0x3c

	MPU925x_IMU_Data_t IMU_Data;
	IMU_Data.Struct.ax = ax / accelSensitivity;
 8006f50:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7f9 fa89 	bl	800046c <__aeabi_i2d>
 8006f5a:	4b2f      	ldr	r3, [pc, #188]	; (8007018 <MPU925x_ConvertIMU_Data+0x15c>)
 8006f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f60:	f7f9 fc18 	bl	8000794 <__aeabi_ddiv>
 8006f64:	4602      	mov	r2, r0
 8006f66:	460b      	mov	r3, r1
 8006f68:	e9c7 2302 	strd	r2, r3, [r7, #8]
	IMU_Data.Struct.ay = ay / accelSensitivity;
 8006f6c:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7f9 fa7b 	bl	800046c <__aeabi_i2d>
 8006f76:	4b28      	ldr	r3, [pc, #160]	; (8007018 <MPU925x_ConvertIMU_Data+0x15c>)
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	f7f9 fc0a 	bl	8000794 <__aeabi_ddiv>
 8006f80:	4602      	mov	r2, r0
 8006f82:	460b      	mov	r3, r1
 8006f84:	e9c7 2304 	strd	r2, r3, [r7, #16]
	IMU_Data.Struct.az = az / accelSensitivity;
 8006f88:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7f9 fa6d 	bl	800046c <__aeabi_i2d>
 8006f92:	4b21      	ldr	r3, [pc, #132]	; (8007018 <MPU925x_ConvertIMU_Data+0x15c>)
 8006f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f98:	f7f9 fbfc 	bl	8000794 <__aeabi_ddiv>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	IMU_Data.Struct.gx = gx / gyroSensitivity;
 8006fa4:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7f9 fa5f 	bl	800046c <__aeabi_i2d>
 8006fae:	4b1b      	ldr	r3, [pc, #108]	; (800701c <MPU925x_ConvertIMU_Data+0x160>)
 8006fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb4:	f7f9 fbee 	bl	8000794 <__aeabi_ddiv>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	e9c7 2308 	strd	r2, r3, [r7, #32]
	IMU_Data.Struct.gy = gy / gyroSensitivity;
 8006fc0:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f7f9 fa51 	bl	800046c <__aeabi_i2d>
 8006fca:	4b14      	ldr	r3, [pc, #80]	; (800701c <MPU925x_ConvertIMU_Data+0x160>)
 8006fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd0:	f7f9 fbe0 	bl	8000794 <__aeabi_ddiv>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	IMU_Data.Struct.gz = gz / gyroSensitivity;
 8006fdc:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7f9 fa43 	bl	800046c <__aeabi_i2d>
 8006fe6:	4b0d      	ldr	r3, [pc, #52]	; (800701c <MPU925x_ConvertIMU_Data+0x160>)
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	f7f9 fbd2 	bl	8000794 <__aeabi_ddiv>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	return IMU_Data;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	461d      	mov	r5, r3
 8006ffc:	f107 0408 	add.w	r4, r7, #8
 8007000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007004:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007006:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007008:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800700c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	3748      	adds	r7, #72	; 0x48
 8007014:	46bd      	mov	sp, r7
 8007016:	bdb0      	pop	{r4, r5, r7, pc}
 8007018:	20000008 	.word	0x20000008
 800701c:	20000010 	.word	0x20000010

08007020 <MPU925x_ClearChipSelect>:

void MPU925x_ClearChipSelect(uint8_t deviceIndex)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	4603      	mov	r3, r0
 8007028:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 800702a:	79fb      	ldrb	r3, [r7, #7]
 800702c:	4a07      	ldr	r2, [pc, #28]	; (800704c <MPU925x_ClearChipSelect+0x2c>)
 800702e:	011b      	lsls	r3, r3, #4
 8007030:	4413      	add	r3, r2
 8007032:	330c      	adds	r3, #12
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d100      	bne.n	800703c <MPU925x_ClearChipSelect+0x1c>
		while(1);
 800703a:	e7fe      	b.n	800703a <MPU925x_ClearChipSelect+0x1a>

	ClearChipSelect(deviceIndex);
 800703c:	79fb      	ldrb	r3, [r7, #7]
 800703e:	4618      	mov	r0, r3
 8007040:	f000 f8b4 	bl	80071ac <ClearChipSelect>
}
 8007044:	bf00      	nop
 8007046:	3708      	adds	r7, #8
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	200013d8 	.word	0x200013d8

08007050 <MPU925x_SetChipSelect>:

void MPU925x_SetChipSelect(uint8_t deviceIndex)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	4603      	mov	r3, r0
 8007058:	71fb      	strb	r3, [r7, #7]
	if(!Device[deviceIndex].isInit)
 800705a:	79fb      	ldrb	r3, [r7, #7]
 800705c:	4a07      	ldr	r2, [pc, #28]	; (800707c <MPU925x_SetChipSelect+0x2c>)
 800705e:	011b      	lsls	r3, r3, #4
 8007060:	4413      	add	r3, r2
 8007062:	330c      	adds	r3, #12
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d100      	bne.n	800706c <MPU925x_SetChipSelect+0x1c>
		while(1);
 800706a:	e7fe      	b.n	800706a <MPU925x_SetChipSelect+0x1a>

	SetChipSelect(deviceIndex);
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	4618      	mov	r0, r3
 8007070:	f000 f8b8 	bl	80071e4 <SetChipSelect>
}
 8007074:	bf00      	nop
 8007076:	3708      	adds	r7, #8
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	200013d8 	.word	0x200013d8

08007080 <ReadRegData>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void ReadRegData(uint8_t deviceIndex, uint8_t startAddress, uint8_t *data, uint8_t nBytes)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	603a      	str	r2, [r7, #0]
 8007088:	461a      	mov	r2, r3
 800708a:	4603      	mov	r3, r0
 800708c:	71fb      	strb	r3, [r7, #7]
 800708e:	460b      	mov	r3, r1
 8007090:	71bb      	strb	r3, [r7, #6]
 8007092:	4613      	mov	r3, r2
 8007094:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 8007096:	79fb      	ldrb	r3, [r7, #7]
 8007098:	4618      	mov	r0, r3
 800709a:	f000 f8a3 	bl	80071e4 <SetChipSelect>

	startAddress = startAddress | 0x80;
 800709e:	79bb      	ldrb	r3, [r7, #6]
 80070a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(Device[deviceIndex].SPI_Handle, &startAddress, 1, 10);
 80070a8:	79fb      	ldrb	r3, [r7, #7]
 80070aa:	4a0e      	ldr	r2, [pc, #56]	; (80070e4 <ReadRegData+0x64>)
 80070ac:	011b      	lsls	r3, r3, #4
 80070ae:	4413      	add	r3, r2
 80070b0:	6818      	ldr	r0, [r3, #0]
 80070b2:	1db9      	adds	r1, r7, #6
 80070b4:	230a      	movs	r3, #10
 80070b6:	2201      	movs	r2, #1
 80070b8:	f001 fceb 	bl	8008a92 <HAL_SPI_Transmit>
	HAL_SPI_Receive(Device[deviceIndex].SPI_Handle, data, nBytes, 10);
 80070bc:	79fb      	ldrb	r3, [r7, #7]
 80070be:	4a09      	ldr	r2, [pc, #36]	; (80070e4 <ReadRegData+0x64>)
 80070c0:	011b      	lsls	r3, r3, #4
 80070c2:	4413      	add	r3, r2
 80070c4:	6818      	ldr	r0, [r3, #0]
 80070c6:	797b      	ldrb	r3, [r7, #5]
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	230a      	movs	r3, #10
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	f001 fe4e 	bl	8008d6e <HAL_SPI_Receive>

	ClearChipSelect(deviceIndex);
 80070d2:	79fb      	ldrb	r3, [r7, #7]
 80070d4:	4618      	mov	r0, r3
 80070d6:	f000 f869 	bl	80071ac <ClearChipSelect>
}
 80070da:	bf00      	nop
 80070dc:	3708      	adds	r7, #8
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	200013d8 	.word	0x200013d8

080070e8 <ReadData_IT>:

static void ReadData_IT(uint8_t deviceIndex, uint8_t *data, uint8_t nBytes)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	6039      	str	r1, [r7, #0]
 80070f2:	71fb      	strb	r3, [r7, #7]
 80070f4:	4613      	mov	r3, r2
 80070f6:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Receive_IT(Device[deviceIndex].SPI_Handle, data, nBytes);
 80070f8:	79fb      	ldrb	r3, [r7, #7]
 80070fa:	4a07      	ldr	r2, [pc, #28]	; (8007118 <ReadData_IT+0x30>)
 80070fc:	011b      	lsls	r3, r3, #4
 80070fe:	4413      	add	r3, r2
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	79ba      	ldrb	r2, [r7, #6]
 8007104:	b292      	uxth	r2, r2
 8007106:	6839      	ldr	r1, [r7, #0]
 8007108:	4618      	mov	r0, r3
 800710a:	f002 fa01 	bl	8009510 <HAL_SPI_Receive_IT>
}
 800710e:	bf00      	nop
 8007110:	3708      	adds	r7, #8
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	200013d8 	.word	0x200013d8

0800711c <WriteRegData>:

static void WriteRegData(uint8_t deviceIndex, uint8_t startAddress, uint8_t *data, uint8_t nBytes)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	603a      	str	r2, [r7, #0]
 8007124:	461a      	mov	r2, r3
 8007126:	4603      	mov	r3, r0
 8007128:	71fb      	strb	r3, [r7, #7]
 800712a:	460b      	mov	r3, r1
 800712c:	71bb      	strb	r3, [r7, #6]
 800712e:	4613      	mov	r3, r2
 8007130:	717b      	strb	r3, [r7, #5]
	SetChipSelect(deviceIndex);
 8007132:	79fb      	ldrb	r3, [r7, #7]
 8007134:	4618      	mov	r0, r3
 8007136:	f000 f855 	bl	80071e4 <SetChipSelect>

	HAL_SPI_Transmit(Device[deviceIndex].SPI_Handle, &startAddress, 1, 10);
 800713a:	79fb      	ldrb	r3, [r7, #7]
 800713c:	4a0d      	ldr	r2, [pc, #52]	; (8007174 <WriteRegData+0x58>)
 800713e:	011b      	lsls	r3, r3, #4
 8007140:	4413      	add	r3, r2
 8007142:	6818      	ldr	r0, [r3, #0]
 8007144:	1db9      	adds	r1, r7, #6
 8007146:	230a      	movs	r3, #10
 8007148:	2201      	movs	r2, #1
 800714a:	f001 fca2 	bl	8008a92 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(Device[deviceIndex].SPI_Handle, data, nBytes, 10);
 800714e:	79fb      	ldrb	r3, [r7, #7]
 8007150:	4a08      	ldr	r2, [pc, #32]	; (8007174 <WriteRegData+0x58>)
 8007152:	011b      	lsls	r3, r3, #4
 8007154:	4413      	add	r3, r2
 8007156:	6818      	ldr	r0, [r3, #0]
 8007158:	797b      	ldrb	r3, [r7, #5]
 800715a:	b29a      	uxth	r2, r3
 800715c:	230a      	movs	r3, #10
 800715e:	6839      	ldr	r1, [r7, #0]
 8007160:	f001 fc97 	bl	8008a92 <HAL_SPI_Transmit>

	ClearChipSelect(deviceIndex);
 8007164:	79fb      	ldrb	r3, [r7, #7]
 8007166:	4618      	mov	r0, r3
 8007168:	f000 f820 	bl	80071ac <ClearChipSelect>
}
 800716c:	bf00      	nop
 800716e:	3708      	adds	r7, #8
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	200013d8 	.word	0x200013d8

08007178 <WriteData_IT>:

static void WriteData_IT(uint8_t deviceIndex, uint8_t *data, uint8_t nBytes)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	4603      	mov	r3, r0
 8007180:	6039      	str	r1, [r7, #0]
 8007182:	71fb      	strb	r3, [r7, #7]
 8007184:	4613      	mov	r3, r2
 8007186:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit_IT(Device[deviceIndex].SPI_Handle, data, nBytes);
 8007188:	79fb      	ldrb	r3, [r7, #7]
 800718a:	4a07      	ldr	r2, [pc, #28]	; (80071a8 <WriteData_IT+0x30>)
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	4413      	add	r3, r2
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	79ba      	ldrb	r2, [r7, #6]
 8007194:	b292      	uxth	r2, r2
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	4618      	mov	r0, r3
 800719a:	f002 f92b 	bl	80093f4 <HAL_SPI_Transmit_IT>
}
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	200013d8 	.word	0x200013d8

080071ac <ClearChipSelect>:

static inline void ClearChipSelect(uint8_t deviceIndex)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	4603      	mov	r3, r0
 80071b4:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_SetOutputPin(Device[deviceIndex].CS_GPIOx, Device[deviceIndex].csPin);
 80071b6:	79fb      	ldrb	r3, [r7, #7]
 80071b8:	4a09      	ldr	r2, [pc, #36]	; (80071e0 <ClearChipSelect+0x34>)
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	4413      	add	r3, r2
 80071be:	3304      	adds	r3, #4
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	79fb      	ldrb	r3, [r7, #7]
 80071c4:	4906      	ldr	r1, [pc, #24]	; (80071e0 <ClearChipSelect+0x34>)
 80071c6:	011b      	lsls	r3, r3, #4
 80071c8:	440b      	add	r3, r1
 80071ca:	3308      	adds	r3, #8
 80071cc:	881b      	ldrh	r3, [r3, #0]
 80071ce:	4619      	mov	r1, r3
 80071d0:	4610      	mov	r0, r2
 80071d2:	f7ff fc99 	bl	8006b08 <LL_GPIO_SetOutputPin>
}
 80071d6:	bf00      	nop
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	200013d8 	.word	0x200013d8

080071e4 <SetChipSelect>:

static inline void SetChipSelect(uint8_t deviceIndex)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(Device[deviceIndex].CS_GPIOx, Device[deviceIndex].csPin);
 80071ee:	79fb      	ldrb	r3, [r7, #7]
 80071f0:	4a09      	ldr	r2, [pc, #36]	; (8007218 <SetChipSelect+0x34>)
 80071f2:	011b      	lsls	r3, r3, #4
 80071f4:	4413      	add	r3, r2
 80071f6:	3304      	adds	r3, #4
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	79fb      	ldrb	r3, [r7, #7]
 80071fc:	4906      	ldr	r1, [pc, #24]	; (8007218 <SetChipSelect+0x34>)
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	440b      	add	r3, r1
 8007202:	3308      	adds	r3, #8
 8007204:	881b      	ldrh	r3, [r3, #0]
 8007206:	4619      	mov	r1, r3
 8007208:	4610      	mov	r0, r2
 800720a:	f7ff fc8b 	bl	8006b24 <LL_GPIO_ResetOutputPin>
}
 800720e:	bf00      	nop
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	200013d8 	.word	0x200013d8

0800721c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007222:	2300      	movs	r3, #0
 8007224:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007226:	2003      	movs	r0, #3
 8007228:	f001 f80a 	bl	8008240 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800722c:	200f      	movs	r0, #15
 800722e:	f000 f80d 	bl	800724c <HAL_InitTick>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d002      	beq.n	800723e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	71fb      	strb	r3, [r7, #7]
 800723c:	e001      	b.n	8007242 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800723e:	f7fb febd 	bl	8002fbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007242:	79fb      	ldrb	r3, [r7, #7]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3708      	adds	r7, #8
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007254:	2300      	movs	r3, #0
 8007256:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8007258:	4b17      	ldr	r3, [pc, #92]	; (80072b8 <HAL_InitTick+0x6c>)
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d023      	beq.n	80072a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8007260:	4b16      	ldr	r3, [pc, #88]	; (80072bc <HAL_InitTick+0x70>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	4b14      	ldr	r3, [pc, #80]	; (80072b8 <HAL_InitTick+0x6c>)
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	4619      	mov	r1, r3
 800726a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800726e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007272:	fbb2 f3f3 	udiv	r3, r2, r3
 8007276:	4618      	mov	r0, r3
 8007278:	f001 f825 	bl	80082c6 <HAL_SYSTICK_Config>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10f      	bne.n	80072a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2b0f      	cmp	r3, #15
 8007286:	d809      	bhi.n	800729c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007288:	2200      	movs	r2, #0
 800728a:	6879      	ldr	r1, [r7, #4]
 800728c:	f04f 30ff 	mov.w	r0, #4294967295
 8007290:	f000 ffe1 	bl	8008256 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007294:	4a0a      	ldr	r2, [pc, #40]	; (80072c0 <HAL_InitTick+0x74>)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	e007      	b.n	80072ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	73fb      	strb	r3, [r7, #15]
 80072a0:	e004      	b.n	80072ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
 80072a6:	e001      	b.n	80072ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	2000001c 	.word	0x2000001c
 80072bc:	20000004 	.word	0x20000004
 80072c0:	20000018 	.word	0x20000018

080072c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80072c4:	b480      	push	{r7}
 80072c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80072c8:	4b06      	ldr	r3, [pc, #24]	; (80072e4 <HAL_IncTick+0x20>)
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	461a      	mov	r2, r3
 80072ce:	4b06      	ldr	r3, [pc, #24]	; (80072e8 <HAL_IncTick+0x24>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4413      	add	r3, r2
 80072d4:	4a04      	ldr	r2, [pc, #16]	; (80072e8 <HAL_IncTick+0x24>)
 80072d6:	6013      	str	r3, [r2, #0]
}
 80072d8:	bf00      	nop
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	2000001c 	.word	0x2000001c
 80072e8:	200013e8 	.word	0x200013e8

080072ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80072ec:	b480      	push	{r7}
 80072ee:	af00      	add	r7, sp, #0
  return uwTick;
 80072f0:	4b03      	ldr	r3, [pc, #12]	; (8007300 <HAL_GetTick+0x14>)
 80072f2:	681b      	ldr	r3, [r3, #0]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	200013e8 	.word	0x200013e8

08007304 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e0ed      	b.n	80074f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 3020 	ldrb.w	r3, [r3, #32]
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d102      	bne.n	8007328 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7f9 fe84 	bl	8001030 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f042 0201 	orr.w	r2, r2, #1
 8007336:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007338:	f7ff ffd8 	bl	80072ec <HAL_GetTick>
 800733c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800733e:	e012      	b.n	8007366 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007340:	f7ff ffd4 	bl	80072ec <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b0a      	cmp	r3, #10
 800734c:	d90b      	bls.n	8007366 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2205      	movs	r2, #5
 800735e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e0c5      	b.n	80074f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0e5      	beq.n	8007340 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0202 	bic.w	r2, r2, #2
 8007382:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007384:	f7ff ffb2 	bl	80072ec <HAL_GetTick>
 8007388:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800738a:	e012      	b.n	80073b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800738c:	f7ff ffae 	bl	80072ec <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	2b0a      	cmp	r3, #10
 8007398:	d90b      	bls.n	80073b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2205      	movs	r2, #5
 80073aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e09f      	b.n	80074f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d1e5      	bne.n	800738c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	7e1b      	ldrb	r3, [r3, #24]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d108      	bne.n	80073da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	e007      	b.n	80073ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	7e5b      	ldrb	r3, [r3, #25]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d108      	bne.n	8007404 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007400:	601a      	str	r2, [r3, #0]
 8007402:	e007      	b.n	8007414 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007412:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	7e9b      	ldrb	r3, [r3, #26]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d108      	bne.n	800742e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0220 	orr.w	r2, r2, #32
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	e007      	b.n	800743e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0220 	bic.w	r2, r2, #32
 800743c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	7edb      	ldrb	r3, [r3, #27]
 8007442:	2b01      	cmp	r3, #1
 8007444:	d108      	bne.n	8007458 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f022 0210 	bic.w	r2, r2, #16
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	e007      	b.n	8007468 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f042 0210 	orr.w	r2, r2, #16
 8007466:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	7f1b      	ldrb	r3, [r3, #28]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d108      	bne.n	8007482 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0208 	orr.w	r2, r2, #8
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	e007      	b.n	8007492 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 0208 	bic.w	r2, r2, #8
 8007490:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	7f5b      	ldrb	r3, [r3, #29]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d108      	bne.n	80074ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f042 0204 	orr.w	r2, r2, #4
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	e007      	b.n	80074bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0204 	bic.w	r2, r2, #4
 80074ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689a      	ldr	r2, [r3, #8]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	431a      	orrs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	431a      	orrs	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	695b      	ldr	r3, [r3, #20]
 80074d0:	ea42 0103 	orr.w	r1, r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	1e5a      	subs	r2, r3, #1
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b087      	sub	sp, #28
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007510:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8007512:	7cfb      	ldrb	r3, [r7, #19]
 8007514:	2b01      	cmp	r3, #1
 8007516:	d003      	beq.n	8007520 <HAL_CAN_ConfigFilter+0x26>
 8007518:	7cfb      	ldrb	r3, [r7, #19]
 800751a:	2b02      	cmp	r3, #2
 800751c:	f040 80aa 	bne.w	8007674 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007526:	f043 0201 	orr.w	r2, r3, #1
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	f003 031f 	and.w	r3, r3, #31
 8007538:	2201      	movs	r2, #1
 800753a:	fa02 f303 	lsl.w	r3, r2, r3
 800753e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	43db      	mvns	r3, r3
 800754a:	401a      	ands	r2, r3
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	69db      	ldr	r3, [r3, #28]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d123      	bne.n	80075a2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	43db      	mvns	r3, r3
 8007564:	401a      	ands	r2, r3
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007578:	683a      	ldr	r2, [r7, #0]
 800757a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800757c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	3248      	adds	r2, #72	; 0x48
 8007582:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007596:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007598:	6979      	ldr	r1, [r7, #20]
 800759a:	3348      	adds	r3, #72	; 0x48
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	440b      	add	r3, r1
 80075a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d122      	bne.n	80075f0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80075ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	3248      	adds	r2, #72	; 0x48
 80075d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80075e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80075e6:	6979      	ldr	r1, [r7, #20]
 80075e8:	3348      	adds	r3, #72	; 0x48
 80075ea:	00db      	lsls	r3, r3, #3
 80075ec:	440b      	add	r3, r1
 80075ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d109      	bne.n	800760c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	43db      	mvns	r3, r3
 8007602:	401a      	ands	r2, r3
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800760a:	e007      	b.n	800761c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	431a      	orrs	r2, r3
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d109      	bne.n	8007638 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	43db      	mvns	r3, r3
 800762e:	401a      	ands	r2, r3
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007636:	e007      	b.n	8007648 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	431a      	orrs	r2, r3
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d107      	bne.n	8007660 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	431a      	orrs	r2, r3
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007666:	f023 0201 	bic.w	r2, r3, #1
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007670:	2300      	movs	r3, #0
 8007672:	e006      	b.n	8007682 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007678:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007680:	2301      	movs	r3, #1
  }
}
 8007682:	4618      	mov	r0, r3
 8007684:	371c      	adds	r7, #28
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b084      	sub	sp, #16
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3020 	ldrb.w	r3, [r3, #32]
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d12e      	bne.n	8007700 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2202      	movs	r2, #2
 80076a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f022 0201 	bic.w	r2, r2, #1
 80076b8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80076ba:	f7ff fe17 	bl	80072ec <HAL_GetTick>
 80076be:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80076c0:	e012      	b.n	80076e8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80076c2:	f7ff fe13 	bl	80072ec <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	2b0a      	cmp	r3, #10
 80076ce:	d90b      	bls.n	80076e8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2205      	movs	r2, #5
 80076e0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e012      	b.n	800770e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e5      	bne.n	80076c2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80076fc:	2300      	movs	r3, #0
 80076fe:	e006      	b.n	800770e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007704:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
  }
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8007716:	b480      	push	{r7}
 8007718:	b089      	sub	sp, #36	; 0x24
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
 800771e:	60b9      	str	r1, [r7, #8]
 8007720:	607a      	str	r2, [r7, #4]
 8007722:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f893 3020 	ldrb.w	r3, [r3, #32]
 800772a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007734:	7ffb      	ldrb	r3, [r7, #31]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d003      	beq.n	8007742 <HAL_CAN_AddTxMessage+0x2c>
 800773a:	7ffb      	ldrb	r3, [r7, #31]
 800773c:	2b02      	cmp	r3, #2
 800773e:	f040 80ad 	bne.w	800789c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10a      	bne.n	8007762 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007752:	2b00      	cmp	r3, #0
 8007754:	d105      	bne.n	8007762 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 8095 	beq.w	800788c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	0e1b      	lsrs	r3, r3, #24
 8007766:	f003 0303 	and.w	r3, r3, #3
 800776a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800776c:	2201      	movs	r2, #1
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	409a      	lsls	r2, r3
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10d      	bne.n	800779a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007788:	68f9      	ldr	r1, [r7, #12]
 800778a:	6809      	ldr	r1, [r1, #0]
 800778c:	431a      	orrs	r2, r3
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	3318      	adds	r3, #24
 8007792:	011b      	lsls	r3, r3, #4
 8007794:	440b      	add	r3, r1
 8007796:	601a      	str	r2, [r3, #0]
 8007798:	e00f      	b.n	80077ba <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80077a4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80077aa:	68f9      	ldr	r1, [r7, #12]
 80077ac:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80077ae:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	3318      	adds	r3, #24
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	440b      	add	r3, r1
 80077b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6819      	ldr	r1, [r3, #0]
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	691a      	ldr	r2, [r3, #16]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	3318      	adds	r3, #24
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	440b      	add	r3, r1
 80077ca:	3304      	adds	r3, #4
 80077cc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	7d1b      	ldrb	r3, [r3, #20]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d111      	bne.n	80077fa <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	3318      	adds	r3, #24
 80077de:	011b      	lsls	r3, r3, #4
 80077e0:	4413      	add	r3, r2
 80077e2:	3304      	adds	r3, #4
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	6811      	ldr	r1, [r2, #0]
 80077ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	3318      	adds	r3, #24
 80077f2:	011b      	lsls	r3, r3, #4
 80077f4:	440b      	add	r3, r1
 80077f6:	3304      	adds	r3, #4
 80077f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	3307      	adds	r3, #7
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	061a      	lsls	r2, r3, #24
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	3306      	adds	r3, #6
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	041b      	lsls	r3, r3, #16
 800780a:	431a      	orrs	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3305      	adds	r3, #5
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	021b      	lsls	r3, r3, #8
 8007814:	4313      	orrs	r3, r2
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	3204      	adds	r2, #4
 800781a:	7812      	ldrb	r2, [r2, #0]
 800781c:	4610      	mov	r0, r2
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	6811      	ldr	r1, [r2, #0]
 8007822:	ea43 0200 	orr.w	r2, r3, r0
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	011b      	lsls	r3, r3, #4
 800782a:	440b      	add	r3, r1
 800782c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007830:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	3303      	adds	r3, #3
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	061a      	lsls	r2, r3, #24
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	3302      	adds	r3, #2
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	041b      	lsls	r3, r3, #16
 8007842:	431a      	orrs	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	3301      	adds	r3, #1
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	021b      	lsls	r3, r3, #8
 800784c:	4313      	orrs	r3, r2
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	7812      	ldrb	r2, [r2, #0]
 8007852:	4610      	mov	r0, r2
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	6811      	ldr	r1, [r2, #0]
 8007858:	ea43 0200 	orr.w	r2, r3, r0
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	011b      	lsls	r3, r3, #4
 8007860:	440b      	add	r3, r1
 8007862:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007866:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	3318      	adds	r3, #24
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	4413      	add	r3, r2
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	6811      	ldr	r1, [r2, #0]
 800787a:	f043 0201 	orr.w	r2, r3, #1
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	3318      	adds	r3, #24
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	440b      	add	r3, r1
 8007886:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	e00e      	b.n	80078aa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007890:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e006      	b.n	80078aa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
  }
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3724      	adds	r7, #36	; 0x24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr

080078b6 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b085      	sub	sp, #20
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
 80078be:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078ca:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80078cc:	7afb      	ldrb	r3, [r7, #11]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d002      	beq.n	80078d8 <HAL_CAN_IsTxMessagePending+0x22>
 80078d2:	7afb      	ldrb	r3, [r7, #11]
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d10b      	bne.n	80078f0 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	069b      	lsls	r3, r3, #26
 80078e2:	401a      	ands	r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	069b      	lsls	r3, r3, #26
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d001      	beq.n	80078f0 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80078ec:	2301      	movs	r3, #1
 80078ee:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80078f0:	68fb      	ldr	r3, [r7, #12]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80078fe:	b480      	push	{r7}
 8007900:	b087      	sub	sp, #28
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	607a      	str	r2, [r7, #4]
 800790a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007912:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007914:	7dfb      	ldrb	r3, [r7, #23]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d003      	beq.n	8007922 <HAL_CAN_GetRxMessage+0x24>
 800791a:	7dfb      	ldrb	r3, [r7, #23]
 800791c:	2b02      	cmp	r3, #2
 800791e:	f040 80f3 	bne.w	8007b08 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10e      	bne.n	8007946 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	2b00      	cmp	r3, #0
 8007934:	d116      	bne.n	8007964 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e0e7      	b.n	8007b16 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	f003 0303 	and.w	r3, r3, #3
 8007950:	2b00      	cmp	r3, #0
 8007952:	d107      	bne.n	8007964 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007958:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e0d8      	b.n	8007b16 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	331b      	adds	r3, #27
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	4413      	add	r3, r2
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0204 	and.w	r2, r3, #4
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10c      	bne.n	800799c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	331b      	adds	r3, #27
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	4413      	add	r3, r2
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	0d5b      	lsrs	r3, r3, #21
 8007992:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	601a      	str	r2, [r3, #0]
 800799a:	e00b      	b.n	80079b4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	331b      	adds	r3, #27
 80079a4:	011b      	lsls	r3, r3, #4
 80079a6:	4413      	add	r3, r2
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	08db      	lsrs	r3, r3, #3
 80079ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	331b      	adds	r3, #27
 80079bc:	011b      	lsls	r3, r3, #4
 80079be:	4413      	add	r3, r2
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0202 	and.w	r2, r3, #2
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	331b      	adds	r3, #27
 80079d2:	011b      	lsls	r3, r3, #4
 80079d4:	4413      	add	r3, r2
 80079d6:	3304      	adds	r3, #4
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 020f 	and.w	r2, r3, #15
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	331b      	adds	r3, #27
 80079ea:	011b      	lsls	r3, r3, #4
 80079ec:	4413      	add	r3, r2
 80079ee:	3304      	adds	r3, #4
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	0a1b      	lsrs	r3, r3, #8
 80079f4:	b2da      	uxtb	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	331b      	adds	r3, #27
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	4413      	add	r3, r2
 8007a06:	3304      	adds	r3, #4
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	0c1b      	lsrs	r3, r3, #16
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	011b      	lsls	r3, r3, #4
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	b2da      	uxtb	r2, r3
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	011b      	lsls	r3, r3, #4
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	0a1a      	lsrs	r2, r3, #8
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	b2d2      	uxtb	r2, r2
 8007a40:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	011b      	lsls	r3, r3, #4
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	0c1a      	lsrs	r2, r3, #16
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	3302      	adds	r3, #2
 8007a58:	b2d2      	uxtb	r2, r2
 8007a5a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	011b      	lsls	r3, r3, #4
 8007a64:	4413      	add	r3, r2
 8007a66:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	0e1a      	lsrs	r2, r3, #24
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	3303      	adds	r3, #3
 8007a72:	b2d2      	uxtb	r2, r2
 8007a74:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	011b      	lsls	r3, r3, #4
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	3304      	adds	r3, #4
 8007a8a:	b2d2      	uxtb	r2, r2
 8007a8c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	011b      	lsls	r3, r3, #4
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	0a1a      	lsrs	r2, r3, #8
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	3305      	adds	r3, #5
 8007aa4:	b2d2      	uxtb	r2, r2
 8007aa6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	011b      	lsls	r3, r3, #4
 8007ab0:	4413      	add	r3, r2
 8007ab2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	0c1a      	lsrs	r2, r3, #16
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	3306      	adds	r3, #6
 8007abe:	b2d2      	uxtb	r2, r2
 8007ac0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	011b      	lsls	r3, r3, #4
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	0e1a      	lsrs	r2, r3, #24
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	3307      	adds	r3, #7
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d108      	bne.n	8007af4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68da      	ldr	r2, [r3, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f042 0220 	orr.w	r2, r2, #32
 8007af0:	60da      	str	r2, [r3, #12]
 8007af2:	e007      	b.n	8007b04 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	691a      	ldr	r2, [r3, #16]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f042 0220 	orr.w	r2, r2, #32
 8007b02:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007b04:	2300      	movs	r3, #0
 8007b06:	e006      	b.n	8007b16 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007b14:	2301      	movs	r3, #1
  }
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr

08007b22 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8007b22:	b480      	push	{r7}
 8007b24:	b085      	sub	sp, #20
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	6078      	str	r0, [r7, #4]
 8007b2a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b36:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007b38:	7afb      	ldrb	r3, [r7, #11]
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d002      	beq.n	8007b44 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8007b3e:	7afb      	ldrb	r3, [r7, #11]
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d10f      	bne.n	8007b64 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	f003 0303 	and.w	r3, r3, #3
 8007b54:	60fb      	str	r3, [r7, #12]
 8007b56:	e005      	b.n	8007b64 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	f003 0303 	and.w	r3, r3, #3
 8007b62:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8007b64:	68fb      	ldr	r3, [r7, #12]
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3714      	adds	r7, #20
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b085      	sub	sp, #20
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
 8007b7a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b82:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d002      	beq.n	8007b90 <HAL_CAN_ActivateNotification+0x1e>
 8007b8a:	7bfb      	ldrb	r3, [r7, #15]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d109      	bne.n	8007ba4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6959      	ldr	r1, [r3, #20]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e006      	b.n	8007bb2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
  }
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3714      	adds	r7, #20
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b085      	sub	sp, #20
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
 8007bc6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007bce:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d002      	beq.n	8007bdc <HAL_CAN_DeactivateNotification+0x1e>
 8007bd6:	7bfb      	ldrb	r3, [r7, #15]
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d10a      	bne.n	8007bf2 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6959      	ldr	r1, [r3, #20]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	43da      	mvns	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	400a      	ands	r2, r1
 8007bec:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	e006      	b.n	8007c00 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
  }
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b08a      	sub	sp, #40	; 0x28
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007c14:	2300      	movs	r3, #0
 8007c16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	695b      	ldr	r3, [r3, #20]
 8007c1e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007c48:	6a3b      	ldr	r3, [r7, #32]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d07c      	beq.n	8007d4c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	f003 0301 	and.w	r3, r3, #1
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d023      	beq.n	8007ca4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2201      	movs	r2, #1
 8007c62:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d003      	beq.n	8007c76 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f983 	bl	8007f7a <HAL_CAN_TxMailbox0CompleteCallback>
 8007c74:	e016      	b.n	8007ca4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d004      	beq.n	8007c8a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007c86:	627b      	str	r3, [r7, #36]	; 0x24
 8007c88:	e00c      	b.n	8007ca4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	f003 0308 	and.w	r3, r3, #8
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d004      	beq.n	8007c9e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8007c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8007c9c:	e002      	b.n	8007ca4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f989 	bl	8007fb6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d024      	beq.n	8007cf8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cb6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d003      	beq.n	8007cca <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f000 f963 	bl	8007f8e <HAL_CAN_TxMailbox1CompleteCallback>
 8007cc8:	e016      	b.n	8007cf8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d004      	beq.n	8007cde <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007cda:	627b      	str	r3, [r7, #36]	; 0x24
 8007cdc:	e00c      	b.n	8007cf8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d004      	beq.n	8007cf2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007cee:	627b      	str	r3, [r7, #36]	; 0x24
 8007cf0:	e002      	b.n	8007cf8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f969 	bl	8007fca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d024      	beq.n	8007d4c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007d0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d003      	beq.n	8007d1e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f943 	bl	8007fa2 <HAL_CAN_TxMailbox2CompleteCallback>
 8007d1c:	e016      	b.n	8007d4c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d004      	beq.n	8007d32 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d30:	e00c      	b.n	8007d4c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d004      	beq.n	8007d46 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d42:	627b      	str	r3, [r7, #36]	; 0x24
 8007d44:	e002      	b.n	8007d4c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f949 	bl	8007fde <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	f003 0308 	and.w	r3, r3, #8
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00c      	beq.n	8007d70 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f003 0310 	and.w	r3, r3, #16
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d007      	beq.n	8007d70 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d66:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2210      	movs	r2, #16
 8007d6e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	f003 0304 	and.w	r3, r3, #4
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00b      	beq.n	8007d92 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f003 0308 	and.w	r3, r3, #8
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d006      	beq.n	8007d92 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2208      	movs	r2, #8
 8007d8a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 f930 	bl	8007ff2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	f003 0302 	and.w	r3, r3, #2
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d009      	beq.n	8007db0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f003 0303 	and.w	r3, r3, #3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d002      	beq.n	8007db0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f7fb f814 	bl	8002dd8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007db0:	6a3b      	ldr	r3, [r7, #32]
 8007db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00c      	beq.n	8007dd4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	f003 0310 	and.w	r3, r3, #16
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d007      	beq.n	8007dd4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007dca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2210      	movs	r2, #16
 8007dd2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007dd4:	6a3b      	ldr	r3, [r7, #32]
 8007dd6:	f003 0320 	and.w	r3, r3, #32
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00b      	beq.n	8007df6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	f003 0308 	and.w	r3, r3, #8
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d006      	beq.n	8007df6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	2208      	movs	r2, #8
 8007dee:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 f908 	bl	8008006 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f003 0310 	and.w	r3, r3, #16
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d009      	beq.n	8007e14 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	f003 0303 	and.w	r3, r3, #3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d002      	beq.n	8007e14 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f7fb f806 	bl	8002e20 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007e14:	6a3b      	ldr	r3, [r7, #32]
 8007e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00b      	beq.n	8007e36 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	f003 0310 	and.w	r3, r3, #16
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d006      	beq.n	8007e36 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2210      	movs	r2, #16
 8007e2e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 f8f2 	bl	800801a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00b      	beq.n	8007e58 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	f003 0308 	and.w	r3, r3, #8
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d006      	beq.n	8007e58 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2208      	movs	r2, #8
 8007e50:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f8eb 	bl	800802e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d07b      	beq.n	8007f5a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007e62:	69fb      	ldr	r3, [r7, #28]
 8007e64:	f003 0304 	and.w	r3, r3, #4
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d072      	beq.n	8007f52 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d008      	beq.n	8007e88 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d003      	beq.n	8007e88 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	f043 0301 	orr.w	r3, r3, #1
 8007e86:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d008      	beq.n	8007ea4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d003      	beq.n	8007ea4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	f043 0302 	orr.w	r3, r3, #2
 8007ea2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d008      	beq.n	8007ec0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d003      	beq.n	8007ec0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eba:	f043 0304 	orr.w	r3, r3, #4
 8007ebe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007ec0:	6a3b      	ldr	r3, [r7, #32]
 8007ec2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d043      	beq.n	8007f52 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d03e      	beq.n	8007f52 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007eda:	2b60      	cmp	r3, #96	; 0x60
 8007edc:	d02b      	beq.n	8007f36 <HAL_CAN_IRQHandler+0x32a>
 8007ede:	2b60      	cmp	r3, #96	; 0x60
 8007ee0:	d82e      	bhi.n	8007f40 <HAL_CAN_IRQHandler+0x334>
 8007ee2:	2b50      	cmp	r3, #80	; 0x50
 8007ee4:	d022      	beq.n	8007f2c <HAL_CAN_IRQHandler+0x320>
 8007ee6:	2b50      	cmp	r3, #80	; 0x50
 8007ee8:	d82a      	bhi.n	8007f40 <HAL_CAN_IRQHandler+0x334>
 8007eea:	2b40      	cmp	r3, #64	; 0x40
 8007eec:	d019      	beq.n	8007f22 <HAL_CAN_IRQHandler+0x316>
 8007eee:	2b40      	cmp	r3, #64	; 0x40
 8007ef0:	d826      	bhi.n	8007f40 <HAL_CAN_IRQHandler+0x334>
 8007ef2:	2b30      	cmp	r3, #48	; 0x30
 8007ef4:	d010      	beq.n	8007f18 <HAL_CAN_IRQHandler+0x30c>
 8007ef6:	2b30      	cmp	r3, #48	; 0x30
 8007ef8:	d822      	bhi.n	8007f40 <HAL_CAN_IRQHandler+0x334>
 8007efa:	2b10      	cmp	r3, #16
 8007efc:	d002      	beq.n	8007f04 <HAL_CAN_IRQHandler+0x2f8>
 8007efe:	2b20      	cmp	r3, #32
 8007f00:	d005      	beq.n	8007f0e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007f02:	e01d      	b.n	8007f40 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f06:	f043 0308 	orr.w	r3, r3, #8
 8007f0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f0c:	e019      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f10:	f043 0310 	orr.w	r3, r3, #16
 8007f14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f16:	e014      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1a:	f043 0320 	orr.w	r3, r3, #32
 8007f1e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f20:	e00f      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f2a:	e00a      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f32:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f34:	e005      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f3c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007f3e:	e000      	b.n	8007f42 <HAL_CAN_IRQHandler+0x336>
            break;
 8007f40:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	699a      	ldr	r2, [r3, #24]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007f50:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2204      	movs	r2, #4
 8007f58:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d008      	beq.n	8007f72 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f66:	431a      	orrs	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 f868 	bl	8008042 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007f72:	bf00      	nop
 8007f74:	3728      	adds	r7, #40	; 0x28
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b083      	sub	sp, #12
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007f82:	bf00      	nop
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b083      	sub	sp, #12
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007f96:	bf00      	nop
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b083      	sub	sp, #12
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007fbe:	bf00      	nop
 8007fc0:	370c      	adds	r7, #12
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b083      	sub	sp, #12
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007fd2:	bf00      	nop
 8007fd4:	370c      	adds	r7, #12
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b083      	sub	sp, #12
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr

08007ff2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b083      	sub	sp, #12
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007ffa:	bf00      	nop
 8007ffc:	370c      	adds	r7, #12
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr

08008006 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800801a:	b480      	push	{r7}
 800801c:	b083      	sub	sp, #12
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8008022:	bf00      	nop
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800802e:	b480      	push	{r7}
 8008030:	b083      	sub	sp, #12
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008036:	bf00      	nop
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8008042:	b480      	push	{r7}
 8008044:	b083      	sub	sp, #12
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800804a:	bf00      	nop
 800804c:	370c      	adds	r7, #12
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
	...

08008058 <__NVIC_SetPriorityGrouping>:
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f003 0307 	and.w	r3, r3, #7
 8008066:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008068:	4b0c      	ldr	r3, [pc, #48]	; (800809c <__NVIC_SetPriorityGrouping+0x44>)
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008074:	4013      	ands	r3, r2
 8008076:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800808a:	4a04      	ldr	r2, [pc, #16]	; (800809c <__NVIC_SetPriorityGrouping+0x44>)
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	60d3      	str	r3, [r2, #12]
}
 8008090:	bf00      	nop
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	e000ed00 	.word	0xe000ed00

080080a0 <__NVIC_GetPriorityGrouping>:
{
 80080a0:	b480      	push	{r7}
 80080a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80080a4:	4b04      	ldr	r3, [pc, #16]	; (80080b8 <__NVIC_GetPriorityGrouping+0x18>)
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	0a1b      	lsrs	r3, r3, #8
 80080aa:	f003 0307 	and.w	r3, r3, #7
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr
 80080b8:	e000ed00 	.word	0xe000ed00

080080bc <__NVIC_EnableIRQ>:
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	4603      	mov	r3, r0
 80080c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	db0b      	blt.n	80080e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	f003 021f 	and.w	r2, r3, #31
 80080d4:	4907      	ldr	r1, [pc, #28]	; (80080f4 <__NVIC_EnableIRQ+0x38>)
 80080d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080da:	095b      	lsrs	r3, r3, #5
 80080dc:	2001      	movs	r0, #1
 80080de:	fa00 f202 	lsl.w	r2, r0, r2
 80080e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80080e6:	bf00      	nop
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	e000e100 	.word	0xe000e100

080080f8 <__NVIC_DisableIRQ>:
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	4603      	mov	r3, r0
 8008100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008106:	2b00      	cmp	r3, #0
 8008108:	db12      	blt.n	8008130 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800810a:	79fb      	ldrb	r3, [r7, #7]
 800810c:	f003 021f 	and.w	r2, r3, #31
 8008110:	490a      	ldr	r1, [pc, #40]	; (800813c <__NVIC_DisableIRQ+0x44>)
 8008112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008116:	095b      	lsrs	r3, r3, #5
 8008118:	2001      	movs	r0, #1
 800811a:	fa00 f202 	lsl.w	r2, r0, r2
 800811e:	3320      	adds	r3, #32
 8008120:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008124:	f3bf 8f4f 	dsb	sy
}
 8008128:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800812a:	f3bf 8f6f 	isb	sy
}
 800812e:	bf00      	nop
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	e000e100 	.word	0xe000e100

08008140 <__NVIC_SetPriority>:
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	4603      	mov	r3, r0
 8008148:	6039      	str	r1, [r7, #0]
 800814a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800814c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008150:	2b00      	cmp	r3, #0
 8008152:	db0a      	blt.n	800816a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	b2da      	uxtb	r2, r3
 8008158:	490c      	ldr	r1, [pc, #48]	; (800818c <__NVIC_SetPriority+0x4c>)
 800815a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800815e:	0112      	lsls	r2, r2, #4
 8008160:	b2d2      	uxtb	r2, r2
 8008162:	440b      	add	r3, r1
 8008164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008168:	e00a      	b.n	8008180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	b2da      	uxtb	r2, r3
 800816e:	4908      	ldr	r1, [pc, #32]	; (8008190 <__NVIC_SetPriority+0x50>)
 8008170:	79fb      	ldrb	r3, [r7, #7]
 8008172:	f003 030f 	and.w	r3, r3, #15
 8008176:	3b04      	subs	r3, #4
 8008178:	0112      	lsls	r2, r2, #4
 800817a:	b2d2      	uxtb	r2, r2
 800817c:	440b      	add	r3, r1
 800817e:	761a      	strb	r2, [r3, #24]
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr
 800818c:	e000e100 	.word	0xe000e100
 8008190:	e000ed00 	.word	0xe000ed00

08008194 <NVIC_EncodePriority>:
{
 8008194:	b480      	push	{r7}
 8008196:	b089      	sub	sp, #36	; 0x24
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f003 0307 	and.w	r3, r3, #7
 80081a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	f1c3 0307 	rsb	r3, r3, #7
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	bf28      	it	cs
 80081b2:	2304      	movcs	r3, #4
 80081b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	3304      	adds	r3, #4
 80081ba:	2b06      	cmp	r3, #6
 80081bc:	d902      	bls.n	80081c4 <NVIC_EncodePriority+0x30>
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	3b03      	subs	r3, #3
 80081c2:	e000      	b.n	80081c6 <NVIC_EncodePriority+0x32>
 80081c4:	2300      	movs	r3, #0
 80081c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80081c8:	f04f 32ff 	mov.w	r2, #4294967295
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	fa02 f303 	lsl.w	r3, r2, r3
 80081d2:	43da      	mvns	r2, r3
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	401a      	ands	r2, r3
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80081dc:	f04f 31ff 	mov.w	r1, #4294967295
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	fa01 f303 	lsl.w	r3, r1, r3
 80081e6:	43d9      	mvns	r1, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80081ec:	4313      	orrs	r3, r2
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3724      	adds	r7, #36	; 0x24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
	...

080081fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	3b01      	subs	r3, #1
 8008208:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800820c:	d301      	bcc.n	8008212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800820e:	2301      	movs	r3, #1
 8008210:	e00f      	b.n	8008232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008212:	4a0a      	ldr	r2, [pc, #40]	; (800823c <SysTick_Config+0x40>)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	3b01      	subs	r3, #1
 8008218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800821a:	210f      	movs	r1, #15
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	f7ff ff8e 	bl	8008140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008224:	4b05      	ldr	r3, [pc, #20]	; (800823c <SysTick_Config+0x40>)
 8008226:	2200      	movs	r2, #0
 8008228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800822a:	4b04      	ldr	r3, [pc, #16]	; (800823c <SysTick_Config+0x40>)
 800822c:	2207      	movs	r2, #7
 800822e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3708      	adds	r7, #8
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	e000e010 	.word	0xe000e010

08008240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b082      	sub	sp, #8
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7ff ff05 	bl	8008058 <__NVIC_SetPriorityGrouping>
}
 800824e:	bf00      	nop
 8008250:	3708      	adds	r7, #8
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}

08008256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b086      	sub	sp, #24
 800825a:	af00      	add	r7, sp, #0
 800825c:	4603      	mov	r3, r0
 800825e:	60b9      	str	r1, [r7, #8]
 8008260:	607a      	str	r2, [r7, #4]
 8008262:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008264:	2300      	movs	r3, #0
 8008266:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008268:	f7ff ff1a 	bl	80080a0 <__NVIC_GetPriorityGrouping>
 800826c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	68b9      	ldr	r1, [r7, #8]
 8008272:	6978      	ldr	r0, [r7, #20]
 8008274:	f7ff ff8e 	bl	8008194 <NVIC_EncodePriority>
 8008278:	4602      	mov	r2, r0
 800827a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800827e:	4611      	mov	r1, r2
 8008280:	4618      	mov	r0, r3
 8008282:	f7ff ff5d 	bl	8008140 <__NVIC_SetPriority>
}
 8008286:	bf00      	nop
 8008288:	3718      	adds	r7, #24
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b082      	sub	sp, #8
 8008292:	af00      	add	r7, sp, #0
 8008294:	4603      	mov	r3, r0
 8008296:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800829c:	4618      	mov	r0, r3
 800829e:	f7ff ff0d 	bl	80080bc <__NVIC_EnableIRQ>
}
 80082a2:	bf00      	nop
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b082      	sub	sp, #8
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	4603      	mov	r3, r0
 80082b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80082b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff1d 	bl	80080f8 <__NVIC_DisableIRQ>
}
 80082be:	bf00      	nop
 80082c0:	3708      	adds	r7, #8
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b082      	sub	sp, #8
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f7ff ff94 	bl	80081fc <SysTick_Config>
 80082d4:	4603      	mov	r3, r0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3708      	adds	r7, #8
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b084      	sub	sp, #16
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082e6:	2300      	movs	r3, #0
 80082e8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d005      	beq.n	8008302 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2204      	movs	r2, #4
 80082fa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	73fb      	strb	r3, [r7, #15]
 8008300:	e029      	b.n	8008356 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f022 020e 	bic.w	r2, r2, #14
 8008310:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0201 	bic.w	r2, r2, #1
 8008320:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008326:	f003 021c 	and.w	r2, r3, #28
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800832e:	2101      	movs	r1, #1
 8008330:	fa01 f202 	lsl.w	r2, r1, r2
 8008334:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2201      	movs	r2, #1
 800833a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	4798      	blx	r3
    }
  }
  return status;
 8008356:	7bfb      	ldrb	r3, [r7, #15]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008360:	b480      	push	{r7}
 8008362:	b087      	sub	sp, #28
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800836a:	2300      	movs	r3, #0
 800836c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800836e:	e17f      	b.n	8008670 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	2101      	movs	r1, #1
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	fa01 f303 	lsl.w	r3, r1, r3
 800837c:	4013      	ands	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 8171 	beq.w	800866a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	f003 0303 	and.w	r3, r3, #3
 8008390:	2b01      	cmp	r3, #1
 8008392:	d005      	beq.n	80083a0 <HAL_GPIO_Init+0x40>
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	f003 0303 	and.w	r3, r3, #3
 800839c:	2b02      	cmp	r3, #2
 800839e:	d130      	bne.n	8008402 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	005b      	lsls	r3, r3, #1
 80083aa:	2203      	movs	r2, #3
 80083ac:	fa02 f303 	lsl.w	r3, r2, r3
 80083b0:	43db      	mvns	r3, r3
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	4013      	ands	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	68da      	ldr	r2, [r3, #12]
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	005b      	lsls	r3, r3, #1
 80083c0:	fa02 f303 	lsl.w	r3, r2, r3
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	4313      	orrs	r3, r2
 80083c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80083d6:	2201      	movs	r2, #1
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	fa02 f303 	lsl.w	r3, r2, r3
 80083de:	43db      	mvns	r3, r3
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4013      	ands	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	091b      	lsrs	r3, r3, #4
 80083ec:	f003 0201 	and.w	r2, r3, #1
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	fa02 f303 	lsl.w	r3, r2, r3
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	693a      	ldr	r2, [r7, #16]
 8008400:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f003 0303 	and.w	r3, r3, #3
 800840a:	2b03      	cmp	r3, #3
 800840c:	d118      	bne.n	8008440 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008412:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008414:	2201      	movs	r2, #1
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	fa02 f303 	lsl.w	r3, r2, r3
 800841c:	43db      	mvns	r3, r3
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	4013      	ands	r3, r2
 8008422:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	08db      	lsrs	r3, r3, #3
 800842a:	f003 0201 	and.w	r2, r3, #1
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	fa02 f303 	lsl.w	r3, r2, r3
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	4313      	orrs	r3, r2
 8008438:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	693a      	ldr	r2, [r7, #16]
 800843e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	f003 0303 	and.w	r3, r3, #3
 8008448:	2b03      	cmp	r3, #3
 800844a:	d017      	beq.n	800847c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	2203      	movs	r2, #3
 8008458:	fa02 f303 	lsl.w	r3, r2, r3
 800845c:	43db      	mvns	r3, r3
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	4013      	ands	r3, r2
 8008462:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	689a      	ldr	r2, [r3, #8]
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	005b      	lsls	r3, r3, #1
 800846c:	fa02 f303 	lsl.w	r3, r2, r3
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	4313      	orrs	r3, r2
 8008474:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	f003 0303 	and.w	r3, r3, #3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d123      	bne.n	80084d0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	08da      	lsrs	r2, r3, #3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	3208      	adds	r2, #8
 8008490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008494:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f003 0307 	and.w	r3, r3, #7
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	220f      	movs	r2, #15
 80084a0:	fa02 f303 	lsl.w	r3, r2, r3
 80084a4:	43db      	mvns	r3, r3
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	4013      	ands	r3, r2
 80084aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	691a      	ldr	r2, [r3, #16]
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	fa02 f303 	lsl.w	r3, r2, r3
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	4313      	orrs	r3, r2
 80084c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	08da      	lsrs	r2, r3, #3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	3208      	adds	r2, #8
 80084ca:	6939      	ldr	r1, [r7, #16]
 80084cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	005b      	lsls	r3, r3, #1
 80084da:	2203      	movs	r2, #3
 80084dc:	fa02 f303 	lsl.w	r3, r2, r3
 80084e0:	43db      	mvns	r3, r3
 80084e2:	693a      	ldr	r2, [r7, #16]
 80084e4:	4013      	ands	r3, r2
 80084e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f003 0203 	and.w	r2, r3, #3
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	fa02 f303 	lsl.w	r3, r2, r3
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	693a      	ldr	r2, [r7, #16]
 8008502:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800850c:	2b00      	cmp	r3, #0
 800850e:	f000 80ac 	beq.w	800866a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008512:	4b5f      	ldr	r3, [pc, #380]	; (8008690 <HAL_GPIO_Init+0x330>)
 8008514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008516:	4a5e      	ldr	r2, [pc, #376]	; (8008690 <HAL_GPIO_Init+0x330>)
 8008518:	f043 0301 	orr.w	r3, r3, #1
 800851c:	6613      	str	r3, [r2, #96]	; 0x60
 800851e:	4b5c      	ldr	r3, [pc, #368]	; (8008690 <HAL_GPIO_Init+0x330>)
 8008520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	60bb      	str	r3, [r7, #8]
 8008528:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800852a:	4a5a      	ldr	r2, [pc, #360]	; (8008694 <HAL_GPIO_Init+0x334>)
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	089b      	lsrs	r3, r3, #2
 8008530:	3302      	adds	r3, #2
 8008532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008536:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	f003 0303 	and.w	r3, r3, #3
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	220f      	movs	r2, #15
 8008542:	fa02 f303 	lsl.w	r3, r2, r3
 8008546:	43db      	mvns	r3, r3
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	4013      	ands	r3, r2
 800854c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008554:	d025      	beq.n	80085a2 <HAL_GPIO_Init+0x242>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a4f      	ldr	r2, [pc, #316]	; (8008698 <HAL_GPIO_Init+0x338>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d01f      	beq.n	800859e <HAL_GPIO_Init+0x23e>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a4e      	ldr	r2, [pc, #312]	; (800869c <HAL_GPIO_Init+0x33c>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d019      	beq.n	800859a <HAL_GPIO_Init+0x23a>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a4d      	ldr	r2, [pc, #308]	; (80086a0 <HAL_GPIO_Init+0x340>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d013      	beq.n	8008596 <HAL_GPIO_Init+0x236>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a4c      	ldr	r2, [pc, #304]	; (80086a4 <HAL_GPIO_Init+0x344>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d00d      	beq.n	8008592 <HAL_GPIO_Init+0x232>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a4b      	ldr	r2, [pc, #300]	; (80086a8 <HAL_GPIO_Init+0x348>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d007      	beq.n	800858e <HAL_GPIO_Init+0x22e>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a4a      	ldr	r2, [pc, #296]	; (80086ac <HAL_GPIO_Init+0x34c>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d101      	bne.n	800858a <HAL_GPIO_Init+0x22a>
 8008586:	2306      	movs	r3, #6
 8008588:	e00c      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 800858a:	2307      	movs	r3, #7
 800858c:	e00a      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 800858e:	2305      	movs	r3, #5
 8008590:	e008      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 8008592:	2304      	movs	r3, #4
 8008594:	e006      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 8008596:	2303      	movs	r3, #3
 8008598:	e004      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 800859a:	2302      	movs	r3, #2
 800859c:	e002      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <HAL_GPIO_Init+0x244>
 80085a2:	2300      	movs	r3, #0
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	f002 0203 	and.w	r2, r2, #3
 80085aa:	0092      	lsls	r2, r2, #2
 80085ac:	4093      	lsls	r3, r2
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80085b4:	4937      	ldr	r1, [pc, #220]	; (8008694 <HAL_GPIO_Init+0x334>)
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	089b      	lsrs	r3, r3, #2
 80085ba:	3302      	adds	r3, #2
 80085bc:	693a      	ldr	r2, [r7, #16]
 80085be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085c2:	4b3b      	ldr	r3, [pc, #236]	; (80086b0 <HAL_GPIO_Init+0x350>)
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	43db      	mvns	r3, r3
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	4013      	ands	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d003      	beq.n	80085e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80085de:	693a      	ldr	r2, [r7, #16]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80085e6:	4a32      	ldr	r2, [pc, #200]	; (80086b0 <HAL_GPIO_Init+0x350>)
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80085ec:	4b30      	ldr	r3, [pc, #192]	; (80086b0 <HAL_GPIO_Init+0x350>)
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	43db      	mvns	r3, r3
 80085f6:	693a      	ldr	r2, [r7, #16]
 80085f8:	4013      	ands	r3, r2
 80085fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008604:	2b00      	cmp	r3, #0
 8008606:	d003      	beq.n	8008610 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008610:	4a27      	ldr	r2, [pc, #156]	; (80086b0 <HAL_GPIO_Init+0x350>)
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008616:	4b26      	ldr	r3, [pc, #152]	; (80086b0 <HAL_GPIO_Init+0x350>)
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	43db      	mvns	r3, r3
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	4013      	ands	r3, r2
 8008624:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d003      	beq.n	800863a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	4313      	orrs	r3, r2
 8008638:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800863a:	4a1d      	ldr	r2, [pc, #116]	; (80086b0 <HAL_GPIO_Init+0x350>)
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008640:	4b1b      	ldr	r3, [pc, #108]	; (80086b0 <HAL_GPIO_Init+0x350>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	43db      	mvns	r3, r3
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	4013      	ands	r3, r2
 800864e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d003      	beq.n	8008664 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	4313      	orrs	r3, r2
 8008662:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008664:	4a12      	ldr	r2, [pc, #72]	; (80086b0 <HAL_GPIO_Init+0x350>)
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	3301      	adds	r3, #1
 800866e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	fa22 f303 	lsr.w	r3, r2, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	f47f ae78 	bne.w	8008370 <HAL_GPIO_Init+0x10>
  }
}
 8008680:	bf00      	nop
 8008682:	bf00      	nop
 8008684:	371c      	adds	r7, #28
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	40021000 	.word	0x40021000
 8008694:	40010000 	.word	0x40010000
 8008698:	48000400 	.word	0x48000400
 800869c:	48000800 	.word	0x48000800
 80086a0:	48000c00 	.word	0x48000c00
 80086a4:	48001000 	.word	0x48001000
 80086a8:	48001400 	.word	0x48001400
 80086ac:	48001800 	.word	0x48001800
 80086b0:	40010400 	.word	0x40010400

080086b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80086be:	2300      	movs	r3, #0
 80086c0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80086c2:	e0cd      	b.n	8008860 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80086c4:	2201      	movs	r2, #1
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	fa02 f303 	lsl.w	r3, r2, r3
 80086cc:	683a      	ldr	r2, [r7, #0]
 80086ce:	4013      	ands	r3, r2
 80086d0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 80c0 	beq.w	800885a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80086da:	4a68      	ldr	r2, [pc, #416]	; (800887c <HAL_GPIO_DeInit+0x1c8>)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	089b      	lsrs	r3, r3, #2
 80086e0:	3302      	adds	r3, #2
 80086e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086e6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	f003 0303 	and.w	r3, r3, #3
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	220f      	movs	r2, #15
 80086f2:	fa02 f303 	lsl.w	r3, r2, r3
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	4013      	ands	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008702:	d025      	beq.n	8008750 <HAL_GPIO_DeInit+0x9c>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a5e      	ldr	r2, [pc, #376]	; (8008880 <HAL_GPIO_DeInit+0x1cc>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d01f      	beq.n	800874c <HAL_GPIO_DeInit+0x98>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a5d      	ldr	r2, [pc, #372]	; (8008884 <HAL_GPIO_DeInit+0x1d0>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d019      	beq.n	8008748 <HAL_GPIO_DeInit+0x94>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a5c      	ldr	r2, [pc, #368]	; (8008888 <HAL_GPIO_DeInit+0x1d4>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d013      	beq.n	8008744 <HAL_GPIO_DeInit+0x90>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4a5b      	ldr	r2, [pc, #364]	; (800888c <HAL_GPIO_DeInit+0x1d8>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d00d      	beq.n	8008740 <HAL_GPIO_DeInit+0x8c>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a5a      	ldr	r2, [pc, #360]	; (8008890 <HAL_GPIO_DeInit+0x1dc>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d007      	beq.n	800873c <HAL_GPIO_DeInit+0x88>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a59      	ldr	r2, [pc, #356]	; (8008894 <HAL_GPIO_DeInit+0x1e0>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d101      	bne.n	8008738 <HAL_GPIO_DeInit+0x84>
 8008734:	2306      	movs	r3, #6
 8008736:	e00c      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 8008738:	2307      	movs	r3, #7
 800873a:	e00a      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 800873c:	2305      	movs	r3, #5
 800873e:	e008      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 8008740:	2304      	movs	r3, #4
 8008742:	e006      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 8008744:	2303      	movs	r3, #3
 8008746:	e004      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 8008748:	2302      	movs	r3, #2
 800874a:	e002      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 800874c:	2301      	movs	r3, #1
 800874e:	e000      	b.n	8008752 <HAL_GPIO_DeInit+0x9e>
 8008750:	2300      	movs	r3, #0
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	f002 0203 	and.w	r2, r2, #3
 8008758:	0092      	lsls	r2, r2, #2
 800875a:	4093      	lsls	r3, r2
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	429a      	cmp	r2, r3
 8008760:	d132      	bne.n	80087c8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008762:	4b4d      	ldr	r3, [pc, #308]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	43db      	mvns	r3, r3
 800876a:	494b      	ldr	r1, [pc, #300]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 800876c:	4013      	ands	r3, r2
 800876e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8008770:	4b49      	ldr	r3, [pc, #292]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	43db      	mvns	r3, r3
 8008778:	4947      	ldr	r1, [pc, #284]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 800877a:	4013      	ands	r3, r2
 800877c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800877e:	4b46      	ldr	r3, [pc, #280]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	43db      	mvns	r3, r3
 8008786:	4944      	ldr	r1, [pc, #272]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 8008788:	4013      	ands	r3, r2
 800878a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800878c:	4b42      	ldr	r3, [pc, #264]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 800878e:	689a      	ldr	r2, [r3, #8]
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	43db      	mvns	r3, r3
 8008794:	4940      	ldr	r1, [pc, #256]	; (8008898 <HAL_GPIO_DeInit+0x1e4>)
 8008796:	4013      	ands	r3, r2
 8008798:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f003 0303 	and.w	r3, r3, #3
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	220f      	movs	r2, #15
 80087a4:	fa02 f303 	lsl.w	r3, r2, r3
 80087a8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80087aa:	4a34      	ldr	r2, [pc, #208]	; (800887c <HAL_GPIO_DeInit+0x1c8>)
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	089b      	lsrs	r3, r3, #2
 80087b0:	3302      	adds	r3, #2
 80087b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	43da      	mvns	r2, r3
 80087ba:	4830      	ldr	r0, [pc, #192]	; (800887c <HAL_GPIO_DeInit+0x1c8>)
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	089b      	lsrs	r3, r3, #2
 80087c0:	400a      	ands	r2, r1
 80087c2:	3302      	adds	r3, #2
 80087c4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	005b      	lsls	r3, r3, #1
 80087d0:	2103      	movs	r1, #3
 80087d2:	fa01 f303 	lsl.w	r3, r1, r3
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	08da      	lsrs	r2, r3, #3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	3208      	adds	r2, #8
 80087e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f003 0307 	and.w	r3, r3, #7
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	220f      	movs	r2, #15
 80087f2:	fa02 f303 	lsl.w	r3, r2, r3
 80087f6:	43db      	mvns	r3, r3
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	08d2      	lsrs	r2, r2, #3
 80087fc:	4019      	ands	r1, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	3208      	adds	r2, #8
 8008802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	689a      	ldr	r2, [r3, #8]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	005b      	lsls	r3, r3, #1
 800880e:	2103      	movs	r1, #3
 8008810:	fa01 f303 	lsl.w	r3, r1, r3
 8008814:	43db      	mvns	r3, r3
 8008816:	401a      	ands	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685a      	ldr	r2, [r3, #4]
 8008820:	2101      	movs	r1, #1
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	fa01 f303 	lsl.w	r3, r1, r3
 8008828:	43db      	mvns	r3, r3
 800882a:	401a      	ands	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	68da      	ldr	r2, [r3, #12]
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	005b      	lsls	r3, r3, #1
 8008838:	2103      	movs	r1, #3
 800883a:	fa01 f303 	lsl.w	r3, r1, r3
 800883e:	43db      	mvns	r3, r3
 8008840:	401a      	ands	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800884a:	2101      	movs	r1, #1
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	fa01 f303 	lsl.w	r3, r1, r3
 8008852:	43db      	mvns	r3, r3
 8008854:	401a      	ands	r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	3301      	adds	r3, #1
 800885e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008860:	683a      	ldr	r2, [r7, #0]
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	fa22 f303 	lsr.w	r3, r2, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	f47f af2b 	bne.w	80086c4 <HAL_GPIO_DeInit+0x10>
  }
}
 800886e:	bf00      	nop
 8008870:	bf00      	nop
 8008872:	371c      	adds	r7, #28
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	40010000 	.word	0x40010000
 8008880:	48000400 	.word	0x48000400
 8008884:	48000800 	.word	0x48000800
 8008888:	48000c00 	.word	0x48000c00
 800888c:	48001000 	.word	0x48001000
 8008890:	48001400 	.word	0x48001400
 8008894:	48001800 	.word	0x48001800
 8008898:	40010400 	.word	0x40010400

0800889c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	460b      	mov	r3, r1
 80088a6:	807b      	strh	r3, [r7, #2]
 80088a8:	4613      	mov	r3, r2
 80088aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80088ac:	787b      	ldrb	r3, [r7, #1]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80088b2:	887a      	ldrh	r2, [r7, #2]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80088b8:	e002      	b.n	80088c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80088ba:	887a      	ldrh	r2, [r7, #2]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	4603      	mov	r3, r0
 80088d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80088d6:	4b08      	ldr	r3, [pc, #32]	; (80088f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80088d8:	695a      	ldr	r2, [r3, #20]
 80088da:	88fb      	ldrh	r3, [r7, #6]
 80088dc:	4013      	ands	r3, r2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d006      	beq.n	80088f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80088e2:	4a05      	ldr	r2, [pc, #20]	; (80088f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80088e4:	88fb      	ldrh	r3, [r7, #6]
 80088e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80088e8:	88fb      	ldrh	r3, [r7, #6]
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7fd ff5a 	bl	80067a4 <HAL_GPIO_EXTI_Callback>
  }
}
 80088f0:	bf00      	nop
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}
 80088f8:	40010400 	.word	0x40010400

080088fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d101      	bne.n	800890e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e095      	b.n	8008a3a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	d108      	bne.n	8008928 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800891e:	d009      	beq.n	8008934 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2200      	movs	r2, #0
 8008924:	61da      	str	r2, [r3, #28]
 8008926:	e005      	b.n	8008934 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d106      	bne.n	8008954 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f7fa faca 	bl	8002ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800896a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008974:	d902      	bls.n	800897c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008976:	2300      	movs	r3, #0
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	e002      	b.n	8008982 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800897c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008980:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	68db      	ldr	r3, [r3, #12]
 8008986:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800898a:	d007      	beq.n	800899c <HAL_SPI_Init+0xa0>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008994:	d002      	beq.n	800899c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2200      	movs	r2, #0
 800899a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80089ac:	431a      	orrs	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	f003 0302 	and.w	r3, r3, #2
 80089b6:	431a      	orrs	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	695b      	ldr	r3, [r3, #20]
 80089bc:	f003 0301 	and.w	r3, r3, #1
 80089c0:	431a      	orrs	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089ca:	431a      	orrs	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	69db      	ldr	r3, [r3, #28]
 80089d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089d4:	431a      	orrs	r2, r3
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6a1b      	ldr	r3, [r3, #32]
 80089da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089de:	ea42 0103 	orr.w	r1, r2, r3
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	0c1b      	lsrs	r3, r3, #16
 80089f8:	f003 0204 	and.w	r2, r3, #4
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a00:	f003 0310 	and.w	r3, r3, #16
 8008a04:	431a      	orrs	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a0a:	f003 0308 	and.w	r3, r3, #8
 8008a0e:	431a      	orrs	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008a18:	ea42 0103 	orr.w	r1, r2, r3
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	430a      	orrs	r2, r1
 8008a28:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b082      	sub	sp, #8
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e01a      	b.n	8008a8a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2202      	movs	r2, #2
 8008a58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a6a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f7fa fa85 	bl	8002f7c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3708      	adds	r7, #8
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b088      	sub	sp, #32
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	60f8      	str	r0, [r7, #12]
 8008a9a:	60b9      	str	r1, [r7, #8]
 8008a9c:	603b      	str	r3, [r7, #0]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d101      	bne.n	8008ab4 <HAL_SPI_Transmit+0x22>
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	e158      	b.n	8008d66 <HAL_SPI_Transmit+0x2d4>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008abc:	f7fe fc16 	bl	80072ec <HAL_GetTick>
 8008ac0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008ac2:	88fb      	ldrh	r3, [r7, #6]
 8008ac4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d002      	beq.n	8008ad8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008ad2:	2302      	movs	r3, #2
 8008ad4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ad6:	e13d      	b.n	8008d54 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d002      	beq.n	8008ae4 <HAL_SPI_Transmit+0x52>
 8008ade:	88fb      	ldrh	r3, [r7, #6]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d102      	bne.n	8008aea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ae8:	e134      	b.n	8008d54 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2203      	movs	r2, #3
 8008aee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2200      	movs	r2, #0
 8008af6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	88fa      	ldrh	r2, [r7, #6]
 8008b02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	88fa      	ldrh	r2, [r7, #6]
 8008b08:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b34:	d10f      	bne.n	8008b56 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b60:	2b40      	cmp	r3, #64	; 0x40
 8008b62:	d007      	beq.n	8008b74 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b7c:	d94b      	bls.n	8008c16 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d002      	beq.n	8008b8c <HAL_SPI_Transmit+0xfa>
 8008b86:	8afb      	ldrh	r3, [r7, #22]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d13e      	bne.n	8008c0a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b90:	881a      	ldrh	r2, [r3, #0]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b9c:	1c9a      	adds	r2, r3, #2
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	3b01      	subs	r3, #1
 8008baa:	b29a      	uxth	r2, r3
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008bb0:	e02b      	b.n	8008c0a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	f003 0302 	and.w	r3, r3, #2
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d112      	bne.n	8008be6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc4:	881a      	ldrh	r2, [r3, #0]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd0:	1c9a      	adds	r2, r3, #2
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	b29a      	uxth	r2, r3
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008be4:	e011      	b.n	8008c0a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008be6:	f7fe fb81 	bl	80072ec <HAL_GetTick>
 8008bea:	4602      	mov	r2, r0
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d803      	bhi.n	8008bfe <HAL_SPI_Transmit+0x16c>
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bfc:	d102      	bne.n	8008c04 <HAL_SPI_Transmit+0x172>
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c08:	e0a4      	b.n	8008d54 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1ce      	bne.n	8008bb2 <HAL_SPI_Transmit+0x120>
 8008c14:	e07c      	b.n	8008d10 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <HAL_SPI_Transmit+0x192>
 8008c1e:	8afb      	ldrh	r3, [r7, #22]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d170      	bne.n	8008d06 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d912      	bls.n	8008c54 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c32:	881a      	ldrh	r2, [r3, #0]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c3e:	1c9a      	adds	r2, r3, #2
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	3b02      	subs	r3, #2
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c52:	e058      	b.n	8008d06 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	330c      	adds	r3, #12
 8008c5e:	7812      	ldrb	r2, [r2, #0]
 8008c60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c66:	1c5a      	adds	r2, r3, #1
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	3b01      	subs	r3, #1
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008c7a:	e044      	b.n	8008d06 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f003 0302 	and.w	r3, r3, #2
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d12b      	bne.n	8008ce2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d912      	bls.n	8008cba <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c98:	881a      	ldrh	r2, [r3, #0]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca4:	1c9a      	adds	r2, r3, #2
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	3b02      	subs	r3, #2
 8008cb2:	b29a      	uxth	r2, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cb8:	e025      	b.n	8008d06 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	330c      	adds	r3, #12
 8008cc4:	7812      	ldrb	r2, [r2, #0]
 8008cc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ccc:	1c5a      	adds	r2, r3, #1
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ce0:	e011      	b.n	8008d06 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ce2:	f7fe fb03 	bl	80072ec <HAL_GetTick>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	1ad3      	subs	r3, r2, r3
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d803      	bhi.n	8008cfa <HAL_SPI_Transmit+0x268>
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cf8:	d102      	bne.n	8008d00 <HAL_SPI_Transmit+0x26e>
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d102      	bne.n	8008d06 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008d00:	2303      	movs	r3, #3
 8008d02:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008d04:	e026      	b.n	8008d54 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d1b5      	bne.n	8008c7c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d10:	69ba      	ldr	r2, [r7, #24]
 8008d12:	6839      	ldr	r1, [r7, #0]
 8008d14:	68f8      	ldr	r0, [r7, #12]
 8008d16:	f001 f985 	bl	800a024 <SPI_EndRxTxTransaction>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d002      	beq.n	8008d26 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2220      	movs	r2, #32
 8008d24:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d10a      	bne.n	8008d44 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d2e:	2300      	movs	r3, #0
 8008d30:	613b      	str	r3, [r7, #16]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	613b      	str	r3, [r7, #16]
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	613b      	str	r3, [r7, #16]
 8008d42:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d002      	beq.n	8008d52 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	77fb      	strb	r3, [r7, #31]
 8008d50:	e000      	b.n	8008d54 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008d52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008d64:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3720      	adds	r7, #32
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b088      	sub	sp, #32
 8008d72:	af02      	add	r7, sp, #8
 8008d74:	60f8      	str	r0, [r7, #12]
 8008d76:	60b9      	str	r1, [r7, #8]
 8008d78:	603b      	str	r3, [r7, #0]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d8a:	d112      	bne.n	8008db2 <HAL_SPI_Receive+0x44>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10e      	bne.n	8008db2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2204      	movs	r2, #4
 8008d98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008d9c:	88fa      	ldrh	r2, [r7, #6]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	4613      	mov	r3, r2
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	68b9      	ldr	r1, [r7, #8]
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 f910 	bl	8008fce <HAL_SPI_TransmitReceive>
 8008dae:	4603      	mov	r3, r0
 8008db0:	e109      	b.n	8008fc6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_SPI_Receive+0x52>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e102      	b.n	8008fc6 <HAL_SPI_Receive+0x258>
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008dc8:	f7fe fa90 	bl	80072ec <HAL_GetTick>
 8008dcc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d002      	beq.n	8008de0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008dda:	2302      	movs	r3, #2
 8008ddc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dde:	e0e9      	b.n	8008fb4 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d002      	beq.n	8008dec <HAL_SPI_Receive+0x7e>
 8008de6:	88fb      	ldrh	r3, [r7, #6]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d102      	bne.n	8008df2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008df0:	e0e0      	b.n	8008fb4 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2204      	movs	r2, #4
 8008df6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	88fa      	ldrh	r2, [r7, #6]
 8008e0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	88fa      	ldrh	r2, [r7, #6]
 8008e12:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2200      	movs	r2, #0
 8008e26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e3c:	d908      	bls.n	8008e50 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e4c:	605a      	str	r2, [r3, #4]
 8008e4e:	e007      	b.n	8008e60 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e5e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e68:	d10f      	bne.n	8008e8a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e88:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e94:	2b40      	cmp	r3, #64	; 0x40
 8008e96:	d007      	beq.n	8008ea8 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ea6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008eb0:	d867      	bhi.n	8008f82 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008eb2:	e030      	b.n	8008f16 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f003 0301 	and.w	r3, r3, #1
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d117      	bne.n	8008ef2 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f103 020c 	add.w	r2, r3, #12
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ece:	7812      	ldrb	r2, [r2, #0]
 8008ed0:	b2d2      	uxtb	r2, r2
 8008ed2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed8:	1c5a      	adds	r2, r3, #1
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	b29a      	uxth	r2, r3
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008ef0:	e011      	b.n	8008f16 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ef2:	f7fe f9fb 	bl	80072ec <HAL_GetTick>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	683a      	ldr	r2, [r7, #0]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d803      	bhi.n	8008f0a <HAL_SPI_Receive+0x19c>
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f08:	d102      	bne.n	8008f10 <HAL_SPI_Receive+0x1a2>
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d102      	bne.n	8008f16 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008f10:	2303      	movs	r3, #3
 8008f12:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008f14:	e04e      	b.n	8008fb4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d1c8      	bne.n	8008eb4 <HAL_SPI_Receive+0x146>
 8008f22:	e034      	b.n	8008f8e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	689b      	ldr	r3, [r3, #8]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d115      	bne.n	8008f5e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68da      	ldr	r2, [r3, #12]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3c:	b292      	uxth	r2, r2
 8008f3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f44:	1c9a      	adds	r2, r3, #2
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f50:	b29b      	uxth	r3, r3
 8008f52:	3b01      	subs	r3, #1
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008f5c:	e011      	b.n	8008f82 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f5e:	f7fe f9c5 	bl	80072ec <HAL_GetTick>
 8008f62:	4602      	mov	r2, r0
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	683a      	ldr	r2, [r7, #0]
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d803      	bhi.n	8008f76 <HAL_SPI_Receive+0x208>
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f74:	d102      	bne.n	8008f7c <HAL_SPI_Receive+0x20e>
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d102      	bne.n	8008f82 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008f7c:	2303      	movs	r3, #3
 8008f7e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008f80:	e018      	b.n	8008fb4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1ca      	bne.n	8008f24 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	6839      	ldr	r1, [r7, #0]
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 ffee 	bl	8009f74 <SPI_EndRxTransaction>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d002      	beq.n	8008fa4 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	75fb      	strb	r3, [r7, #23]
 8008fb0:	e000      	b.n	8008fb4 <HAL_SPI_Receive+0x246>
  }

error :
 8008fb2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3718      	adds	r7, #24
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b08a      	sub	sp, #40	; 0x28
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	607a      	str	r2, [r7, #4]
 8008fda:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d101      	bne.n	8008ff4 <HAL_SPI_TransmitReceive+0x26>
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	e1fb      	b.n	80093ec <HAL_SPI_TransmitReceive+0x41e>
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ffc:	f7fe f976 	bl	80072ec <HAL_GetTick>
 8009000:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009008:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009010:	887b      	ldrh	r3, [r7, #2]
 8009012:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009014:	887b      	ldrh	r3, [r7, #2]
 8009016:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009018:	7efb      	ldrb	r3, [r7, #27]
 800901a:	2b01      	cmp	r3, #1
 800901c:	d00e      	beq.n	800903c <HAL_SPI_TransmitReceive+0x6e>
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009024:	d106      	bne.n	8009034 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d102      	bne.n	8009034 <HAL_SPI_TransmitReceive+0x66>
 800902e:	7efb      	ldrb	r3, [r7, #27]
 8009030:	2b04      	cmp	r3, #4
 8009032:	d003      	beq.n	800903c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009034:	2302      	movs	r3, #2
 8009036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800903a:	e1cd      	b.n	80093d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d005      	beq.n	800904e <HAL_SPI_TransmitReceive+0x80>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d002      	beq.n	800904e <HAL_SPI_TransmitReceive+0x80>
 8009048:	887b      	ldrh	r3, [r7, #2]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d103      	bne.n	8009056 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009054:	e1c0      	b.n	80093d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b04      	cmp	r3, #4
 8009060:	d003      	beq.n	800906a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2205      	movs	r2, #5
 8009066:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	887a      	ldrh	r2, [r7, #2]
 800907a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	887a      	ldrh	r2, [r7, #2]
 8009082:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	887a      	ldrh	r2, [r7, #2]
 8009090:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	887a      	ldrh	r2, [r7, #2]
 8009096:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090ac:	d802      	bhi.n	80090b4 <HAL_SPI_TransmitReceive+0xe6>
 80090ae:	8a3b      	ldrh	r3, [r7, #16]
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d908      	bls.n	80090c6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80090c2:	605a      	str	r2, [r3, #4]
 80090c4:	e007      	b.n	80090d6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80090d4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090e0:	2b40      	cmp	r3, #64	; 0x40
 80090e2:	d007      	beq.n	80090f4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090fc:	d97c      	bls.n	80091f8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <HAL_SPI_TransmitReceive+0x13e>
 8009106:	8a7b      	ldrh	r3, [r7, #18]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d169      	bne.n	80091e0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	881a      	ldrh	r2, [r3, #0]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911c:	1c9a      	adds	r2, r3, #2
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009126:	b29b      	uxth	r3, r3
 8009128:	3b01      	subs	r3, #1
 800912a:	b29a      	uxth	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009130:	e056      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	f003 0302 	and.w	r3, r3, #2
 800913c:	2b02      	cmp	r3, #2
 800913e:	d11b      	bne.n	8009178 <HAL_SPI_TransmitReceive+0x1aa>
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009144:	b29b      	uxth	r3, r3
 8009146:	2b00      	cmp	r3, #0
 8009148:	d016      	beq.n	8009178 <HAL_SPI_TransmitReceive+0x1aa>
 800914a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914c:	2b01      	cmp	r3, #1
 800914e:	d113      	bne.n	8009178 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009154:	881a      	ldrh	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009160:	1c9a      	adds	r2, r3, #2
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009174:	2300      	movs	r3, #0
 8009176:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	2b01      	cmp	r3, #1
 8009184:	d11c      	bne.n	80091c0 <HAL_SPI_TransmitReceive+0x1f2>
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800918c:	b29b      	uxth	r3, r3
 800918e:	2b00      	cmp	r3, #0
 8009190:	d016      	beq.n	80091c0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68da      	ldr	r2, [r3, #12]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919c:	b292      	uxth	r2, r2
 800919e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a4:	1c9a      	adds	r2, r3, #2
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	3b01      	subs	r3, #1
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80091bc:	2301      	movs	r3, #1
 80091be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80091c0:	f7fe f894 	bl	80072ec <HAL_GetTick>
 80091c4:	4602      	mov	r2, r0
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d807      	bhi.n	80091e0 <HAL_SPI_TransmitReceive+0x212>
 80091d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d6:	d003      	beq.n	80091e0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80091de:	e0fb      	b.n	80093d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d1a3      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x164>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d19d      	bne.n	8009132 <HAL_SPI_TransmitReceive+0x164>
 80091f6:	e0df      	b.n	80093b8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d003      	beq.n	8009208 <HAL_SPI_TransmitReceive+0x23a>
 8009200:	8a7b      	ldrh	r3, [r7, #18]
 8009202:	2b01      	cmp	r3, #1
 8009204:	f040 80cb 	bne.w	800939e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800920c:	b29b      	uxth	r3, r3
 800920e:	2b01      	cmp	r3, #1
 8009210:	d912      	bls.n	8009238 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009216:	881a      	ldrh	r2, [r3, #0]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009222:	1c9a      	adds	r2, r3, #2
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800922c:	b29b      	uxth	r3, r3
 800922e:	3b02      	subs	r3, #2
 8009230:	b29a      	uxth	r2, r3
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009236:	e0b2      	b.n	800939e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	330c      	adds	r3, #12
 8009242:	7812      	ldrb	r2, [r2, #0]
 8009244:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924a:	1c5a      	adds	r2, r3, #1
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009254:	b29b      	uxth	r3, r3
 8009256:	3b01      	subs	r3, #1
 8009258:	b29a      	uxth	r2, r3
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800925e:	e09e      	b.n	800939e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f003 0302 	and.w	r3, r3, #2
 800926a:	2b02      	cmp	r3, #2
 800926c:	d134      	bne.n	80092d8 <HAL_SPI_TransmitReceive+0x30a>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009272:	b29b      	uxth	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d02f      	beq.n	80092d8 <HAL_SPI_TransmitReceive+0x30a>
 8009278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927a:	2b01      	cmp	r3, #1
 800927c:	d12c      	bne.n	80092d8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009282:	b29b      	uxth	r3, r3
 8009284:	2b01      	cmp	r3, #1
 8009286:	d912      	bls.n	80092ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928c:	881a      	ldrh	r2, [r3, #0]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009298:	1c9a      	adds	r2, r3, #2
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	3b02      	subs	r3, #2
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092ac:	e012      	b.n	80092d4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	330c      	adds	r3, #12
 80092b8:	7812      	ldrb	r2, [r2, #0]
 80092ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c0:	1c5a      	adds	r2, r3, #1
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	3b01      	subs	r3, #1
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d148      	bne.n	8009378 <HAL_SPI_TransmitReceive+0x3aa>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d042      	beq.n	8009378 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d923      	bls.n	8009346 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68da      	ldr	r2, [r3, #12]
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009308:	b292      	uxth	r2, r2
 800930a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009310:	1c9a      	adds	r2, r3, #2
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800931c:	b29b      	uxth	r3, r3
 800931e:	3b02      	subs	r3, #2
 8009320:	b29a      	uxth	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800932e:	b29b      	uxth	r3, r3
 8009330:	2b01      	cmp	r3, #1
 8009332:	d81f      	bhi.n	8009374 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685a      	ldr	r2, [r3, #4]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009342:	605a      	str	r2, [r3, #4]
 8009344:	e016      	b.n	8009374 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f103 020c 	add.w	r2, r3, #12
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	7812      	ldrb	r2, [r2, #0]
 8009354:	b2d2      	uxtb	r2, r2
 8009356:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935c:	1c5a      	adds	r2, r3, #1
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009368:	b29b      	uxth	r3, r3
 800936a:	3b01      	subs	r3, #1
 800936c:	b29a      	uxth	r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009374:	2301      	movs	r3, #1
 8009376:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009378:	f7fd ffb8 	bl	80072ec <HAL_GetTick>
 800937c:	4602      	mov	r2, r0
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009384:	429a      	cmp	r2, r3
 8009386:	d803      	bhi.n	8009390 <HAL_SPI_TransmitReceive+0x3c2>
 8009388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938e:	d102      	bne.n	8009396 <HAL_SPI_TransmitReceive+0x3c8>
 8009390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800939c:	e01c      	b.n	80093d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f47f af5b 	bne.w	8009260 <HAL_SPI_TransmitReceive+0x292>
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f47f af54 	bne.w	8009260 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093b8:	69fa      	ldr	r2, [r7, #28]
 80093ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 fe31 	bl	800a024 <SPI_EndRxTxTransaction>
 80093c2:	4603      	mov	r3, r0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d006      	beq.n	80093d6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2220      	movs	r2, #32
 80093d2:	661a      	str	r2, [r3, #96]	; 0x60
 80093d4:	e000      	b.n	80093d8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80093d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80093e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3728      	adds	r7, #40	; 0x28
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b087      	sub	sp, #28
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	4613      	mov	r3, r2
 8009400:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800940c:	2b01      	cmp	r3, #1
 800940e:	d101      	bne.n	8009414 <HAL_SPI_Transmit_IT+0x20>
 8009410:	2302      	movs	r3, #2
 8009412:	e072      	b.n	80094fa <HAL_SPI_Transmit_IT+0x106>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d002      	beq.n	8009428 <HAL_SPI_Transmit_IT+0x34>
 8009422:	88fb      	ldrh	r3, [r7, #6]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d102      	bne.n	800942e <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800942c:	e060      	b.n	80094f0 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b01      	cmp	r3, #1
 8009438:	d002      	beq.n	8009440 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800943a:	2302      	movs	r3, #2
 800943c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800943e:	e057      	b.n	80094f0 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2203      	movs	r2, #3
 8009444:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	88fa      	ldrh	r2, [r7, #6]
 8009458:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	88fa      	ldrh	r2, [r7, #6]
 800945e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009484:	d903      	bls.n	800948e <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	4a1f      	ldr	r2, [pc, #124]	; (8009508 <HAL_SPI_Transmit_IT+0x114>)
 800948a:	651a      	str	r2, [r3, #80]	; 0x50
 800948c:	e002      	b.n	8009494 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	4a1e      	ldr	r2, [pc, #120]	; (800950c <HAL_SPI_Transmit_IT+0x118>)
 8009492:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800949c:	d10f      	bne.n	80094be <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681a      	ldr	r2, [r3, #0]
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80094bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80094cc:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094d8:	2b40      	cmp	r3, #64	; 0x40
 80094da:	d008      	beq.n	80094ee <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094ea:	601a      	str	r2, [r3, #0]
 80094ec:	e000      	b.n	80094f0 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 80094ee:	bf00      	nop
  __HAL_UNLOCK(hspi);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80094f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	371c      	adds	r7, #28
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	08009cf3 	.word	0x08009cf3
 800950c:	08009cad 	.word	0x08009cad

08009510 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	4613      	mov	r3, r2
 800951c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d110      	bne.n	800954c <HAL_SPI_Receive_IT+0x3c>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009532:	d10b      	bne.n	800954c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2204      	movs	r2, #4
 8009538:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800953c:	88fb      	ldrh	r3, [r7, #6]
 800953e:	68ba      	ldr	r2, [r7, #8]
 8009540:	68b9      	ldr	r1, [r7, #8]
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 f894 	bl	8009670 <HAL_SPI_TransmitReceive_IT>
 8009548:	4603      	mov	r3, r0
 800954a:	e089      	b.n	8009660 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009552:	2b01      	cmp	r3, #1
 8009554:	d101      	bne.n	800955a <HAL_SPI_Receive_IT+0x4a>
 8009556:	2302      	movs	r3, #2
 8009558:	e082      	b.n	8009660 <HAL_SPI_Receive_IT+0x150>
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b01      	cmp	r3, #1
 800956c:	d002      	beq.n	8009574 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800956e:	2302      	movs	r3, #2
 8009570:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009572:	e070      	b.n	8009656 <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d002      	beq.n	8009580 <HAL_SPI_Receive_IT+0x70>
 800957a:	88fb      	ldrh	r3, [r7, #6]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d102      	bne.n	8009586 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009584:	e067      	b.n	8009656 <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2204      	movs	r2, #4
 800958a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2200      	movs	r2, #0
 8009592:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	88fa      	ldrh	r2, [r7, #6]
 800959e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	88fa      	ldrh	r2, [r7, #6]
 80095a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2200      	movs	r2, #0
 80095c0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80095ca:	d90b      	bls.n	80095e4 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	685a      	ldr	r2, [r3, #4]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80095da:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	4a22      	ldr	r2, [pc, #136]	; (8009668 <HAL_SPI_Receive_IT+0x158>)
 80095e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80095e2:	e00a      	b.n	80095fa <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80095f2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	4a1d      	ldr	r2, [pc, #116]	; (800966c <HAL_SPI_Receive_IT+0x15c>)
 80095f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009602:	d10f      	bne.n	8009624 <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009612:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009622:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	685a      	ldr	r2, [r3, #4]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009632:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800963e:	2b40      	cmp	r3, #64	; 0x40
 8009640:	d008      	beq.n	8009654 <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009650:	601a      	str	r2, [r3, #0]
 8009652:	e000      	b.n	8009656 <HAL_SPI_Receive_IT+0x146>
  }

error :
 8009654:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2200      	movs	r2, #0
 800965a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800965e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009660:	4618      	mov	r0, r3
 8009662:	3718      	adds	r7, #24
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}
 8009668:	08009c61 	.word	0x08009c61
 800966c:	08009c11 	.word	0x08009c11

08009670 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8009670:	b480      	push	{r7}
 8009672:	b087      	sub	sp, #28
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
 800967c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009688:	2b01      	cmp	r3, #1
 800968a:	d101      	bne.n	8009690 <HAL_SPI_TransmitReceive_IT+0x20>
 800968c:	2302      	movs	r3, #2
 800968e:	e091      	b.n	80097b4 <HAL_SPI_TransmitReceive_IT+0x144>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800969e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80096a6:	7dbb      	ldrb	r3, [r7, #22]
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d00d      	beq.n	80096c8 <HAL_SPI_TransmitReceive_IT+0x58>
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096b2:	d106      	bne.n	80096c2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d102      	bne.n	80096c2 <HAL_SPI_TransmitReceive_IT+0x52>
 80096bc:	7dbb      	ldrb	r3, [r7, #22]
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d002      	beq.n	80096c8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80096c2:	2302      	movs	r3, #2
 80096c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80096c6:	e070      	b.n	80097aa <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d005      	beq.n	80096da <HAL_SPI_TransmitReceive_IT+0x6a>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d002      	beq.n	80096da <HAL_SPI_TransmitReceive_IT+0x6a>
 80096d4:	887b      	ldrh	r3, [r7, #2]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d102      	bne.n	80096e0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80096de:	e064      	b.n	80097aa <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	2b04      	cmp	r3, #4
 80096ea:	d003      	beq.n	80096f4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2205      	movs	r2, #5
 80096f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	68ba      	ldr	r2, [r7, #8]
 80096fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	887a      	ldrh	r2, [r7, #2]
 8009704:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	887a      	ldrh	r2, [r7, #2]
 800970a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	887a      	ldrh	r2, [r7, #2]
 8009716:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	887a      	ldrh	r2, [r7, #2]
 800971e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800972a:	d906      	bls.n	800973a <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	4a24      	ldr	r2, [pc, #144]	; (80097c0 <HAL_SPI_TransmitReceive_IT+0x150>)
 8009730:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	4a23      	ldr	r2, [pc, #140]	; (80097c4 <HAL_SPI_TransmitReceive_IT+0x154>)
 8009736:	651a      	str	r2, [r3, #80]	; 0x50
 8009738:	e005      	b.n	8009746 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	4a22      	ldr	r2, [pc, #136]	; (80097c8 <HAL_SPI_TransmitReceive_IT+0x158>)
 800973e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	4a22      	ldr	r2, [pc, #136]	; (80097cc <HAL_SPI_TransmitReceive_IT+0x15c>)
 8009744:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800974e:	d802      	bhi.n	8009756 <HAL_SPI_TransmitReceive_IT+0xe6>
 8009750:	887b      	ldrh	r3, [r7, #2]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d908      	bls.n	8009768 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	685a      	ldr	r2, [r3, #4]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009764:	605a      	str	r2, [r3, #4]
 8009766:	e007      	b.n	8009778 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685a      	ldr	r2, [r3, #4]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009776:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	685a      	ldr	r2, [r3, #4]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8009786:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009792:	2b40      	cmp	r3, #64	; 0x40
 8009794:	d008      	beq.n	80097a8 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097a4:	601a      	str	r2, [r3, #0]
 80097a6:	e000      	b.n	80097aa <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 80097a8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80097b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	371c      	adds	r7, #28
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr
 80097c0:	08009b4b 	.word	0x08009b4b
 80097c4:	08009bb1 	.word	0x08009bb1
 80097c8:	080099fb 	.word	0x080099fb
 80097cc:	08009ab9 	.word	0x08009ab9

080097d0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b088      	sub	sp, #32
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	099b      	lsrs	r3, r3, #6
 80097ec:	f003 0301 	and.w	r3, r3, #1
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d10f      	bne.n	8009814 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00a      	beq.n	8009814 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	099b      	lsrs	r3, r3, #6
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b00      	cmp	r3, #0
 8009808:	d004      	beq.n	8009814 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	4798      	blx	r3
    return;
 8009812:	e0d7      	b.n	80099c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	085b      	lsrs	r3, r3, #1
 8009818:	f003 0301 	and.w	r3, r3, #1
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00a      	beq.n	8009836 <HAL_SPI_IRQHandler+0x66>
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	09db      	lsrs	r3, r3, #7
 8009824:	f003 0301 	and.w	r3, r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	d004      	beq.n	8009836 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	4798      	blx	r3
    return;
 8009834:	e0c6      	b.n	80099c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	095b      	lsrs	r3, r3, #5
 800983a:	f003 0301 	and.w	r3, r3, #1
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10c      	bne.n	800985c <HAL_SPI_IRQHandler+0x8c>
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	099b      	lsrs	r3, r3, #6
 8009846:	f003 0301 	and.w	r3, r3, #1
 800984a:	2b00      	cmp	r3, #0
 800984c:	d106      	bne.n	800985c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	0a1b      	lsrs	r3, r3, #8
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	f000 80b4 	beq.w	80099c4 <HAL_SPI_IRQHandler+0x1f4>
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	095b      	lsrs	r3, r3, #5
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b00      	cmp	r3, #0
 8009866:	f000 80ad 	beq.w	80099c4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	099b      	lsrs	r3, r3, #6
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	2b00      	cmp	r3, #0
 8009874:	d023      	beq.n	80098be <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800987c:	b2db      	uxtb	r3, r3
 800987e:	2b03      	cmp	r3, #3
 8009880:	d011      	beq.n	80098a6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009886:	f043 0204 	orr.w	r2, r3, #4
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800988e:	2300      	movs	r3, #0
 8009890:	617b      	str	r3, [r7, #20]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68db      	ldr	r3, [r3, #12]
 8009898:	617b      	str	r3, [r7, #20]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	617b      	str	r3, [r7, #20]
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	e00b      	b.n	80098be <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098a6:	2300      	movs	r3, #0
 80098a8:	613b      	str	r3, [r7, #16]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	613b      	str	r3, [r7, #16]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	613b      	str	r3, [r7, #16]
 80098ba:	693b      	ldr	r3, [r7, #16]
        return;
 80098bc:	e082      	b.n	80099c4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	095b      	lsrs	r3, r3, #5
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d014      	beq.n	80098f4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098ce:	f043 0201 	orr.w	r2, r3, #1
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80098d6:	2300      	movs	r3, #0
 80098d8:	60fb      	str	r3, [r7, #12]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	60fb      	str	r3, [r7, #12]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098f0:	601a      	str	r2, [r3, #0]
 80098f2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	0a1b      	lsrs	r3, r3, #8
 80098f8:	f003 0301 	and.w	r3, r3, #1
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00c      	beq.n	800991a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009904:	f043 0208 	orr.w	r2, r3, #8
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800990c:	2300      	movs	r3, #0
 800990e:	60bb      	str	r3, [r7, #8]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	60bb      	str	r3, [r7, #8]
 8009918:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800991e:	2b00      	cmp	r3, #0
 8009920:	d04f      	beq.n	80099c2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009930:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2201      	movs	r2, #1
 8009936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	f003 0302 	and.w	r3, r3, #2
 8009940:	2b00      	cmp	r3, #0
 8009942:	d104      	bne.n	800994e <HAL_SPI_IRQHandler+0x17e>
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	f003 0301 	and.w	r3, r3, #1
 800994a:	2b00      	cmp	r3, #0
 800994c:	d034      	beq.n	80099b8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	685a      	ldr	r2, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f022 0203 	bic.w	r2, r2, #3
 800995c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009962:	2b00      	cmp	r3, #0
 8009964:	d011      	beq.n	800998a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800996a:	4a18      	ldr	r2, [pc, #96]	; (80099cc <HAL_SPI_IRQHandler+0x1fc>)
 800996c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009972:	4618      	mov	r0, r3
 8009974:	f7fe fcb3 	bl	80082de <HAL_DMA_Abort_IT>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d005      	beq.n	800998a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009982:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800998e:	2b00      	cmp	r3, #0
 8009990:	d016      	beq.n	80099c0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009996:	4a0d      	ldr	r2, [pc, #52]	; (80099cc <HAL_SPI_IRQHandler+0x1fc>)
 8009998:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800999e:	4618      	mov	r0, r3
 80099a0:	f7fe fc9d 	bl	80082de <HAL_DMA_Abort_IT>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00a      	beq.n	80099c0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80099ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80099b6:	e003      	b.n	80099c0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7fc ff27 	bl	800680c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80099be:	e000      	b.n	80099c2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80099c0:	bf00      	nop
    return;
 80099c2:	bf00      	nop
  }
}
 80099c4:	3720      	adds	r7, #32
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	080099d1 	.word	0x080099d1

080099d0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099dc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2200      	movs	r2, #0
 80099e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2200      	movs	r2, #0
 80099ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80099ec:	68f8      	ldr	r0, [r7, #12]
 80099ee:	f7fc ff0d 	bl	800680c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80099f2:	bf00      	nop
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}

080099fa <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b082      	sub	sp, #8
 80099fe:	af00      	add	r7, sp, #0
 8009a00:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d923      	bls.n	8009a56 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68da      	ldr	r2, [r3, #12]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a18:	b292      	uxth	r2, r2
 8009a1a:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a20:	1c9a      	adds	r2, r3, #2
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	3b02      	subs	r3, #2
 8009a30:	b29a      	uxth	r2, r3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d11f      	bne.n	8009a84 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	685a      	ldr	r2, [r3, #4]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a52:	605a      	str	r2, [r3, #4]
 8009a54:	e016      	b.n	8009a84 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f103 020c 	add.w	r2, r3, #12
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a62:	7812      	ldrb	r2, [r2, #0]
 8009a64:	b2d2      	uxtb	r2, r2
 8009a66:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6c:	1c5a      	adds	r2, r3, #1
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009a78:	b29b      	uxth	r3, r3
 8009a7a:	3b01      	subs	r3, #1
 8009a7c:	b29a      	uxth	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10f      	bne.n	8009ab0 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009a9e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d102      	bne.n	8009ab0 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 fb00 	bl	800a0b0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009ab0:	bf00      	nop
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}

08009ab8 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d912      	bls.n	8009af0 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ace:	881a      	ldrh	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ada:	1c9a      	adds	r2, r3, #2
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	3b02      	subs	r3, #2
 8009ae8:	b29a      	uxth	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009aee:	e012      	b.n	8009b16 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	330c      	adds	r3, #12
 8009afa:	7812      	ldrb	r2, [r2, #0]
 8009afc:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b02:	1c5a      	adds	r2, r3, #1
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	b29a      	uxth	r2, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d110      	bne.n	8009b42 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b2e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009b36:	b29b      	uxth	r3, r3
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d102      	bne.n	8009b42 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f000 fab7 	bl	800a0b0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009b42:	bf00      	nop
 8009b44:	3708      	adds	r7, #8
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b082      	sub	sp, #8
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68da      	ldr	r2, [r3, #12]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5c:	b292      	uxth	r2, r2
 8009b5e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b64:	1c9a      	adds	r2, r3, #2
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	3b01      	subs	r3, #1
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10f      	bne.n	8009ba8 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	685a      	ldr	r2, [r3, #4]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b96:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d102      	bne.n	8009ba8 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fa84 	bl	800a0b0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009ba8:	bf00      	nop
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bbc:	881a      	ldrh	r2, [r3, #0]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	1c9a      	adds	r2, r3, #2
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d110      	bne.n	8009c08 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009bf4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d102      	bne.n	8009c08 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 fa54 	bl	800a0b0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009c08:	bf00      	nop
 8009c0a:	3708      	adds	r7, #8
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b082      	sub	sp, #8
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f103 020c 	add.w	r2, r3, #12
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c24:	7812      	ldrb	r2, [r2, #0]
 8009c26:	b2d2      	uxtb	r2, r2
 8009c28:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2e:	1c5a      	adds	r2, r3, #1
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	b29a      	uxth	r2, r3
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d102      	bne.n	8009c58 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 fa6e 	bl	800a134 <SPI_CloseRx_ISR>
  }
}
 8009c58:	bf00      	nop
 8009c5a:	3708      	adds	r7, #8
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	68da      	ldr	r2, [r3, #12]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c72:	b292      	uxth	r2, r2
 8009c74:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c7a:	1c9a      	adds	r2, r3, #2
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d102      	bne.n	8009ca4 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fa48 	bl	800a134 <SPI_CloseRx_ISR>
  }
}
 8009ca4:	bf00      	nop
 8009ca6:	3708      	adds	r7, #8
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	330c      	adds	r3, #12
 8009cbe:	7812      	ldrb	r2, [r2, #0]
 8009cc0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cc6:	1c5a      	adds	r2, r3, #1
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	3b01      	subs	r3, #1
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d102      	bne.n	8009cea <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 fa55 	bl	800a194 <SPI_CloseTx_ISR>
  }
}
 8009cea:	bf00      	nop
 8009cec:	3708      	adds	r7, #8
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b082      	sub	sp, #8
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cfe:	881a      	ldrh	r2, [r3, #0]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d0a:	1c9a      	adds	r2, r3, #2
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	3b01      	subs	r3, #1
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d102      	bne.n	8009d2e <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fa33 	bl	800a194 <SPI_CloseTx_ISR>
  }
}
 8009d2e:	bf00      	nop
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b088      	sub	sp, #32
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	603b      	str	r3, [r7, #0]
 8009d44:	4613      	mov	r3, r2
 8009d46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009d48:	f7fd fad0 	bl	80072ec <HAL_GetTick>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d50:	1a9b      	subs	r3, r3, r2
 8009d52:	683a      	ldr	r2, [r7, #0]
 8009d54:	4413      	add	r3, r2
 8009d56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009d58:	f7fd fac8 	bl	80072ec <HAL_GetTick>
 8009d5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009d5e:	4b39      	ldr	r3, [pc, #228]	; (8009e44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	015b      	lsls	r3, r3, #5
 8009d64:	0d1b      	lsrs	r3, r3, #20
 8009d66:	69fa      	ldr	r2, [r7, #28]
 8009d68:	fb02 f303 	mul.w	r3, r2, r3
 8009d6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d6e:	e054      	b.n	8009e1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d76:	d050      	beq.n	8009e1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d78:	f7fd fab8 	bl	80072ec <HAL_GetTick>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	1ad3      	subs	r3, r2, r3
 8009d82:	69fa      	ldr	r2, [r7, #28]
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d902      	bls.n	8009d8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d13d      	bne.n	8009e0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	685a      	ldr	r2, [r3, #4]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009d9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009da6:	d111      	bne.n	8009dcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009db0:	d004      	beq.n	8009dbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dba:	d107      	bne.n	8009dcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009dca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dd4:	d10f      	bne.n	8009df6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009de4:	601a      	str	r2, [r3, #0]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009df4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009e06:	2303      	movs	r3, #3
 8009e08:	e017      	b.n	8009e3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009e10:	2300      	movs	r3, #0
 8009e12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009e14:	697b      	ldr	r3, [r7, #20]
 8009e16:	3b01      	subs	r3, #1
 8009e18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	689a      	ldr	r2, [r3, #8]
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	4013      	ands	r3, r2
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	bf0c      	ite	eq
 8009e2a:	2301      	moveq	r3, #1
 8009e2c:	2300      	movne	r3, #0
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	461a      	mov	r2, r3
 8009e32:	79fb      	ldrb	r3, [r7, #7]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d19b      	bne.n	8009d70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3720      	adds	r7, #32
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	20000004 	.word	0x20000004

08009e48 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b08a      	sub	sp, #40	; 0x28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
 8009e54:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009e56:	2300      	movs	r3, #0
 8009e58:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009e5a:	f7fd fa47 	bl	80072ec <HAL_GetTick>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e62:	1a9b      	subs	r3, r3, r2
 8009e64:	683a      	ldr	r2, [r7, #0]
 8009e66:	4413      	add	r3, r2
 8009e68:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009e6a:	f7fd fa3f 	bl	80072ec <HAL_GetTick>
 8009e6e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	330c      	adds	r3, #12
 8009e76:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009e78:	4b3d      	ldr	r3, [pc, #244]	; (8009f70 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	4413      	add	r3, r2
 8009e82:	00da      	lsls	r2, r3, #3
 8009e84:	1ad3      	subs	r3, r2, r3
 8009e86:	0d1b      	lsrs	r3, r3, #20
 8009e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e8a:	fb02 f303 	mul.w	r3, r2, r3
 8009e8e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009e90:	e060      	b.n	8009f54 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009e98:	d107      	bne.n	8009eaa <SPI_WaitFifoStateUntilTimeout+0x62>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d104      	bne.n	8009eaa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009ea8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb0:	d050      	beq.n	8009f54 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009eb2:	f7fd fa1b 	bl	80072ec <HAL_GetTick>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	1ad3      	subs	r3, r2, r3
 8009ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d902      	bls.n	8009ec8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d13d      	bne.n	8009f44 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009ed6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ee0:	d111      	bne.n	8009f06 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009eea:	d004      	beq.n	8009ef6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ef4:	d107      	bne.n	8009f06 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f0e:	d10f      	bne.n	8009f30 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681a      	ldr	r2, [r3, #0]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f1e:	601a      	str	r2, [r3, #0]
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f2e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e010      	b.n	8009f66 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009f44:	69bb      	ldr	r3, [r7, #24]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d101      	bne.n	8009f4e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	3b01      	subs	r3, #1
 8009f52:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	689a      	ldr	r2, [r3, #8]
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d196      	bne.n	8009e92 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009f64:	2300      	movs	r3, #0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3728      	adds	r7, #40	; 0x28
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop
 8009f70:	20000004 	.word	0x20000004

08009f74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b086      	sub	sp, #24
 8009f78:	af02      	add	r7, sp, #8
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f88:	d111      	bne.n	8009fae <SPI_EndRxTransaction+0x3a>
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f92:	d004      	beq.n	8009f9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f9c:	d107      	bne.n	8009fae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fac:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	9300      	str	r3, [sp, #0]
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	2180      	movs	r1, #128	; 0x80
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f7ff febd 	bl	8009d38 <SPI_WaitFlagStateUntilTimeout>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d007      	beq.n	8009fd4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009fc8:	f043 0220 	orr.w	r2, r3, #32
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	e023      	b.n	800a01c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009fdc:	d11d      	bne.n	800a01a <SPI_EndRxTransaction+0xa6>
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	689b      	ldr	r3, [r3, #8]
 8009fe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fe6:	d004      	beq.n	8009ff2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ff0:	d113      	bne.n	800a01a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009ffe:	68f8      	ldr	r0, [r7, #12]
 800a000:	f7ff ff22 	bl	8009e48 <SPI_WaitFifoStateUntilTimeout>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	d007      	beq.n	800a01a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a00e:	f043 0220 	orr.w	r2, r3, #32
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a016:	2303      	movs	r3, #3
 800a018:	e000      	b.n	800a01c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b086      	sub	sp, #24
 800a028:	af02      	add	r7, sp, #8
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	60b9      	str	r1, [r7, #8]
 800a02e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	2200      	movs	r2, #0
 800a038:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a03c:	68f8      	ldr	r0, [r7, #12]
 800a03e:	f7ff ff03 	bl	8009e48 <SPI_WaitFifoStateUntilTimeout>
 800a042:	4603      	mov	r3, r0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d007      	beq.n	800a058 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a04c:	f043 0220 	orr.w	r2, r3, #32
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a054:	2303      	movs	r3, #3
 800a056:	e027      	b.n	800a0a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	2200      	movs	r2, #0
 800a060:	2180      	movs	r1, #128	; 0x80
 800a062:	68f8      	ldr	r0, [r7, #12]
 800a064:	f7ff fe68 	bl	8009d38 <SPI_WaitFlagStateUntilTimeout>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d007      	beq.n	800a07e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a072:	f043 0220 	orr.w	r2, r3, #32
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a07a:	2303      	movs	r3, #3
 800a07c:	e014      	b.n	800a0a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	9300      	str	r3, [sp, #0]
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	2200      	movs	r2, #0
 800a086:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a08a:	68f8      	ldr	r0, [r7, #12]
 800a08c:	f7ff fedc 	bl	8009e48 <SPI_WaitFifoStateUntilTimeout>
 800a090:	4603      	mov	r3, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	d007      	beq.n	800a0a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a09a:	f043 0220 	orr.w	r2, r3, #32
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a0a2:	2303      	movs	r3, #3
 800a0a4:	e000      	b.n	800a0a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a0a6:	2300      	movs	r3, #0
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3710      	adds	r7, #16
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0b8:	f7fd f918 	bl	80072ec <HAL_GetTick>
 800a0bc:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	685a      	ldr	r2, [r3, #4]
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f022 0220 	bic.w	r2, r2, #32
 800a0cc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	2164      	movs	r1, #100	; 0x64
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff ffa6 	bl	800a024 <SPI_EndRxTxTransaction>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d005      	beq.n	800a0ea <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0e2:	f043 0220 	orr.w	r2, r3, #32
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d115      	bne.n	800a11e <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	2b04      	cmp	r3, #4
 800a0fc:	d107      	bne.n	800a10e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2201      	movs	r2, #1
 800a102:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f7f8 fe56 	bl	8002db8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a10c:	e00e      	b.n	800a12c <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f7fc fb68 	bl	80067ec <HAL_SPI_TxRxCpltCallback>
}
 800a11c:	e006      	b.n	800a12c <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2201      	movs	r2, #1
 800a122:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f7fc fb70 	bl	800680c <HAL_SPI_ErrorCallback>
}
 800a12c:	bf00      	nop
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b082      	sub	sp, #8
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	685a      	ldr	r2, [r3, #4]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a14a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a14c:	f7fd f8ce 	bl	80072ec <HAL_GetTick>
 800a150:	4603      	mov	r3, r0
 800a152:	461a      	mov	r2, r3
 800a154:	2164      	movs	r1, #100	; 0x64
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f7ff ff0c 	bl	8009f74 <SPI_EndRxTransaction>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d005      	beq.n	800a16e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a166:	f043 0220 	orr.w	r2, r3, #32
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2201      	movs	r2, #1
 800a172:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d103      	bne.n	800a186 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7f8 fe1a 	bl	8002db8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a184:	e002      	b.n	800a18c <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f7fc fb40 	bl	800680c <HAL_SPI_ErrorCallback>
}
 800a18c:	bf00      	nop
 800a18e:	3708      	adds	r7, #8
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a19c:	f7fd f8a6 	bl	80072ec <HAL_GetTick>
 800a1a0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a1b0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	2164      	movs	r1, #100	; 0x64
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f7ff ff34 	bl	800a024 <SPI_EndRxTxTransaction>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d005      	beq.n	800a1ce <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1c6:	f043 0220 	orr.w	r2, r3, #32
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	689b      	ldr	r3, [r3, #8]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d10a      	bne.n	800a1ec <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	60bb      	str	r3, [r7, #8]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	60bb      	str	r3, [r7, #8]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	689b      	ldr	r3, [r3, #8]
 800a1e8:	60bb      	str	r3, [r7, #8]
 800a1ea:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d003      	beq.n	800a204 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f7fc fb05 	bl	800680c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800a202:	e002      	b.n	800a20a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7f8 fdc7 	bl	8002d98 <HAL_SPI_TxCpltCallback>
}
 800a20a:	bf00      	nop
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b082      	sub	sp, #8
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d101      	bne.n	800a224 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	e049      	b.n	800a2b8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a22a:	b2db      	uxtb	r3, r3
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d106      	bne.n	800a23e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7f8 ffd5 	bl	80031e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2202      	movs	r2, #2
 800a242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	3304      	adds	r3, #4
 800a24e:	4619      	mov	r1, r3
 800a250:	4610      	mov	r0, r2
 800a252:	f000 fab7 	bl	800a7c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2201      	movs	r2, #1
 800a25a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2201      	movs	r2, #1
 800a262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2201      	movs	r2, #1
 800a26a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2201      	movs	r2, #1
 800a272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2201      	movs	r2, #1
 800a27a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2201      	movs	r2, #1
 800a282:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2201      	movs	r2, #1
 800a292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2201      	movs	r2, #1
 800a29a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3708      	adds	r7, #8
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d001      	beq.n	800a2d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e047      	b.n	800a368 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2202      	movs	r2, #2
 800a2dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a23      	ldr	r2, [pc, #140]	; (800a374 <HAL_TIM_Base_Start+0xb4>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d01d      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2f2:	d018      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a1f      	ldr	r2, [pc, #124]	; (800a378 <HAL_TIM_Base_Start+0xb8>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d013      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a1e      	ldr	r2, [pc, #120]	; (800a37c <HAL_TIM_Base_Start+0xbc>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d00e      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a1c      	ldr	r2, [pc, #112]	; (800a380 <HAL_TIM_Base_Start+0xc0>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d009      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a1b      	ldr	r2, [pc, #108]	; (800a384 <HAL_TIM_Base_Start+0xc4>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d004      	beq.n	800a326 <HAL_TIM_Base_Start+0x66>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a19      	ldr	r2, [pc, #100]	; (800a388 <HAL_TIM_Base_Start+0xc8>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d115      	bne.n	800a352 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	689a      	ldr	r2, [r3, #8]
 800a32c:	4b17      	ldr	r3, [pc, #92]	; (800a38c <HAL_TIM_Base_Start+0xcc>)
 800a32e:	4013      	ands	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2b06      	cmp	r3, #6
 800a336:	d015      	beq.n	800a364 <HAL_TIM_Base_Start+0xa4>
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a33e:	d011      	beq.n	800a364 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f042 0201 	orr.w	r2, r2, #1
 800a34e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a350:	e008      	b.n	800a364 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	681a      	ldr	r2, [r3, #0]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f042 0201 	orr.w	r2, r2, #1
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	e000      	b.n	800a366 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a364:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr
 800a374:	40012c00 	.word	0x40012c00
 800a378:	40000400 	.word	0x40000400
 800a37c:	40000800 	.word	0x40000800
 800a380:	40000c00 	.word	0x40000c00
 800a384:	40013400 	.word	0x40013400
 800a388:	40014000 	.word	0x40014000
 800a38c:	00010007 	.word	0x00010007

0800a390 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	691b      	ldr	r3, [r3, #16]
 800a39e:	f003 0302 	and.w	r3, r3, #2
 800a3a2:	2b02      	cmp	r3, #2
 800a3a4:	d122      	bne.n	800a3ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	68db      	ldr	r3, [r3, #12]
 800a3ac:	f003 0302 	and.w	r3, r3, #2
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d11b      	bne.n	800a3ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f06f 0202 	mvn.w	r2, #2
 800a3bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	f003 0303 	and.w	r3, r3, #3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d003      	beq.n	800a3da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 f9d8 	bl	800a788 <HAL_TIM_IC_CaptureCallback>
 800a3d8:	e005      	b.n	800a3e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 f9ca 	bl	800a774 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 f9db 	bl	800a79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	f003 0304 	and.w	r3, r3, #4
 800a3f6:	2b04      	cmp	r3, #4
 800a3f8:	d122      	bne.n	800a440 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	f003 0304 	and.w	r3, r3, #4
 800a404:	2b04      	cmp	r3, #4
 800a406:	d11b      	bne.n	800a440 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f06f 0204 	mvn.w	r2, #4
 800a410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2202      	movs	r2, #2
 800a416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	699b      	ldr	r3, [r3, #24]
 800a41e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a422:	2b00      	cmp	r3, #0
 800a424:	d003      	beq.n	800a42e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f000 f9ae 	bl	800a788 <HAL_TIM_IC_CaptureCallback>
 800a42c:	e005      	b.n	800a43a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 f9a0 	bl	800a774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f9b1 	bl	800a79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	691b      	ldr	r3, [r3, #16]
 800a446:	f003 0308 	and.w	r3, r3, #8
 800a44a:	2b08      	cmp	r3, #8
 800a44c:	d122      	bne.n	800a494 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	f003 0308 	and.w	r3, r3, #8
 800a458:	2b08      	cmp	r3, #8
 800a45a:	d11b      	bne.n	800a494 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f06f 0208 	mvn.w	r2, #8
 800a464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2204      	movs	r2, #4
 800a46a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	69db      	ldr	r3, [r3, #28]
 800a472:	f003 0303 	and.w	r3, r3, #3
 800a476:	2b00      	cmp	r3, #0
 800a478:	d003      	beq.n	800a482 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f984 	bl	800a788 <HAL_TIM_IC_CaptureCallback>
 800a480:	e005      	b.n	800a48e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 f976 	bl	800a774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f987 	bl	800a79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2200      	movs	r2, #0
 800a492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	691b      	ldr	r3, [r3, #16]
 800a49a:	f003 0310 	and.w	r3, r3, #16
 800a49e:	2b10      	cmp	r3, #16
 800a4a0:	d122      	bne.n	800a4e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	68db      	ldr	r3, [r3, #12]
 800a4a8:	f003 0310 	and.w	r3, r3, #16
 800a4ac:	2b10      	cmp	r3, #16
 800a4ae:	d11b      	bne.n	800a4e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f06f 0210 	mvn.w	r2, #16
 800a4b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2208      	movs	r2, #8
 800a4be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d003      	beq.n	800a4d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 f95a 	bl	800a788 <HAL_TIM_IC_CaptureCallback>
 800a4d4:	e005      	b.n	800a4e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f94c 	bl	800a774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f95d 	bl	800a79c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	691b      	ldr	r3, [r3, #16]
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d10e      	bne.n	800a514 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	68db      	ldr	r3, [r3, #12]
 800a4fc:	f003 0301 	and.w	r3, r3, #1
 800a500:	2b01      	cmp	r3, #1
 800a502:	d107      	bne.n	800a514 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f06f 0201 	mvn.w	r2, #1
 800a50c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f000 f926 	bl	800a760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	691b      	ldr	r3, [r3, #16]
 800a51a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a51e:	2b80      	cmp	r3, #128	; 0x80
 800a520:	d10e      	bne.n	800a540 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68db      	ldr	r3, [r3, #12]
 800a528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a52c:	2b80      	cmp	r3, #128	; 0x80
 800a52e:	d107      	bne.n	800a540 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 fb08 	bl	800ab50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a54a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a54e:	d10e      	bne.n	800a56e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a55a:	2b80      	cmp	r3, #128	; 0x80
 800a55c:	d107      	bne.n	800a56e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 fafb 	bl	800ab64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	691b      	ldr	r3, [r3, #16]
 800a574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a578:	2b40      	cmp	r3, #64	; 0x40
 800a57a:	d10e      	bne.n	800a59a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a586:	2b40      	cmp	r3, #64	; 0x40
 800a588:	d107      	bne.n	800a59a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 f90b 	bl	800a7b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	691b      	ldr	r3, [r3, #16]
 800a5a0:	f003 0320 	and.w	r3, r3, #32
 800a5a4:	2b20      	cmp	r3, #32
 800a5a6:	d10e      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	f003 0320 	and.w	r3, r3, #32
 800a5b2:	2b20      	cmp	r3, #32
 800a5b4:	d107      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f06f 0220 	mvn.w	r2, #32
 800a5be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 fabb 	bl	800ab3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a5c6:	bf00      	nop
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b084      	sub	sp, #16
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
 800a5d6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d101      	bne.n	800a5ea <HAL_TIM_ConfigClockSource+0x1c>
 800a5e6:	2302      	movs	r3, #2
 800a5e8:	e0b6      	b.n	800a758 <HAL_TIM_ConfigClockSource+0x18a>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2202      	movs	r2, #2
 800a5f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	689b      	ldr	r3, [r3, #8]
 800a600:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a608:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a60c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a614:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68ba      	ldr	r2, [r7, #8]
 800a61c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a626:	d03e      	beq.n	800a6a6 <HAL_TIM_ConfigClockSource+0xd8>
 800a628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a62c:	f200 8087 	bhi.w	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a634:	f000 8086 	beq.w	800a744 <HAL_TIM_ConfigClockSource+0x176>
 800a638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a63c:	d87f      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a63e:	2b70      	cmp	r3, #112	; 0x70
 800a640:	d01a      	beq.n	800a678 <HAL_TIM_ConfigClockSource+0xaa>
 800a642:	2b70      	cmp	r3, #112	; 0x70
 800a644:	d87b      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a646:	2b60      	cmp	r3, #96	; 0x60
 800a648:	d050      	beq.n	800a6ec <HAL_TIM_ConfigClockSource+0x11e>
 800a64a:	2b60      	cmp	r3, #96	; 0x60
 800a64c:	d877      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a64e:	2b50      	cmp	r3, #80	; 0x50
 800a650:	d03c      	beq.n	800a6cc <HAL_TIM_ConfigClockSource+0xfe>
 800a652:	2b50      	cmp	r3, #80	; 0x50
 800a654:	d873      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a656:	2b40      	cmp	r3, #64	; 0x40
 800a658:	d058      	beq.n	800a70c <HAL_TIM_ConfigClockSource+0x13e>
 800a65a:	2b40      	cmp	r3, #64	; 0x40
 800a65c:	d86f      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a65e:	2b30      	cmp	r3, #48	; 0x30
 800a660:	d064      	beq.n	800a72c <HAL_TIM_ConfigClockSource+0x15e>
 800a662:	2b30      	cmp	r3, #48	; 0x30
 800a664:	d86b      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a666:	2b20      	cmp	r3, #32
 800a668:	d060      	beq.n	800a72c <HAL_TIM_ConfigClockSource+0x15e>
 800a66a:	2b20      	cmp	r3, #32
 800a66c:	d867      	bhi.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d05c      	beq.n	800a72c <HAL_TIM_ConfigClockSource+0x15e>
 800a672:	2b10      	cmp	r3, #16
 800a674:	d05a      	beq.n	800a72c <HAL_TIM_ConfigClockSource+0x15e>
 800a676:	e062      	b.n	800a73e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6818      	ldr	r0, [r3, #0]
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	6899      	ldr	r1, [r3, #8]
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	f000 f9b0 	bl	800a9ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	689b      	ldr	r3, [r3, #8]
 800a692:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a69a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	609a      	str	r2, [r3, #8]
      break;
 800a6a4:	e04f      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6818      	ldr	r0, [r3, #0]
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	6899      	ldr	r1, [r3, #8]
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	685a      	ldr	r2, [r3, #4]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f000 f999 	bl	800a9ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	689a      	ldr	r2, [r3, #8]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6c8:	609a      	str	r2, [r3, #8]
      break;
 800a6ca:	e03c      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6818      	ldr	r0, [r3, #0]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	6859      	ldr	r1, [r3, #4]
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	461a      	mov	r2, r3
 800a6da:	f000 f90d 	bl	800a8f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2150      	movs	r1, #80	; 0x50
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f000 f966 	bl	800a9b6 <TIM_ITRx_SetConfig>
      break;
 800a6ea:	e02c      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6818      	ldr	r0, [r3, #0]
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	6859      	ldr	r1, [r3, #4]
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	f000 f92c 	bl	800a956 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2160      	movs	r1, #96	; 0x60
 800a704:	4618      	mov	r0, r3
 800a706:	f000 f956 	bl	800a9b6 <TIM_ITRx_SetConfig>
      break;
 800a70a:	e01c      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6818      	ldr	r0, [r3, #0]
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	6859      	ldr	r1, [r3, #4]
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	461a      	mov	r2, r3
 800a71a:	f000 f8ed 	bl	800a8f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	2140      	movs	r1, #64	; 0x40
 800a724:	4618      	mov	r0, r3
 800a726:	f000 f946 	bl	800a9b6 <TIM_ITRx_SetConfig>
      break;
 800a72a:	e00c      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4619      	mov	r1, r3
 800a736:	4610      	mov	r0, r2
 800a738:	f000 f93d 	bl	800a9b6 <TIM_ITRx_SetConfig>
      break;
 800a73c:	e003      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	73fb      	strb	r3, [r7, #15]
      break;
 800a742:	e000      	b.n	800a746 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a744:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2201      	movs	r2, #1
 800a74a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a756:	7bfb      	ldrb	r3, [r7, #15]
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a760:	b480      	push	{r7}
 800a762:	b083      	sub	sp, #12
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a768:	bf00      	nop
 800a76a:	370c      	adds	r7, #12
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a77c:	bf00      	nop
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr

0800a788 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a788:	b480      	push	{r7}
 800a78a:	b083      	sub	sp, #12
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a790:	bf00      	nop
 800a792:	370c      	adds	r7, #12
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr

0800a79c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a7a4:	bf00      	nop
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr

0800a7b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	4a40      	ldr	r2, [pc, #256]	; (800a8d8 <TIM_Base_SetConfig+0x114>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d013      	beq.n	800a804 <TIM_Base_SetConfig+0x40>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7e2:	d00f      	beq.n	800a804 <TIM_Base_SetConfig+0x40>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	4a3d      	ldr	r2, [pc, #244]	; (800a8dc <TIM_Base_SetConfig+0x118>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d00b      	beq.n	800a804 <TIM_Base_SetConfig+0x40>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	4a3c      	ldr	r2, [pc, #240]	; (800a8e0 <TIM_Base_SetConfig+0x11c>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d007      	beq.n	800a804 <TIM_Base_SetConfig+0x40>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	4a3b      	ldr	r2, [pc, #236]	; (800a8e4 <TIM_Base_SetConfig+0x120>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d003      	beq.n	800a804 <TIM_Base_SetConfig+0x40>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	4a3a      	ldr	r2, [pc, #232]	; (800a8e8 <TIM_Base_SetConfig+0x124>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d108      	bne.n	800a816 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a80a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	4313      	orrs	r3, r2
 800a814:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4a2f      	ldr	r2, [pc, #188]	; (800a8d8 <TIM_Base_SetConfig+0x114>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d01f      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a824:	d01b      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	4a2c      	ldr	r2, [pc, #176]	; (800a8dc <TIM_Base_SetConfig+0x118>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d017      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a2b      	ldr	r2, [pc, #172]	; (800a8e0 <TIM_Base_SetConfig+0x11c>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d013      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a2a      	ldr	r2, [pc, #168]	; (800a8e4 <TIM_Base_SetConfig+0x120>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d00f      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	4a29      	ldr	r2, [pc, #164]	; (800a8e8 <TIM_Base_SetConfig+0x124>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d00b      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	4a28      	ldr	r2, [pc, #160]	; (800a8ec <TIM_Base_SetConfig+0x128>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d007      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4a27      	ldr	r2, [pc, #156]	; (800a8f0 <TIM_Base_SetConfig+0x12c>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d003      	beq.n	800a85e <TIM_Base_SetConfig+0x9a>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	4a26      	ldr	r2, [pc, #152]	; (800a8f4 <TIM_Base_SetConfig+0x130>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d108      	bne.n	800a870 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	68db      	ldr	r3, [r3, #12]
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	4313      	orrs	r3, r2
 800a86e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	695b      	ldr	r3, [r3, #20]
 800a87a:	4313      	orrs	r3, r2
 800a87c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	68fa      	ldr	r2, [r7, #12]
 800a882:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	689a      	ldr	r2, [r3, #8]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4a10      	ldr	r2, [pc, #64]	; (800a8d8 <TIM_Base_SetConfig+0x114>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d00f      	beq.n	800a8bc <TIM_Base_SetConfig+0xf8>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a12      	ldr	r2, [pc, #72]	; (800a8e8 <TIM_Base_SetConfig+0x124>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d00b      	beq.n	800a8bc <TIM_Base_SetConfig+0xf8>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a11      	ldr	r2, [pc, #68]	; (800a8ec <TIM_Base_SetConfig+0x128>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d007      	beq.n	800a8bc <TIM_Base_SetConfig+0xf8>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a10      	ldr	r2, [pc, #64]	; (800a8f0 <TIM_Base_SetConfig+0x12c>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d003      	beq.n	800a8bc <TIM_Base_SetConfig+0xf8>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a0f      	ldr	r2, [pc, #60]	; (800a8f4 <TIM_Base_SetConfig+0x130>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d103      	bne.n	800a8c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	691a      	ldr	r2, [r3, #16]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	615a      	str	r2, [r3, #20]
}
 800a8ca:	bf00      	nop
 800a8cc:	3714      	adds	r7, #20
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	40012c00 	.word	0x40012c00
 800a8dc:	40000400 	.word	0x40000400
 800a8e0:	40000800 	.word	0x40000800
 800a8e4:	40000c00 	.word	0x40000c00
 800a8e8:	40013400 	.word	0x40013400
 800a8ec:	40014000 	.word	0x40014000
 800a8f0:	40014400 	.word	0x40014400
 800a8f4:	40014800 	.word	0x40014800

0800a8f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b087      	sub	sp, #28
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	60b9      	str	r1, [r7, #8]
 800a902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6a1b      	ldr	r3, [r3, #32]
 800a908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	6a1b      	ldr	r3, [r3, #32]
 800a90e:	f023 0201 	bic.w	r2, r3, #1
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	699b      	ldr	r3, [r3, #24]
 800a91a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	011b      	lsls	r3, r3, #4
 800a928:	693a      	ldr	r2, [r7, #16]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	f023 030a 	bic.w	r3, r3, #10
 800a934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	4313      	orrs	r3, r2
 800a93c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	693a      	ldr	r2, [r7, #16]
 800a942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	697a      	ldr	r2, [r7, #20]
 800a948:	621a      	str	r2, [r3, #32]
}
 800a94a:	bf00      	nop
 800a94c:	371c      	adds	r7, #28
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr

0800a956 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a956:	b480      	push	{r7}
 800a958:	b087      	sub	sp, #28
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	60f8      	str	r0, [r7, #12]
 800a95e:	60b9      	str	r1, [r7, #8]
 800a960:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	6a1b      	ldr	r3, [r3, #32]
 800a966:	f023 0210 	bic.w	r2, r3, #16
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	699b      	ldr	r3, [r3, #24]
 800a972:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6a1b      	ldr	r3, [r3, #32]
 800a978:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a980:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	031b      	lsls	r3, r3, #12
 800a986:	697a      	ldr	r2, [r7, #20]
 800a988:	4313      	orrs	r3, r2
 800a98a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a992:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	011b      	lsls	r3, r3, #4
 800a998:	693a      	ldr	r2, [r7, #16]
 800a99a:	4313      	orrs	r3, r2
 800a99c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	697a      	ldr	r2, [r7, #20]
 800a9a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	693a      	ldr	r2, [r7, #16]
 800a9a8:	621a      	str	r2, [r3, #32]
}
 800a9aa:	bf00      	nop
 800a9ac:	371c      	adds	r7, #28
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b4:	4770      	bx	lr

0800a9b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a9b6:	b480      	push	{r7}
 800a9b8:	b085      	sub	sp, #20
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
 800a9be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	f043 0307 	orr.w	r3, r3, #7
 800a9d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	609a      	str	r2, [r3, #8]
}
 800a9e0:	bf00      	nop
 800a9e2:	3714      	adds	r7, #20
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b087      	sub	sp, #28
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	607a      	str	r2, [r7, #4]
 800a9f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aa06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	021a      	lsls	r2, r3, #8
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	431a      	orrs	r2, r3
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	697a      	ldr	r2, [r7, #20]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	697a      	ldr	r2, [r7, #20]
 800aa1e:	609a      	str	r2, [r3, #8]
}
 800aa20:	bf00      	nop
 800aa22:	371c      	adds	r7, #28
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b085      	sub	sp, #20
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa3c:	2b01      	cmp	r3, #1
 800aa3e:	d101      	bne.n	800aa44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa40:	2302      	movs	r3, #2
 800aa42:	e068      	b.n	800ab16 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a2e      	ldr	r2, [pc, #184]	; (800ab24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d004      	beq.n	800aa78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a2d      	ldr	r2, [pc, #180]	; (800ab28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d108      	bne.n	800aa8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aa7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	4313      	orrs	r3, r2
 800aa88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	68fa      	ldr	r2, [r7, #12]
 800aaa2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a1e      	ldr	r2, [pc, #120]	; (800ab24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d01d      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aab6:	d018      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a1b      	ldr	r2, [pc, #108]	; (800ab2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d013      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a1a      	ldr	r2, [pc, #104]	; (800ab30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d00e      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a18      	ldr	r2, [pc, #96]	; (800ab34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d009      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	4a13      	ldr	r2, [pc, #76]	; (800ab28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aadc:	4293      	cmp	r3, r2
 800aade:	d004      	beq.n	800aaea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	4a14      	ldr	r2, [pc, #80]	; (800ab38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d10c      	bne.n	800ab04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aaf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	68ba      	ldr	r2, [r7, #8]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3714      	adds	r7, #20
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	40012c00 	.word	0x40012c00
 800ab28:	40013400 	.word	0x40013400
 800ab2c:	40000400 	.word	0x40000400
 800ab30:	40000800 	.word	0x40000800
 800ab34:	40000c00 	.word	0x40000c00
 800ab38:	40014000 	.word	0x40014000

0800ab3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab44:	bf00      	nop
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b083      	sub	sp, #12
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab6c:	bf00      	nop
 800ab6e:	370c      	adds	r7, #12
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <LL_ADC_REG_SetSequencerLength>:
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab86:	f023 020f 	bic.w	r2, r3, #15
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	431a      	orrs	r2, r3
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ab92:	bf00      	nop
 800ab94:	370c      	adds	r7, #12
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr

0800ab9e <LL_ADC_IsEnabled>:
{
 800ab9e:	b480      	push	{r7}
 800aba0:	b083      	sub	sp, #12
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	f003 0301 	and.w	r3, r3, #1
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d101      	bne.n	800abb6 <LL_ADC_IsEnabled+0x18>
 800abb2:	2301      	movs	r3, #1
 800abb4:	e000      	b.n	800abb8 <LL_ADC_IsEnabled+0x1a>
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800abc4:	b590      	push	{r4, r7, lr}
 800abc6:	b085      	sub	sp, #20
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800abce:	2300      	movs	r3, #0
 800abd0:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800abd2:	481c      	ldr	r0, [pc, #112]	; (800ac44 <LL_ADC_CommonInit+0x80>)
 800abd4:	f7ff ffe3 	bl	800ab9e <LL_ADC_IsEnabled>
 800abd8:	4604      	mov	r4, r0
 800abda:	481b      	ldr	r0, [pc, #108]	; (800ac48 <LL_ADC_CommonInit+0x84>)
 800abdc:	f7ff ffdf 	bl	800ab9e <LL_ADC_IsEnabled>
 800abe0:	4603      	mov	r3, r0
 800abe2:	431c      	orrs	r4, r3
 800abe4:	4819      	ldr	r0, [pc, #100]	; (800ac4c <LL_ADC_CommonInit+0x88>)
 800abe6:	f7ff ffda 	bl	800ab9e <LL_ADC_IsEnabled>
 800abea:	4603      	mov	r3, r0
 800abec:	4323      	orrs	r3, r4
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d120      	bne.n	800ac34 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d012      	beq.n	800ac20 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	689a      	ldr	r2, [r3, #8]
 800abfe:	4b14      	ldr	r3, [pc, #80]	; (800ac50 <LL_ADC_CommonInit+0x8c>)
 800ac00:	4013      	ands	r3, r2
 800ac02:	683a      	ldr	r2, [r7, #0]
 800ac04:	6811      	ldr	r1, [r2, #0]
 800ac06:	683a      	ldr	r2, [r7, #0]
 800ac08:	6852      	ldr	r2, [r2, #4]
 800ac0a:	4311      	orrs	r1, r2
 800ac0c:	683a      	ldr	r2, [r7, #0]
 800ac0e:	6892      	ldr	r2, [r2, #8]
 800ac10:	4311      	orrs	r1, r2
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	68d2      	ldr	r2, [r2, #12]
 800ac16:	430a      	orrs	r2, r1
 800ac18:	431a      	orrs	r2, r3
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	609a      	str	r2, [r3, #8]
 800ac1e:	e00b      	b.n	800ac38 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	689a      	ldr	r2, [r3, #8]
 800ac24:	4b0a      	ldr	r3, [pc, #40]	; (800ac50 <LL_ADC_CommonInit+0x8c>)
 800ac26:	4013      	ands	r3, r2
 800ac28:	683a      	ldr	r2, [r7, #0]
 800ac2a:	6812      	ldr	r2, [r2, #0]
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	609a      	str	r2, [r3, #8]
 800ac32:	e001      	b.n	800ac38 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800ac34:	2301      	movs	r3, #1
 800ac36:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ac38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3714      	adds	r7, #20
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd90      	pop	{r4, r7, pc}
 800ac42:	bf00      	nop
 800ac44:	50040000 	.word	0x50040000
 800ac48:	50040100 	.word	0x50040100
 800ac4c:	50040200 	.word	0x50040200
 800ac50:	ffc030e0 	.word	0xffc030e0

0800ac54 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f7ff ff9b 	bl	800ab9e <LL_ADC_IsEnabled>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d111      	bne.n	800ac92 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac76:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800ac7a:	683a      	ldr	r2, [r7, #0]
 800ac7c:	6811      	ldr	r1, [r2, #0]
 800ac7e:	683a      	ldr	r2, [r7, #0]
 800ac80:	6852      	ldr	r2, [r2, #4]
 800ac82:	4311      	orrs	r1, r2
 800ac84:	683a      	ldr	r2, [r7, #0]
 800ac86:	6892      	ldr	r2, [r2, #8]
 800ac88:	430a      	orrs	r2, r1
 800ac8a:	431a      	orrs	r2, r3
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	60da      	str	r2, [r3, #12]
 800ac90:	e001      	b.n	800ac96 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ac96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3710      	adds	r7, #16
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
 800aca8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800acaa:	2300      	movs	r3, #0
 800acac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f7ff ff75 	bl	800ab9e <LL_ADC_IsEnabled>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d132      	bne.n	800ad20 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	685b      	ldr	r3, [r3, #4]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d015      	beq.n	800acee <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	68da      	ldr	r2, [r3, #12]
 800acc6:	4b1a      	ldr	r3, [pc, #104]	; (800ad30 <LL_ADC_REG_Init+0x90>)
 800acc8:	4013      	ands	r3, r2
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	6811      	ldr	r1, [r2, #0]
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	6892      	ldr	r2, [r2, #8]
 800acd2:	4311      	orrs	r1, r2
 800acd4:	683a      	ldr	r2, [r7, #0]
 800acd6:	68d2      	ldr	r2, [r2, #12]
 800acd8:	4311      	orrs	r1, r2
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	6912      	ldr	r2, [r2, #16]
 800acde:	4311      	orrs	r1, r2
 800ace0:	683a      	ldr	r2, [r7, #0]
 800ace2:	6952      	ldr	r2, [r2, #20]
 800ace4:	430a      	orrs	r2, r1
 800ace6:	431a      	orrs	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	60da      	str	r2, [r3, #12]
 800acec:	e011      	b.n	800ad12 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	68da      	ldr	r2, [r3, #12]
 800acf2:	4b0f      	ldr	r3, [pc, #60]	; (800ad30 <LL_ADC_REG_Init+0x90>)
 800acf4:	4013      	ands	r3, r2
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	6811      	ldr	r1, [r2, #0]
 800acfa:	683a      	ldr	r2, [r7, #0]
 800acfc:	68d2      	ldr	r2, [r2, #12]
 800acfe:	4311      	orrs	r1, r2
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	6912      	ldr	r2, [r2, #16]
 800ad04:	4311      	orrs	r1, r2
 800ad06:	683a      	ldr	r2, [r7, #0]
 800ad08:	6952      	ldr	r2, [r2, #20]
 800ad0a:	430a      	orrs	r2, r1
 800ad0c:	431a      	orrs	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	4619      	mov	r1, r3
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f7ff ff2d 	bl	800ab78 <LL_ADC_REG_SetSequencerLength>
 800ad1e:	e001      	b.n	800ad24 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800ad20:	2301      	movs	r3, #1
 800ad22:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800ad24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3710      	adds	r7, #16
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}
 800ad2e:	bf00      	nop
 800ad30:	fff0c03c 	.word	0xfff0c03c

0800ad34 <LL_GPIO_SetPinMode>:
{
 800ad34:	b480      	push	{r7}
 800ad36:	b08b      	sub	sp, #44	; 0x2c
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	fa93 f3a3 	rbit	r3, r3
 800ad4e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ad54:	69bb      	ldr	r3, [r7, #24]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800ad5a:	2320      	movs	r3, #32
 800ad5c:	e003      	b.n	800ad66 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800ad5e:	69bb      	ldr	r3, [r7, #24]
 800ad60:	fab3 f383 	clz	r3, r3
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	005b      	lsls	r3, r3, #1
 800ad68:	2103      	movs	r1, #3
 800ad6a:	fa01 f303 	lsl.w	r3, r1, r3
 800ad6e:	43db      	mvns	r3, r3
 800ad70:	401a      	ands	r2, r3
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad76:	6a3b      	ldr	r3, [r7, #32]
 800ad78:	fa93 f3a3 	rbit	r3, r3
 800ad7c:	61fb      	str	r3, [r7, #28]
  return result;
 800ad7e:	69fb      	ldr	r3, [r7, #28]
 800ad80:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800ad82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d101      	bne.n	800ad8c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800ad88:	2320      	movs	r3, #32
 800ad8a:	e003      	b.n	800ad94 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800ad8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad8e:	fab3 f383 	clz	r3, r3
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	005b      	lsls	r3, r3, #1
 800ad96:	6879      	ldr	r1, [r7, #4]
 800ad98:	fa01 f303 	lsl.w	r3, r1, r3
 800ad9c:	431a      	orrs	r2, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	601a      	str	r2, [r3, #0]
}
 800ada2:	bf00      	nop
 800ada4:	372c      	adds	r7, #44	; 0x2c
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <LL_GPIO_SetPinOutputType>:
{
 800adae:	b480      	push	{r7}
 800adb0:	b085      	sub	sp, #20
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	60f8      	str	r0, [r7, #12]
 800adb6:	60b9      	str	r1, [r7, #8]
 800adb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	685a      	ldr	r2, [r3, #4]
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	43db      	mvns	r3, r3
 800adc2:	401a      	ands	r2, r3
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	6879      	ldr	r1, [r7, #4]
 800adc8:	fb01 f303 	mul.w	r3, r1, r3
 800adcc:	431a      	orrs	r2, r3
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	605a      	str	r2, [r3, #4]
}
 800add2:	bf00      	nop
 800add4:	3714      	adds	r7, #20
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr

0800adde <LL_GPIO_SetPinSpeed>:
{
 800adde:	b480      	push	{r7}
 800ade0:	b08b      	sub	sp, #44	; 0x2c
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	60f8      	str	r0, [r7, #12]
 800ade6:	60b9      	str	r1, [r7, #8]
 800ade8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	689a      	ldr	r2, [r3, #8]
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	fa93 f3a3 	rbit	r3, r3
 800adf8:	613b      	str	r3, [r7, #16]
  return result;
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d101      	bne.n	800ae08 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800ae04:	2320      	movs	r3, #32
 800ae06:	e003      	b.n	800ae10 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800ae08:	69bb      	ldr	r3, [r7, #24]
 800ae0a:	fab3 f383 	clz	r3, r3
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	005b      	lsls	r3, r3, #1
 800ae12:	2103      	movs	r1, #3
 800ae14:	fa01 f303 	lsl.w	r3, r1, r3
 800ae18:	43db      	mvns	r3, r3
 800ae1a:	401a      	ands	r2, r3
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae20:	6a3b      	ldr	r3, [r7, #32]
 800ae22:	fa93 f3a3 	rbit	r3, r3
 800ae26:	61fb      	str	r3, [r7, #28]
  return result;
 800ae28:	69fb      	ldr	r3, [r7, #28]
 800ae2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800ae2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d101      	bne.n	800ae36 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800ae32:	2320      	movs	r3, #32
 800ae34:	e003      	b.n	800ae3e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800ae36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae38:	fab3 f383 	clz	r3, r3
 800ae3c:	b2db      	uxtb	r3, r3
 800ae3e:	005b      	lsls	r3, r3, #1
 800ae40:	6879      	ldr	r1, [r7, #4]
 800ae42:	fa01 f303 	lsl.w	r3, r1, r3
 800ae46:	431a      	orrs	r2, r3
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	609a      	str	r2, [r3, #8]
}
 800ae4c:	bf00      	nop
 800ae4e:	372c      	adds	r7, #44	; 0x2c
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr

0800ae58 <LL_GPIO_SetPinPull>:
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b08b      	sub	sp, #44	; 0x2c
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	60b9      	str	r1, [r7, #8]
 800ae62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	68da      	ldr	r2, [r3, #12]
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	fa93 f3a3 	rbit	r3, r3
 800ae72:	613b      	str	r3, [r7, #16]
  return result;
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d101      	bne.n	800ae82 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800ae7e:	2320      	movs	r3, #32
 800ae80:	e003      	b.n	800ae8a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	fab3 f383 	clz	r3, r3
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	005b      	lsls	r3, r3, #1
 800ae8c:	2103      	movs	r1, #3
 800ae8e:	fa01 f303 	lsl.w	r3, r1, r3
 800ae92:	43db      	mvns	r3, r3
 800ae94:	401a      	ands	r2, r3
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae9a:	6a3b      	ldr	r3, [r7, #32]
 800ae9c:	fa93 f3a3 	rbit	r3, r3
 800aea0:	61fb      	str	r3, [r7, #28]
  return result;
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800aea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d101      	bne.n	800aeb0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800aeac:	2320      	movs	r3, #32
 800aeae:	e003      	b.n	800aeb8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800aeb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb2:	fab3 f383 	clz	r3, r3
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	005b      	lsls	r3, r3, #1
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	fa01 f303 	lsl.w	r3, r1, r3
 800aec0:	431a      	orrs	r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	60da      	str	r2, [r3, #12]
}
 800aec6:	bf00      	nop
 800aec8:	372c      	adds	r7, #44	; 0x2c
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr

0800aed2 <LL_GPIO_SetAFPin_0_7>:
{
 800aed2:	b480      	push	{r7}
 800aed4:	b08b      	sub	sp, #44	; 0x2c
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	60f8      	str	r0, [r7, #12]
 800aeda:	60b9      	str	r1, [r7, #8]
 800aedc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6a1a      	ldr	r2, [r3, #32]
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	fa93 f3a3 	rbit	r3, r3
 800aeec:	613b      	str	r3, [r7, #16]
  return result;
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800aef2:	69bb      	ldr	r3, [r7, #24]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d101      	bne.n	800aefc <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800aef8:	2320      	movs	r3, #32
 800aefa:	e003      	b.n	800af04 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800aefc:	69bb      	ldr	r3, [r7, #24]
 800aefe:	fab3 f383 	clz	r3, r3
 800af02:	b2db      	uxtb	r3, r3
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	210f      	movs	r1, #15
 800af08:	fa01 f303 	lsl.w	r3, r1, r3
 800af0c:	43db      	mvns	r3, r3
 800af0e:	401a      	ands	r2, r3
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af14:	6a3b      	ldr	r3, [r7, #32]
 800af16:	fa93 f3a3 	rbit	r3, r3
 800af1a:	61fb      	str	r3, [r7, #28]
  return result;
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800af20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af22:	2b00      	cmp	r3, #0
 800af24:	d101      	bne.n	800af2a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800af26:	2320      	movs	r3, #32
 800af28:	e003      	b.n	800af32 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800af2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2c:	fab3 f383 	clz	r3, r3
 800af30:	b2db      	uxtb	r3, r3
 800af32:	009b      	lsls	r3, r3, #2
 800af34:	6879      	ldr	r1, [r7, #4]
 800af36:	fa01 f303 	lsl.w	r3, r1, r3
 800af3a:	431a      	orrs	r2, r3
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	621a      	str	r2, [r3, #32]
}
 800af40:	bf00      	nop
 800af42:	372c      	adds	r7, #44	; 0x2c
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <LL_GPIO_SetAFPin_8_15>:
{
 800af4c:	b480      	push	{r7}
 800af4e:	b08b      	sub	sp, #44	; 0x2c
 800af50:	af00      	add	r7, sp, #0
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	60b9      	str	r1, [r7, #8]
 800af56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	0a1b      	lsrs	r3, r3, #8
 800af60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	fa93 f3a3 	rbit	r3, r3
 800af68:	613b      	str	r3, [r7, #16]
  return result;
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d101      	bne.n	800af78 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800af74:	2320      	movs	r3, #32
 800af76:	e003      	b.n	800af80 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	fab3 f383 	clz	r3, r3
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	210f      	movs	r1, #15
 800af84:	fa01 f303 	lsl.w	r3, r1, r3
 800af88:	43db      	mvns	r3, r3
 800af8a:	401a      	ands	r2, r3
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	0a1b      	lsrs	r3, r3, #8
 800af90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af92:	6a3b      	ldr	r3, [r7, #32]
 800af94:	fa93 f3a3 	rbit	r3, r3
 800af98:	61fb      	str	r3, [r7, #28]
  return result;
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800af9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d101      	bne.n	800afa8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800afa4:	2320      	movs	r3, #32
 800afa6:	e003      	b.n	800afb0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800afa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afaa:	fab3 f383 	clz	r3, r3
 800afae:	b2db      	uxtb	r3, r3
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	6879      	ldr	r1, [r7, #4]
 800afb4:	fa01 f303 	lsl.w	r3, r1, r3
 800afb8:	431a      	orrs	r2, r3
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	625a      	str	r2, [r3, #36]	; 0x24
}
 800afbe:	bf00      	nop
 800afc0:	372c      	adds	r7, #44	; 0x2c
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr

0800afca <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b088      	sub	sp, #32
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
 800afd2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	fa93 f3a3 	rbit	r3, r3
 800afe0:	60fb      	str	r3, [r7, #12]
  return result;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d101      	bne.n	800aff0 <LL_GPIO_Init+0x26>
    return 32U;
 800afec:	2320      	movs	r3, #32
 800afee:	e003      	b.n	800aff8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	fab3 f383 	clz	r3, r3
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800affa:	e048      	b.n	800b08e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	2101      	movs	r1, #1
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	fa01 f303 	lsl.w	r3, r1, r3
 800b008:	4013      	ands	r3, r2
 800b00a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d03a      	beq.n	800b088 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	2b01      	cmp	r3, #1
 800b018:	d003      	beq.n	800b022 <LL_GPIO_Init+0x58>
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	2b02      	cmp	r3, #2
 800b020:	d10e      	bne.n	800b040 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	461a      	mov	r2, r3
 800b028:	69b9      	ldr	r1, [r7, #24]
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f7ff fed7 	bl	800adde <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	6819      	ldr	r1, [r3, #0]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	461a      	mov	r2, r3
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f7ff feb7 	bl	800adae <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	461a      	mov	r2, r3
 800b046:	69b9      	ldr	r1, [r7, #24]
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f7ff ff05 	bl	800ae58 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	2b02      	cmp	r3, #2
 800b054:	d111      	bne.n	800b07a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	2bff      	cmp	r3, #255	; 0xff
 800b05a:	d807      	bhi.n	800b06c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	695b      	ldr	r3, [r3, #20]
 800b060:	461a      	mov	r2, r3
 800b062:	69b9      	ldr	r1, [r7, #24]
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f7ff ff34 	bl	800aed2 <LL_GPIO_SetAFPin_0_7>
 800b06a:	e006      	b.n	800b07a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	695b      	ldr	r3, [r3, #20]
 800b070:	461a      	mov	r2, r3
 800b072:	69b9      	ldr	r1, [r7, #24]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f7ff ff69 	bl	800af4c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	461a      	mov	r2, r3
 800b080:	69b9      	ldr	r1, [r7, #24]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f7ff fe56 	bl	800ad34 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	3301      	adds	r3, #1
 800b08c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	fa22 f303 	lsr.w	r3, r2, r3
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d1af      	bne.n	800affc <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800b09c:	2300      	movs	r3, #0
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3720      	adds	r7, #32
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
	...

0800b0a8 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800b0b0:	4b10      	ldr	r3, [pc, #64]	; (800b0f4 <LL_mDelay+0x4c>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800b0ba:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0c2:	d00c      	beq.n	800b0de <LL_mDelay+0x36>
  {
    tmpDelay++;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800b0ca:	e008      	b.n	800b0de <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800b0cc:	4b09      	ldr	r3, [pc, #36]	; (800b0f4 <LL_mDelay+0x4c>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d002      	beq.n	800b0de <LL_mDelay+0x36>
    {
      tmpDelay--;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	3b01      	subs	r3, #1
 800b0dc:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d1f3      	bne.n	800b0cc <LL_mDelay+0x24>
    }
  }
}
 800b0e4:	bf00      	nop
 800b0e6:	bf00      	nop
 800b0e8:	3714      	adds	r7, #20
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	e000e010 	.word	0xe000e010

0800b0f8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b083      	sub	sp, #12
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800b100:	4a04      	ldr	r2, [pc, #16]	; (800b114 <LL_SetSystemCoreClock+0x1c>)
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6013      	str	r3, [r2, #0]
}
 800b106:	bf00      	nop
 800b108:	370c      	adds	r7, #12
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr
 800b112:	bf00      	nop
 800b114:	20000004 	.word	0x20000004

0800b118 <__errno>:
 800b118:	4b01      	ldr	r3, [pc, #4]	; (800b120 <__errno+0x8>)
 800b11a:	6818      	ldr	r0, [r3, #0]
 800b11c:	4770      	bx	lr
 800b11e:	bf00      	nop
 800b120:	20000020 	.word	0x20000020

0800b124 <__libc_init_array>:
 800b124:	b570      	push	{r4, r5, r6, lr}
 800b126:	4d0d      	ldr	r5, [pc, #52]	; (800b15c <__libc_init_array+0x38>)
 800b128:	4c0d      	ldr	r4, [pc, #52]	; (800b160 <__libc_init_array+0x3c>)
 800b12a:	1b64      	subs	r4, r4, r5
 800b12c:	10a4      	asrs	r4, r4, #2
 800b12e:	2600      	movs	r6, #0
 800b130:	42a6      	cmp	r6, r4
 800b132:	d109      	bne.n	800b148 <__libc_init_array+0x24>
 800b134:	4d0b      	ldr	r5, [pc, #44]	; (800b164 <__libc_init_array+0x40>)
 800b136:	4c0c      	ldr	r4, [pc, #48]	; (800b168 <__libc_init_array+0x44>)
 800b138:	f000 fb82 	bl	800b840 <_init>
 800b13c:	1b64      	subs	r4, r4, r5
 800b13e:	10a4      	asrs	r4, r4, #2
 800b140:	2600      	movs	r6, #0
 800b142:	42a6      	cmp	r6, r4
 800b144:	d105      	bne.n	800b152 <__libc_init_array+0x2e>
 800b146:	bd70      	pop	{r4, r5, r6, pc}
 800b148:	f855 3b04 	ldr.w	r3, [r5], #4
 800b14c:	4798      	blx	r3
 800b14e:	3601      	adds	r6, #1
 800b150:	e7ee      	b.n	800b130 <__libc_init_array+0xc>
 800b152:	f855 3b04 	ldr.w	r3, [r5], #4
 800b156:	4798      	blx	r3
 800b158:	3601      	adds	r6, #1
 800b15a:	e7f2      	b.n	800b142 <__libc_init_array+0x1e>
 800b15c:	0800bd98 	.word	0x0800bd98
 800b160:	0800bd98 	.word	0x0800bd98
 800b164:	0800bd98 	.word	0x0800bd98
 800b168:	0800bd9c 	.word	0x0800bd9c

0800b16c <memcpy>:
 800b16c:	440a      	add	r2, r1
 800b16e:	4291      	cmp	r1, r2
 800b170:	f100 33ff 	add.w	r3, r0, #4294967295
 800b174:	d100      	bne.n	800b178 <memcpy+0xc>
 800b176:	4770      	bx	lr
 800b178:	b510      	push	{r4, lr}
 800b17a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b17e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b182:	4291      	cmp	r1, r2
 800b184:	d1f9      	bne.n	800b17a <memcpy+0xe>
 800b186:	bd10      	pop	{r4, pc}

0800b188 <memset>:
 800b188:	4402      	add	r2, r0
 800b18a:	4603      	mov	r3, r0
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d100      	bne.n	800b192 <memset+0xa>
 800b190:	4770      	bx	lr
 800b192:	f803 1b01 	strb.w	r1, [r3], #1
 800b196:	e7f9      	b.n	800b18c <memset+0x4>

0800b198 <atan>:
 800b198:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b19c:	ec55 4b10 	vmov	r4, r5, d0
 800b1a0:	4bc3      	ldr	r3, [pc, #780]	; (800b4b0 <atan+0x318>)
 800b1a2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b1a6:	429e      	cmp	r6, r3
 800b1a8:	46ab      	mov	fp, r5
 800b1aa:	dd18      	ble.n	800b1de <atan+0x46>
 800b1ac:	4bc1      	ldr	r3, [pc, #772]	; (800b4b4 <atan+0x31c>)
 800b1ae:	429e      	cmp	r6, r3
 800b1b0:	dc01      	bgt.n	800b1b6 <atan+0x1e>
 800b1b2:	d109      	bne.n	800b1c8 <atan+0x30>
 800b1b4:	b144      	cbz	r4, 800b1c8 <atan+0x30>
 800b1b6:	4622      	mov	r2, r4
 800b1b8:	462b      	mov	r3, r5
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	4629      	mov	r1, r5
 800b1be:	f7f5 f809 	bl	80001d4 <__adddf3>
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	460d      	mov	r5, r1
 800b1c6:	e006      	b.n	800b1d6 <atan+0x3e>
 800b1c8:	f1bb 0f00 	cmp.w	fp, #0
 800b1cc:	f300 8131 	bgt.w	800b432 <atan+0x29a>
 800b1d0:	a59b      	add	r5, pc, #620	; (adr r5, 800b440 <atan+0x2a8>)
 800b1d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1d6:	ec45 4b10 	vmov	d0, r4, r5
 800b1da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	4bb6      	ldr	r3, [pc, #728]	; (800b4b8 <atan+0x320>)
 800b1e0:	429e      	cmp	r6, r3
 800b1e2:	dc14      	bgt.n	800b20e <atan+0x76>
 800b1e4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b1e8:	429e      	cmp	r6, r3
 800b1ea:	dc0d      	bgt.n	800b208 <atan+0x70>
 800b1ec:	a396      	add	r3, pc, #600	; (adr r3, 800b448 <atan+0x2b0>)
 800b1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f2:	ee10 0a10 	vmov	r0, s0
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	f7f4 ffec 	bl	80001d4 <__adddf3>
 800b1fc:	4baf      	ldr	r3, [pc, #700]	; (800b4bc <atan+0x324>)
 800b1fe:	2200      	movs	r2, #0
 800b200:	f7f5 fc2e 	bl	8000a60 <__aeabi_dcmpgt>
 800b204:	2800      	cmp	r0, #0
 800b206:	d1e6      	bne.n	800b1d6 <atan+0x3e>
 800b208:	f04f 3aff 	mov.w	sl, #4294967295
 800b20c:	e02b      	b.n	800b266 <atan+0xce>
 800b20e:	f000 f963 	bl	800b4d8 <fabs>
 800b212:	4bab      	ldr	r3, [pc, #684]	; (800b4c0 <atan+0x328>)
 800b214:	429e      	cmp	r6, r3
 800b216:	ec55 4b10 	vmov	r4, r5, d0
 800b21a:	f300 80bf 	bgt.w	800b39c <atan+0x204>
 800b21e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b222:	429e      	cmp	r6, r3
 800b224:	f300 80a0 	bgt.w	800b368 <atan+0x1d0>
 800b228:	ee10 2a10 	vmov	r2, s0
 800b22c:	ee10 0a10 	vmov	r0, s0
 800b230:	462b      	mov	r3, r5
 800b232:	4629      	mov	r1, r5
 800b234:	f7f4 ffce 	bl	80001d4 <__adddf3>
 800b238:	4ba0      	ldr	r3, [pc, #640]	; (800b4bc <atan+0x324>)
 800b23a:	2200      	movs	r2, #0
 800b23c:	f7f4 ffc8 	bl	80001d0 <__aeabi_dsub>
 800b240:	2200      	movs	r2, #0
 800b242:	4606      	mov	r6, r0
 800b244:	460f      	mov	r7, r1
 800b246:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b24a:	4620      	mov	r0, r4
 800b24c:	4629      	mov	r1, r5
 800b24e:	f7f4 ffc1 	bl	80001d4 <__adddf3>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4630      	mov	r0, r6
 800b258:	4639      	mov	r1, r7
 800b25a:	f7f5 fa9b 	bl	8000794 <__aeabi_ddiv>
 800b25e:	f04f 0a00 	mov.w	sl, #0
 800b262:	4604      	mov	r4, r0
 800b264:	460d      	mov	r5, r1
 800b266:	4622      	mov	r2, r4
 800b268:	462b      	mov	r3, r5
 800b26a:	4620      	mov	r0, r4
 800b26c:	4629      	mov	r1, r5
 800b26e:	f7f5 f967 	bl	8000540 <__aeabi_dmul>
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	4680      	mov	r8, r0
 800b278:	4689      	mov	r9, r1
 800b27a:	f7f5 f961 	bl	8000540 <__aeabi_dmul>
 800b27e:	a374      	add	r3, pc, #464	; (adr r3, 800b450 <atan+0x2b8>)
 800b280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b284:	4606      	mov	r6, r0
 800b286:	460f      	mov	r7, r1
 800b288:	f7f5 f95a 	bl	8000540 <__aeabi_dmul>
 800b28c:	a372      	add	r3, pc, #456	; (adr r3, 800b458 <atan+0x2c0>)
 800b28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b292:	f7f4 ff9f 	bl	80001d4 <__adddf3>
 800b296:	4632      	mov	r2, r6
 800b298:	463b      	mov	r3, r7
 800b29a:	f7f5 f951 	bl	8000540 <__aeabi_dmul>
 800b29e:	a370      	add	r3, pc, #448	; (adr r3, 800b460 <atan+0x2c8>)
 800b2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a4:	f7f4 ff96 	bl	80001d4 <__adddf3>
 800b2a8:	4632      	mov	r2, r6
 800b2aa:	463b      	mov	r3, r7
 800b2ac:	f7f5 f948 	bl	8000540 <__aeabi_dmul>
 800b2b0:	a36d      	add	r3, pc, #436	; (adr r3, 800b468 <atan+0x2d0>)
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	f7f4 ff8d 	bl	80001d4 <__adddf3>
 800b2ba:	4632      	mov	r2, r6
 800b2bc:	463b      	mov	r3, r7
 800b2be:	f7f5 f93f 	bl	8000540 <__aeabi_dmul>
 800b2c2:	a36b      	add	r3, pc, #428	; (adr r3, 800b470 <atan+0x2d8>)
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f7f4 ff84 	bl	80001d4 <__adddf3>
 800b2cc:	4632      	mov	r2, r6
 800b2ce:	463b      	mov	r3, r7
 800b2d0:	f7f5 f936 	bl	8000540 <__aeabi_dmul>
 800b2d4:	a368      	add	r3, pc, #416	; (adr r3, 800b478 <atan+0x2e0>)
 800b2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2da:	f7f4 ff7b 	bl	80001d4 <__adddf3>
 800b2de:	4642      	mov	r2, r8
 800b2e0:	464b      	mov	r3, r9
 800b2e2:	f7f5 f92d 	bl	8000540 <__aeabi_dmul>
 800b2e6:	a366      	add	r3, pc, #408	; (adr r3, 800b480 <atan+0x2e8>)
 800b2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ec:	4680      	mov	r8, r0
 800b2ee:	4689      	mov	r9, r1
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	f7f5 f924 	bl	8000540 <__aeabi_dmul>
 800b2f8:	a363      	add	r3, pc, #396	; (adr r3, 800b488 <atan+0x2f0>)
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f7f4 ff67 	bl	80001d0 <__aeabi_dsub>
 800b302:	4632      	mov	r2, r6
 800b304:	463b      	mov	r3, r7
 800b306:	f7f5 f91b 	bl	8000540 <__aeabi_dmul>
 800b30a:	a361      	add	r3, pc, #388	; (adr r3, 800b490 <atan+0x2f8>)
 800b30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b310:	f7f4 ff5e 	bl	80001d0 <__aeabi_dsub>
 800b314:	4632      	mov	r2, r6
 800b316:	463b      	mov	r3, r7
 800b318:	f7f5 f912 	bl	8000540 <__aeabi_dmul>
 800b31c:	a35e      	add	r3, pc, #376	; (adr r3, 800b498 <atan+0x300>)
 800b31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b322:	f7f4 ff55 	bl	80001d0 <__aeabi_dsub>
 800b326:	4632      	mov	r2, r6
 800b328:	463b      	mov	r3, r7
 800b32a:	f7f5 f909 	bl	8000540 <__aeabi_dmul>
 800b32e:	a35c      	add	r3, pc, #368	; (adr r3, 800b4a0 <atan+0x308>)
 800b330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b334:	f7f4 ff4c 	bl	80001d0 <__aeabi_dsub>
 800b338:	4632      	mov	r2, r6
 800b33a:	463b      	mov	r3, r7
 800b33c:	f7f5 f900 	bl	8000540 <__aeabi_dmul>
 800b340:	4602      	mov	r2, r0
 800b342:	460b      	mov	r3, r1
 800b344:	4640      	mov	r0, r8
 800b346:	4649      	mov	r1, r9
 800b348:	f7f4 ff44 	bl	80001d4 <__adddf3>
 800b34c:	4622      	mov	r2, r4
 800b34e:	462b      	mov	r3, r5
 800b350:	f7f5 f8f6 	bl	8000540 <__aeabi_dmul>
 800b354:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	d14b      	bne.n	800b3f6 <atan+0x25e>
 800b35e:	4620      	mov	r0, r4
 800b360:	4629      	mov	r1, r5
 800b362:	f7f4 ff35 	bl	80001d0 <__aeabi_dsub>
 800b366:	e72c      	b.n	800b1c2 <atan+0x2a>
 800b368:	ee10 0a10 	vmov	r0, s0
 800b36c:	4b53      	ldr	r3, [pc, #332]	; (800b4bc <atan+0x324>)
 800b36e:	2200      	movs	r2, #0
 800b370:	4629      	mov	r1, r5
 800b372:	f7f4 ff2d 	bl	80001d0 <__aeabi_dsub>
 800b376:	4b51      	ldr	r3, [pc, #324]	; (800b4bc <atan+0x324>)
 800b378:	4606      	mov	r6, r0
 800b37a:	460f      	mov	r7, r1
 800b37c:	2200      	movs	r2, #0
 800b37e:	4620      	mov	r0, r4
 800b380:	4629      	mov	r1, r5
 800b382:	f7f4 ff27 	bl	80001d4 <__adddf3>
 800b386:	4602      	mov	r2, r0
 800b388:	460b      	mov	r3, r1
 800b38a:	4630      	mov	r0, r6
 800b38c:	4639      	mov	r1, r7
 800b38e:	f7f5 fa01 	bl	8000794 <__aeabi_ddiv>
 800b392:	f04f 0a01 	mov.w	sl, #1
 800b396:	4604      	mov	r4, r0
 800b398:	460d      	mov	r5, r1
 800b39a:	e764      	b.n	800b266 <atan+0xce>
 800b39c:	4b49      	ldr	r3, [pc, #292]	; (800b4c4 <atan+0x32c>)
 800b39e:	429e      	cmp	r6, r3
 800b3a0:	da1d      	bge.n	800b3de <atan+0x246>
 800b3a2:	ee10 0a10 	vmov	r0, s0
 800b3a6:	4b48      	ldr	r3, [pc, #288]	; (800b4c8 <atan+0x330>)
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	f7f4 ff10 	bl	80001d0 <__aeabi_dsub>
 800b3b0:	4b45      	ldr	r3, [pc, #276]	; (800b4c8 <atan+0x330>)
 800b3b2:	4606      	mov	r6, r0
 800b3b4:	460f      	mov	r7, r1
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	4620      	mov	r0, r4
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	f7f5 f8c0 	bl	8000540 <__aeabi_dmul>
 800b3c0:	4b3e      	ldr	r3, [pc, #248]	; (800b4bc <atan+0x324>)
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f7f4 ff06 	bl	80001d4 <__adddf3>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	460b      	mov	r3, r1
 800b3cc:	4630      	mov	r0, r6
 800b3ce:	4639      	mov	r1, r7
 800b3d0:	f7f5 f9e0 	bl	8000794 <__aeabi_ddiv>
 800b3d4:	f04f 0a02 	mov.w	sl, #2
 800b3d8:	4604      	mov	r4, r0
 800b3da:	460d      	mov	r5, r1
 800b3dc:	e743      	b.n	800b266 <atan+0xce>
 800b3de:	462b      	mov	r3, r5
 800b3e0:	ee10 2a10 	vmov	r2, s0
 800b3e4:	4939      	ldr	r1, [pc, #228]	; (800b4cc <atan+0x334>)
 800b3e6:	2000      	movs	r0, #0
 800b3e8:	f7f5 f9d4 	bl	8000794 <__aeabi_ddiv>
 800b3ec:	f04f 0a03 	mov.w	sl, #3
 800b3f0:	4604      	mov	r4, r0
 800b3f2:	460d      	mov	r5, r1
 800b3f4:	e737      	b.n	800b266 <atan+0xce>
 800b3f6:	4b36      	ldr	r3, [pc, #216]	; (800b4d0 <atan+0x338>)
 800b3f8:	4e36      	ldr	r6, [pc, #216]	; (800b4d4 <atan+0x33c>)
 800b3fa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b3fe:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800b402:	e9da 2300 	ldrd	r2, r3, [sl]
 800b406:	f7f4 fee3 	bl	80001d0 <__aeabi_dsub>
 800b40a:	4622      	mov	r2, r4
 800b40c:	462b      	mov	r3, r5
 800b40e:	f7f4 fedf 	bl	80001d0 <__aeabi_dsub>
 800b412:	4602      	mov	r2, r0
 800b414:	460b      	mov	r3, r1
 800b416:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b41a:	f7f4 fed9 	bl	80001d0 <__aeabi_dsub>
 800b41e:	f1bb 0f00 	cmp.w	fp, #0
 800b422:	4604      	mov	r4, r0
 800b424:	460d      	mov	r5, r1
 800b426:	f6bf aed6 	bge.w	800b1d6 <atan+0x3e>
 800b42a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b42e:	461d      	mov	r5, r3
 800b430:	e6d1      	b.n	800b1d6 <atan+0x3e>
 800b432:	a51d      	add	r5, pc, #116	; (adr r5, 800b4a8 <atan+0x310>)
 800b434:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b438:	e6cd      	b.n	800b1d6 <atan+0x3e>
 800b43a:	bf00      	nop
 800b43c:	f3af 8000 	nop.w
 800b440:	54442d18 	.word	0x54442d18
 800b444:	bff921fb 	.word	0xbff921fb
 800b448:	8800759c 	.word	0x8800759c
 800b44c:	7e37e43c 	.word	0x7e37e43c
 800b450:	e322da11 	.word	0xe322da11
 800b454:	3f90ad3a 	.word	0x3f90ad3a
 800b458:	24760deb 	.word	0x24760deb
 800b45c:	3fa97b4b 	.word	0x3fa97b4b
 800b460:	a0d03d51 	.word	0xa0d03d51
 800b464:	3fb10d66 	.word	0x3fb10d66
 800b468:	c54c206e 	.word	0xc54c206e
 800b46c:	3fb745cd 	.word	0x3fb745cd
 800b470:	920083ff 	.word	0x920083ff
 800b474:	3fc24924 	.word	0x3fc24924
 800b478:	5555550d 	.word	0x5555550d
 800b47c:	3fd55555 	.word	0x3fd55555
 800b480:	2c6a6c2f 	.word	0x2c6a6c2f
 800b484:	bfa2b444 	.word	0xbfa2b444
 800b488:	52defd9a 	.word	0x52defd9a
 800b48c:	3fadde2d 	.word	0x3fadde2d
 800b490:	af749a6d 	.word	0xaf749a6d
 800b494:	3fb3b0f2 	.word	0x3fb3b0f2
 800b498:	fe231671 	.word	0xfe231671
 800b49c:	3fbc71c6 	.word	0x3fbc71c6
 800b4a0:	9998ebc4 	.word	0x9998ebc4
 800b4a4:	3fc99999 	.word	0x3fc99999
 800b4a8:	54442d18 	.word	0x54442d18
 800b4ac:	3ff921fb 	.word	0x3ff921fb
 800b4b0:	440fffff 	.word	0x440fffff
 800b4b4:	7ff00000 	.word	0x7ff00000
 800b4b8:	3fdbffff 	.word	0x3fdbffff
 800b4bc:	3ff00000 	.word	0x3ff00000
 800b4c0:	3ff2ffff 	.word	0x3ff2ffff
 800b4c4:	40038000 	.word	0x40038000
 800b4c8:	3ff80000 	.word	0x3ff80000
 800b4cc:	bff00000 	.word	0xbff00000
 800b4d0:	0800bd48 	.word	0x0800bd48
 800b4d4:	0800bd28 	.word	0x0800bd28

0800b4d8 <fabs>:
 800b4d8:	ec51 0b10 	vmov	r0, r1, d0
 800b4dc:	ee10 2a10 	vmov	r2, s0
 800b4e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b4e4:	ec43 2b10 	vmov	d0, r2, r3
 800b4e8:	4770      	bx	lr

0800b4ea <atan2>:
 800b4ea:	f000 b82d 	b.w	800b548 <__ieee754_atan2>

0800b4ee <sqrt>:
 800b4ee:	b538      	push	{r3, r4, r5, lr}
 800b4f0:	ed2d 8b02 	vpush	{d8}
 800b4f4:	ec55 4b10 	vmov	r4, r5, d0
 800b4f8:	f000 f8f0 	bl	800b6dc <__ieee754_sqrt>
 800b4fc:	4622      	mov	r2, r4
 800b4fe:	462b      	mov	r3, r5
 800b500:	4620      	mov	r0, r4
 800b502:	4629      	mov	r1, r5
 800b504:	eeb0 8a40 	vmov.f32	s16, s0
 800b508:	eef0 8a60 	vmov.f32	s17, s1
 800b50c:	f7f5 fab2 	bl	8000a74 <__aeabi_dcmpun>
 800b510:	b990      	cbnz	r0, 800b538 <sqrt+0x4a>
 800b512:	2200      	movs	r2, #0
 800b514:	2300      	movs	r3, #0
 800b516:	4620      	mov	r0, r4
 800b518:	4629      	mov	r1, r5
 800b51a:	f7f5 fa83 	bl	8000a24 <__aeabi_dcmplt>
 800b51e:	b158      	cbz	r0, 800b538 <sqrt+0x4a>
 800b520:	f7ff fdfa 	bl	800b118 <__errno>
 800b524:	2321      	movs	r3, #33	; 0x21
 800b526:	6003      	str	r3, [r0, #0]
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	4610      	mov	r0, r2
 800b52e:	4619      	mov	r1, r3
 800b530:	f7f5 f930 	bl	8000794 <__aeabi_ddiv>
 800b534:	ec41 0b18 	vmov	d8, r0, r1
 800b538:	eeb0 0a48 	vmov.f32	s0, s16
 800b53c:	eef0 0a68 	vmov.f32	s1, s17
 800b540:	ecbd 8b02 	vpop	{d8}
 800b544:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b548 <__ieee754_atan2>:
 800b548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b54c:	ec57 6b11 	vmov	r6, r7, d1
 800b550:	4273      	negs	r3, r6
 800b552:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b6d8 <__ieee754_atan2+0x190>
 800b556:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b55a:	4333      	orrs	r3, r6
 800b55c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b560:	4573      	cmp	r3, lr
 800b562:	ec51 0b10 	vmov	r0, r1, d0
 800b566:	ee11 8a10 	vmov	r8, s2
 800b56a:	d80a      	bhi.n	800b582 <__ieee754_atan2+0x3a>
 800b56c:	4244      	negs	r4, r0
 800b56e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b572:	4304      	orrs	r4, r0
 800b574:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b578:	4574      	cmp	r4, lr
 800b57a:	ee10 9a10 	vmov	r9, s0
 800b57e:	468c      	mov	ip, r1
 800b580:	d907      	bls.n	800b592 <__ieee754_atan2+0x4a>
 800b582:	4632      	mov	r2, r6
 800b584:	463b      	mov	r3, r7
 800b586:	f7f4 fe25 	bl	80001d4 <__adddf3>
 800b58a:	ec41 0b10 	vmov	d0, r0, r1
 800b58e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b592:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b596:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b59a:	4334      	orrs	r4, r6
 800b59c:	d103      	bne.n	800b5a6 <__ieee754_atan2+0x5e>
 800b59e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5a2:	f7ff bdf9 	b.w	800b198 <atan>
 800b5a6:	17bc      	asrs	r4, r7, #30
 800b5a8:	f004 0402 	and.w	r4, r4, #2
 800b5ac:	ea53 0909 	orrs.w	r9, r3, r9
 800b5b0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b5b4:	d107      	bne.n	800b5c6 <__ieee754_atan2+0x7e>
 800b5b6:	2c02      	cmp	r4, #2
 800b5b8:	d060      	beq.n	800b67c <__ieee754_atan2+0x134>
 800b5ba:	2c03      	cmp	r4, #3
 800b5bc:	d1e5      	bne.n	800b58a <__ieee754_atan2+0x42>
 800b5be:	a142      	add	r1, pc, #264	; (adr r1, 800b6c8 <__ieee754_atan2+0x180>)
 800b5c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5c4:	e7e1      	b.n	800b58a <__ieee754_atan2+0x42>
 800b5c6:	ea52 0808 	orrs.w	r8, r2, r8
 800b5ca:	d106      	bne.n	800b5da <__ieee754_atan2+0x92>
 800b5cc:	f1bc 0f00 	cmp.w	ip, #0
 800b5d0:	da5f      	bge.n	800b692 <__ieee754_atan2+0x14a>
 800b5d2:	a13f      	add	r1, pc, #252	; (adr r1, 800b6d0 <__ieee754_atan2+0x188>)
 800b5d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5d8:	e7d7      	b.n	800b58a <__ieee754_atan2+0x42>
 800b5da:	4572      	cmp	r2, lr
 800b5dc:	d10f      	bne.n	800b5fe <__ieee754_atan2+0xb6>
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	f104 34ff 	add.w	r4, r4, #4294967295
 800b5e4:	d107      	bne.n	800b5f6 <__ieee754_atan2+0xae>
 800b5e6:	2c02      	cmp	r4, #2
 800b5e8:	d84c      	bhi.n	800b684 <__ieee754_atan2+0x13c>
 800b5ea:	4b35      	ldr	r3, [pc, #212]	; (800b6c0 <__ieee754_atan2+0x178>)
 800b5ec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b5f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b5f4:	e7c9      	b.n	800b58a <__ieee754_atan2+0x42>
 800b5f6:	2c02      	cmp	r4, #2
 800b5f8:	d848      	bhi.n	800b68c <__ieee754_atan2+0x144>
 800b5fa:	4b32      	ldr	r3, [pc, #200]	; (800b6c4 <__ieee754_atan2+0x17c>)
 800b5fc:	e7f6      	b.n	800b5ec <__ieee754_atan2+0xa4>
 800b5fe:	4573      	cmp	r3, lr
 800b600:	d0e4      	beq.n	800b5cc <__ieee754_atan2+0x84>
 800b602:	1a9b      	subs	r3, r3, r2
 800b604:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b608:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b60c:	da1e      	bge.n	800b64c <__ieee754_atan2+0x104>
 800b60e:	2f00      	cmp	r7, #0
 800b610:	da01      	bge.n	800b616 <__ieee754_atan2+0xce>
 800b612:	323c      	adds	r2, #60	; 0x3c
 800b614:	db1e      	blt.n	800b654 <__ieee754_atan2+0x10c>
 800b616:	4632      	mov	r2, r6
 800b618:	463b      	mov	r3, r7
 800b61a:	f7f5 f8bb 	bl	8000794 <__aeabi_ddiv>
 800b61e:	ec41 0b10 	vmov	d0, r0, r1
 800b622:	f7ff ff59 	bl	800b4d8 <fabs>
 800b626:	f7ff fdb7 	bl	800b198 <atan>
 800b62a:	ec51 0b10 	vmov	r0, r1, d0
 800b62e:	2c01      	cmp	r4, #1
 800b630:	d013      	beq.n	800b65a <__ieee754_atan2+0x112>
 800b632:	2c02      	cmp	r4, #2
 800b634:	d015      	beq.n	800b662 <__ieee754_atan2+0x11a>
 800b636:	2c00      	cmp	r4, #0
 800b638:	d0a7      	beq.n	800b58a <__ieee754_atan2+0x42>
 800b63a:	a319      	add	r3, pc, #100	; (adr r3, 800b6a0 <__ieee754_atan2+0x158>)
 800b63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b640:	f7f4 fdc6 	bl	80001d0 <__aeabi_dsub>
 800b644:	a318      	add	r3, pc, #96	; (adr r3, 800b6a8 <__ieee754_atan2+0x160>)
 800b646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64a:	e014      	b.n	800b676 <__ieee754_atan2+0x12e>
 800b64c:	a118      	add	r1, pc, #96	; (adr r1, 800b6b0 <__ieee754_atan2+0x168>)
 800b64e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b652:	e7ec      	b.n	800b62e <__ieee754_atan2+0xe6>
 800b654:	2000      	movs	r0, #0
 800b656:	2100      	movs	r1, #0
 800b658:	e7e9      	b.n	800b62e <__ieee754_atan2+0xe6>
 800b65a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b65e:	4619      	mov	r1, r3
 800b660:	e793      	b.n	800b58a <__ieee754_atan2+0x42>
 800b662:	a30f      	add	r3, pc, #60	; (adr r3, 800b6a0 <__ieee754_atan2+0x158>)
 800b664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b668:	f7f4 fdb2 	bl	80001d0 <__aeabi_dsub>
 800b66c:	4602      	mov	r2, r0
 800b66e:	460b      	mov	r3, r1
 800b670:	a10d      	add	r1, pc, #52	; (adr r1, 800b6a8 <__ieee754_atan2+0x160>)
 800b672:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b676:	f7f4 fdab 	bl	80001d0 <__aeabi_dsub>
 800b67a:	e786      	b.n	800b58a <__ieee754_atan2+0x42>
 800b67c:	a10a      	add	r1, pc, #40	; (adr r1, 800b6a8 <__ieee754_atan2+0x160>)
 800b67e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b682:	e782      	b.n	800b58a <__ieee754_atan2+0x42>
 800b684:	a10c      	add	r1, pc, #48	; (adr r1, 800b6b8 <__ieee754_atan2+0x170>)
 800b686:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b68a:	e77e      	b.n	800b58a <__ieee754_atan2+0x42>
 800b68c:	2000      	movs	r0, #0
 800b68e:	2100      	movs	r1, #0
 800b690:	e77b      	b.n	800b58a <__ieee754_atan2+0x42>
 800b692:	a107      	add	r1, pc, #28	; (adr r1, 800b6b0 <__ieee754_atan2+0x168>)
 800b694:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b698:	e777      	b.n	800b58a <__ieee754_atan2+0x42>
 800b69a:	bf00      	nop
 800b69c:	f3af 8000 	nop.w
 800b6a0:	33145c07 	.word	0x33145c07
 800b6a4:	3ca1a626 	.word	0x3ca1a626
 800b6a8:	54442d18 	.word	0x54442d18
 800b6ac:	400921fb 	.word	0x400921fb
 800b6b0:	54442d18 	.word	0x54442d18
 800b6b4:	3ff921fb 	.word	0x3ff921fb
 800b6b8:	54442d18 	.word	0x54442d18
 800b6bc:	3fe921fb 	.word	0x3fe921fb
 800b6c0:	0800bd68 	.word	0x0800bd68
 800b6c4:	0800bd80 	.word	0x0800bd80
 800b6c8:	54442d18 	.word	0x54442d18
 800b6cc:	c00921fb 	.word	0xc00921fb
 800b6d0:	54442d18 	.word	0x54442d18
 800b6d4:	bff921fb 	.word	0xbff921fb
 800b6d8:	7ff00000 	.word	0x7ff00000

0800b6dc <__ieee754_sqrt>:
 800b6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e0:	ec55 4b10 	vmov	r4, r5, d0
 800b6e4:	4e55      	ldr	r6, [pc, #340]	; (800b83c <__ieee754_sqrt+0x160>)
 800b6e6:	43ae      	bics	r6, r5
 800b6e8:	ee10 0a10 	vmov	r0, s0
 800b6ec:	ee10 3a10 	vmov	r3, s0
 800b6f0:	462a      	mov	r2, r5
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	d110      	bne.n	800b718 <__ieee754_sqrt+0x3c>
 800b6f6:	ee10 2a10 	vmov	r2, s0
 800b6fa:	462b      	mov	r3, r5
 800b6fc:	f7f4 ff20 	bl	8000540 <__aeabi_dmul>
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	4620      	mov	r0, r4
 800b706:	4629      	mov	r1, r5
 800b708:	f7f4 fd64 	bl	80001d4 <__adddf3>
 800b70c:	4604      	mov	r4, r0
 800b70e:	460d      	mov	r5, r1
 800b710:	ec45 4b10 	vmov	d0, r4, r5
 800b714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b718:	2d00      	cmp	r5, #0
 800b71a:	dc10      	bgt.n	800b73e <__ieee754_sqrt+0x62>
 800b71c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b720:	4330      	orrs	r0, r6
 800b722:	d0f5      	beq.n	800b710 <__ieee754_sqrt+0x34>
 800b724:	b15d      	cbz	r5, 800b73e <__ieee754_sqrt+0x62>
 800b726:	ee10 2a10 	vmov	r2, s0
 800b72a:	462b      	mov	r3, r5
 800b72c:	ee10 0a10 	vmov	r0, s0
 800b730:	f7f4 fd4e 	bl	80001d0 <__aeabi_dsub>
 800b734:	4602      	mov	r2, r0
 800b736:	460b      	mov	r3, r1
 800b738:	f7f5 f82c 	bl	8000794 <__aeabi_ddiv>
 800b73c:	e7e6      	b.n	800b70c <__ieee754_sqrt+0x30>
 800b73e:	1512      	asrs	r2, r2, #20
 800b740:	d074      	beq.n	800b82c <__ieee754_sqrt+0x150>
 800b742:	07d4      	lsls	r4, r2, #31
 800b744:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b748:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b74c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b750:	bf5e      	ittt	pl
 800b752:	0fda      	lsrpl	r2, r3, #31
 800b754:	005b      	lslpl	r3, r3, #1
 800b756:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b75a:	2400      	movs	r4, #0
 800b75c:	0fda      	lsrs	r2, r3, #31
 800b75e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b762:	107f      	asrs	r7, r7, #1
 800b764:	005b      	lsls	r3, r3, #1
 800b766:	2516      	movs	r5, #22
 800b768:	4620      	mov	r0, r4
 800b76a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b76e:	1886      	adds	r6, r0, r2
 800b770:	428e      	cmp	r6, r1
 800b772:	bfde      	ittt	le
 800b774:	1b89      	suble	r1, r1, r6
 800b776:	18b0      	addle	r0, r6, r2
 800b778:	18a4      	addle	r4, r4, r2
 800b77a:	0049      	lsls	r1, r1, #1
 800b77c:	3d01      	subs	r5, #1
 800b77e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b782:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b786:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b78a:	d1f0      	bne.n	800b76e <__ieee754_sqrt+0x92>
 800b78c:	462a      	mov	r2, r5
 800b78e:	f04f 0e20 	mov.w	lr, #32
 800b792:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b796:	4281      	cmp	r1, r0
 800b798:	eb06 0c05 	add.w	ip, r6, r5
 800b79c:	dc02      	bgt.n	800b7a4 <__ieee754_sqrt+0xc8>
 800b79e:	d113      	bne.n	800b7c8 <__ieee754_sqrt+0xec>
 800b7a0:	459c      	cmp	ip, r3
 800b7a2:	d811      	bhi.n	800b7c8 <__ieee754_sqrt+0xec>
 800b7a4:	f1bc 0f00 	cmp.w	ip, #0
 800b7a8:	eb0c 0506 	add.w	r5, ip, r6
 800b7ac:	da43      	bge.n	800b836 <__ieee754_sqrt+0x15a>
 800b7ae:	2d00      	cmp	r5, #0
 800b7b0:	db41      	blt.n	800b836 <__ieee754_sqrt+0x15a>
 800b7b2:	f100 0801 	add.w	r8, r0, #1
 800b7b6:	1a09      	subs	r1, r1, r0
 800b7b8:	459c      	cmp	ip, r3
 800b7ba:	bf88      	it	hi
 800b7bc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b7c0:	eba3 030c 	sub.w	r3, r3, ip
 800b7c4:	4432      	add	r2, r6
 800b7c6:	4640      	mov	r0, r8
 800b7c8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b7cc:	f1be 0e01 	subs.w	lr, lr, #1
 800b7d0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b7d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b7d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b7dc:	d1db      	bne.n	800b796 <__ieee754_sqrt+0xba>
 800b7de:	430b      	orrs	r3, r1
 800b7e0:	d006      	beq.n	800b7f0 <__ieee754_sqrt+0x114>
 800b7e2:	1c50      	adds	r0, r2, #1
 800b7e4:	bf13      	iteet	ne
 800b7e6:	3201      	addne	r2, #1
 800b7e8:	3401      	addeq	r4, #1
 800b7ea:	4672      	moveq	r2, lr
 800b7ec:	f022 0201 	bicne.w	r2, r2, #1
 800b7f0:	1063      	asrs	r3, r4, #1
 800b7f2:	0852      	lsrs	r2, r2, #1
 800b7f4:	07e1      	lsls	r1, r4, #31
 800b7f6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b7fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b7fe:	bf48      	it	mi
 800b800:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b804:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b808:	4614      	mov	r4, r2
 800b80a:	e781      	b.n	800b710 <__ieee754_sqrt+0x34>
 800b80c:	0ad9      	lsrs	r1, r3, #11
 800b80e:	3815      	subs	r0, #21
 800b810:	055b      	lsls	r3, r3, #21
 800b812:	2900      	cmp	r1, #0
 800b814:	d0fa      	beq.n	800b80c <__ieee754_sqrt+0x130>
 800b816:	02cd      	lsls	r5, r1, #11
 800b818:	d50a      	bpl.n	800b830 <__ieee754_sqrt+0x154>
 800b81a:	f1c2 0420 	rsb	r4, r2, #32
 800b81e:	fa23 f404 	lsr.w	r4, r3, r4
 800b822:	1e55      	subs	r5, r2, #1
 800b824:	4093      	lsls	r3, r2
 800b826:	4321      	orrs	r1, r4
 800b828:	1b42      	subs	r2, r0, r5
 800b82a:	e78a      	b.n	800b742 <__ieee754_sqrt+0x66>
 800b82c:	4610      	mov	r0, r2
 800b82e:	e7f0      	b.n	800b812 <__ieee754_sqrt+0x136>
 800b830:	0049      	lsls	r1, r1, #1
 800b832:	3201      	adds	r2, #1
 800b834:	e7ef      	b.n	800b816 <__ieee754_sqrt+0x13a>
 800b836:	4680      	mov	r8, r0
 800b838:	e7bd      	b.n	800b7b6 <__ieee754_sqrt+0xda>
 800b83a:	bf00      	nop
 800b83c:	7ff00000 	.word	0x7ff00000

0800b840 <_init>:
 800b840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b842:	bf00      	nop
 800b844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b846:	bc08      	pop	{r3}
 800b848:	469e      	mov	lr, r3
 800b84a:	4770      	bx	lr

0800b84c <_fini>:
 800b84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b84e:	bf00      	nop
 800b850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b852:	bc08      	pop	{r3}
 800b854:	469e      	mov	lr, r3
 800b856:	4770      	bx	lr
