/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:31:22 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_TRACELOG_0_0_H__
#define BCHP_MEMC_TRACELOG_0_0_H__

/***************************************************************************
 *MEMC_TRACELOG_0_0 - TraceLog Control and Status Registers
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_VERSION           0x21103800 /* [RO][32] Tracelog version */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL           0x21103804 /* [CFG][32] Control register for static parameters */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE            0x21103808 /* [CFG][32] Control register for Remote TraceLog sync */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND           0x2110380c /* [WO][32] Command register for all actions */
#define BCHP_MEMC_TRACELOG_0_0_STATUS            0x21103810 /* [RW][32] Monitor status */
#define BCHP_MEMC_TRACELOG_0_0_DEBUG             0x21103814 /* [RO][32] Debug fields */
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER 0x21103820 /* [RO][32] Elapsed time since enabled, lower 32 bits */
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER 0x21103824 /* [RO][32] Elapsed time since enabled, upper 16 bits */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL 0x21103828 /* [RO][32] Count of all transactions snooped (matched and unmatched) */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS 0x2110382c /* [RO][32] Count of all events marked as triggers */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL 0x21103830 /* [RO][32] Count of all transactions matched for capture */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED 0x21103834 /* [RO][32] Count of transactions matched for capture, but dropped */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER 0x21103838 /* [RO][32] Count of transactions matched and captured before the trigger */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER 0x2110383c /* [RO][32] Count of transactions matched and captured after the trigger */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR        0x21103850 /* [CFG][32] Capture buffer pointer, lower 32 bits */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT    0x21103854 /* [CFG][32] Capture buffer pointer, upper 8 bits */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_SIZE       0x21103858 /* [CFG][32] Size of the DRAM buffer in bytes */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR     0x2110385c /* [RO][32] Pointer offset into buffer to write next capture data */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_0  0x21103870 /* [RO][32] Internal capture buffer data word 0 (Bits [31:0]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_1  0x21103874 /* [RO][32] Internal capture buffer data word 1 (Bits [63:32]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_2  0x21103878 /* [RO][32] Internal capture buffer data word 2 (Bits [95:64]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_3  0x2110387c /* [RO][32] Internal capture buffer data word 3 (Bits [127:96]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_4  0x21103880 /* [RO][32] Internal capture buffer data word 4 (Bits [159:128]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_5  0x21103884 /* [RO][32] Internal capture buffer data word 5 (Bits [191:160]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_6  0x21103888 /* [RO][32] Internal capture buffer data word 6 (Bits [223:192]) */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_7  0x2110388c /* [RO][32] Internal capture buffer data word 7 (Bits [255:224]) */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE      0x21103890 /* [CFG][32] Trigger parameter configuration */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_COUNT     0x21103894 /* [CFG][32] Count of events required to trigger */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_LOWER 0x21103898 /* [CFG][32] Time interval for delayed trigger mode, lower 32 bits */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER 0x2110389c /* [CFG][32] Time interval for delayed trigger mode, upper 16 bits */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR    0x211038a0 /* [RO][32] Pointer offset into buffer at the time of trigger */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER 0x211038a8 /* [RO][32] Time of trigger, lower 32 bits */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER 0x211038ac /* [RO][32] Time of trigger, upper 16 bits */

/***************************************************************************
 *VERSION - Tracelog version
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: VERSION :: reserved0 [31:16] */
#define BCHP_MEMC_TRACELOG_0_0_VERSION_reserved0_MASK              0xffff0000
#define BCHP_MEMC_TRACELOG_0_0_VERSION_reserved0_SHIFT             16

/* MEMC_TRACELOG_0_0 :: VERSION :: MAJOR_REVISION [15:08] */
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MAJOR_REVISION_MASK         0x0000ff00
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MAJOR_REVISION_SHIFT        8
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MAJOR_REVISION_DEFAULT      0x00000002

/* MEMC_TRACELOG_0_0 :: VERSION :: MINOR_REVISION [07:00] */
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MINOR_REVISION_MASK         0x000000ff
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MINOR_REVISION_SHIFT        0
#define BCHP_MEMC_TRACELOG_0_0_VERSION_MINOR_REVISION_DEFAULT      0x00000003

/***************************************************************************
 *CONTROL - Control register for static parameters
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: CONTROL :: CLOCK_GATE [31:31] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_CLOCK_GATE_MASK             0x80000000
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_CLOCK_GATE_SHIFT            31
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_CLOCK_GATE_DEFAULT          0x00000001

/* MEMC_TRACELOG_0_0 :: CONTROL :: reserved0 [30:28] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved0_MASK              0x70000000
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved0_SHIFT             28

/* MEMC_TRACELOG_0_0 :: CONTROL :: ENABLE_FILTERS_FOR_CAPTURE [27:24] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_CAPTURE_MASK 0x0f000000
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_CAPTURE_SHIFT 24
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_CAPTURE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: CONTROL :: reserved1 [23:20] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved1_MASK              0x00f00000
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved1_SHIFT             20

/* MEMC_TRACELOG_0_0 :: CONTROL :: ENABLE_FILTERS_FOR_TRIGGER [19:16] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_TRIGGER_MASK 0x000f0000
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_TRIGGER_SHIFT 16
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_ENABLE_FILTERS_FOR_TRIGGER_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: CONTROL :: reserved_for_eco2 [15:03] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved_for_eco2_MASK      0x0000fff8
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved_for_eco2_SHIFT     3
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_reserved_for_eco2_DEFAULT   0x00000000

/* MEMC_TRACELOG_0_0 :: CONTROL :: GISB_FULL_SNOOP [02:02] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_GISB_FULL_SNOOP_MASK        0x00000004
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_GISB_FULL_SNOOP_SHIFT       2
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_GISB_FULL_SNOOP_DEFAULT     0x00000000

/* MEMC_TRACELOG_0_0 :: CONTROL :: BUFFER_DRAM [01:01] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_BUFFER_DRAM_MASK            0x00000002
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_BUFFER_DRAM_SHIFT           1
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_BUFFER_DRAM_DEFAULT         0x00000000

/* MEMC_TRACELOG_0_0 :: CONTROL :: FORMAT16 [00:00] */
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_FORMAT16_MASK               0x00000001
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_FORMAT16_SHIFT              0
#define BCHP_MEMC_TRACELOG_0_0_CONTROL_FORMAT16_DEFAULT            0x00000000

/***************************************************************************
 *REMOTE - Control register for Remote TraceLog sync
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: REMOTE :: reserved0 [31:19] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_reserved0_MASK               0xfff80000
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_reserved0_SHIFT              19

/* MEMC_TRACELOG_0_0 :: REMOTE :: REMOTE_TRIGGER_INPUT_ENABLE [18:18] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_INPUT_ENABLE_MASK 0x00040000
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_INPUT_ENABLE_SHIFT 18
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_INPUT_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: REMOTE :: REMOTE_TRIGGER_OUTPUT [17:16] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_OUTPUT_MASK   0x00030000
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_OUTPUT_SHIFT  16
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_TRIGGER_OUTPUT_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: REMOTE :: reserved1 [15:03] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_reserved1_MASK               0x0000fff8
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_reserved1_SHIFT              3

/* MEMC_TRACELOG_0_0 :: REMOTE :: REMOTE_ACTIVE_INPUT_ENABLE [02:02] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_INPUT_ENABLE_MASK 0x00000004
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_INPUT_ENABLE_SHIFT 2
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_INPUT_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: REMOTE :: REMOTE_ACTIVE_OUTPUT [01:00] */
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_OUTPUT_MASK    0x00000003
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_OUTPUT_SHIFT   0
#define BCHP_MEMC_TRACELOG_0_0_REMOTE_REMOTE_ACTIVE_OUTPUT_DEFAULT 0x00000000

/***************************************************************************
 *COMMAND - Command register for all actions
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COMMAND :: reserved0 [31:05] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_reserved0_MASK              0xffffffe0
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_reserved0_SHIFT             5

/* MEMC_TRACELOG_0_0 :: COMMAND :: READBACK [04:04] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_READBACK_MASK               0x00000010
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_READBACK_SHIFT              4
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_READBACK_DEFAULT            0x00000000

/* MEMC_TRACELOG_0_0 :: COMMAND :: CLEAR [03:03] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_CLEAR_MASK                  0x00000008
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_CLEAR_SHIFT                 3
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_CLEAR_DEFAULT               0x00000000

/* MEMC_TRACELOG_0_0 :: COMMAND :: STOP [02:02] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_STOP_MASK                   0x00000004
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_STOP_SHIFT                  2
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_STOP_DEFAULT                0x00000000

/* MEMC_TRACELOG_0_0 :: COMMAND :: TRIGGER [01:01] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_TRIGGER_MASK                0x00000002
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_TRIGGER_SHIFT               1
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_TRIGGER_DEFAULT             0x00000000

/* MEMC_TRACELOG_0_0 :: COMMAND :: START [00:00] */
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_START_MASK                  0x00000001
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_START_SHIFT                 0
#define BCHP_MEMC_TRACELOG_0_0_COMMAND_START_DEFAULT               0x00000000

/***************************************************************************
 *STATUS - Monitor status
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: STATUS :: BLOCK_ALL [31:31] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_ALL_MASK               0x80000000
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_ALL_SHIFT              31
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_ALL_DEFAULT            0x00000000

/* MEMC_TRACELOG_0_0 :: STATUS :: BLOCK_SECURE [30:30] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_SECURE_MASK            0x40000000
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_SECURE_SHIFT           30
#define BCHP_MEMC_TRACELOG_0_0_STATUS_BLOCK_SECURE_DEFAULT         0x00000000

/* MEMC_TRACELOG_0_0 :: STATUS :: REMOTE_TRIGGER_INPUT_VALUE [29:29] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_REMOTE_TRIGGER_INPUT_VALUE_MASK 0x20000000
#define BCHP_MEMC_TRACELOG_0_0_STATUS_REMOTE_TRIGGER_INPUT_VALUE_SHIFT 29

/* MEMC_TRACELOG_0_0 :: STATUS :: REMOTE_ACTIVE_INPUT_VALUE [28:28] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_REMOTE_ACTIVE_INPUT_VALUE_MASK 0x10000000
#define BCHP_MEMC_TRACELOG_0_0_STATUS_REMOTE_ACTIVE_INPUT_VALUE_SHIFT 28

/* MEMC_TRACELOG_0_0 :: STATUS :: reserved0 [27:04] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_reserved0_MASK               0x0ffffff0
#define BCHP_MEMC_TRACELOG_0_0_STATUS_reserved0_SHIFT              4

/* MEMC_TRACELOG_0_0 :: STATUS :: DONE [03:03] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DONE_MASK                    0x00000008
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DONE_SHIFT                   3
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DONE_DEFAULT                 0x00000000

/* MEMC_TRACELOG_0_0 :: STATUS :: DROPPED [02:02] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DROPPED_MASK                 0x00000004
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DROPPED_SHIFT                2
#define BCHP_MEMC_TRACELOG_0_0_STATUS_DROPPED_DEFAULT              0x00000000

/* MEMC_TRACELOG_0_0 :: STATUS :: TRIGGERED [01:01] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_TRIGGERED_MASK               0x00000002
#define BCHP_MEMC_TRACELOG_0_0_STATUS_TRIGGERED_SHIFT              1
#define BCHP_MEMC_TRACELOG_0_0_STATUS_TRIGGERED_DEFAULT            0x00000000

/* MEMC_TRACELOG_0_0 :: STATUS :: ACTIVE [00:00] */
#define BCHP_MEMC_TRACELOG_0_0_STATUS_ACTIVE_MASK                  0x00000001
#define BCHP_MEMC_TRACELOG_0_0_STATUS_ACTIVE_SHIFT                 0
#define BCHP_MEMC_TRACELOG_0_0_STATUS_ACTIVE_DEFAULT               0x00000000

/***************************************************************************
 *DEBUG - Debug fields
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: DEBUG :: GENERAL [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_DEBUG_GENERAL_MASK                  0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_DEBUG_GENERAL_SHIFT                 0

/***************************************************************************
 *ELAPSED_TIME_LOWER - Elapsed time since enabled, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: ELAPSED_TIME_LOWER :: TIME_LOWER [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER_TIME_LOWER_MASK  0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER_TIME_LOWER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER_TIME_LOWER_DEFAULT 0x00000000

/***************************************************************************
 *ELAPSED_TIME_UPPER - Elapsed time since enabled, upper 16 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: ELAPSED_TIME_UPPER :: reserved0 [31:16] */
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER_reserved0_MASK   0xffff0000
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER_reserved0_SHIFT  16

/* MEMC_TRACELOG_0_0 :: ELAPSED_TIME_UPPER :: TIME_UPPER [15:00] */
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER_TIME_UPPER_MASK  0x0000ffff
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER_TIME_UPPER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER_TIME_UPPER_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_TRANS_TOTAL - Count of all transactions snooped (matched and unmatched)
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_TRANS_TOTAL :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL_EVENT_COUNT_MASK  0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_TRIGGER_EVENTS - Count of all events marked as triggers
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_TRIGGER_EVENTS :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS_EVENT_COUNT_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_MATCHES_TOTAL - Count of all transactions matched for capture
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_MATCHES_TOTAL :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL_EVENT_COUNT_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_MATCHES_DROPPED - Count of transactions matched for capture, but dropped
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_MATCHES_DROPPED :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED_EVENT_COUNT_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_MATCHES_PRE_TRIGGER - Count of transactions matched and captured before the trigger
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_MATCHES_PRE_TRIGGER :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER_EVENT_COUNT_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *COUNT_MATCHES_POST_TRIGGER - Count of transactions matched and captured after the trigger
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: COUNT_MATCHES_POST_TRIGGER :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER_EVENT_COUNT_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER_EVENT_COUNT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER_EVENT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *BUFFER_PTR - Capture buffer pointer, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_PTR :: BUFFER_PTR [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_BUFFER_PTR_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_BUFFER_PTR_SHIFT         0
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_BUFFER_PTR_DEFAULT       0x00000000

/***************************************************************************
 *BUFFER_PTR_EXT - Capture buffer pointer, upper 8 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_PTR_EXT :: reserved0 [31:08] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT_reserved0_MASK       0xffffff00
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT_reserved0_SHIFT      8

/* MEMC_TRACELOG_0_0 :: BUFFER_PTR_EXT :: BUFFER_PTR_EXT [07:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT_BUFFER_PTR_EXT_MASK  0x000000ff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT_BUFFER_PTR_EXT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_PTR_EXT_BUFFER_PTR_EXT_DEFAULT 0x00000000

/***************************************************************************
 *BUFFER_SIZE - Size of the DRAM buffer in bytes
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_SIZE :: SIZE [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_SIZE_SIZE_MASK               0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_SIZE_SIZE_SHIFT              0
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_SIZE_SIZE_DEFAULT            0x00000000

/***************************************************************************
 *BUFFER_WR_PTR - Pointer offset into buffer to write next capture data
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_WR_PTR :: BUFFER_PTR [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR_BUFFER_PTR_MASK       0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR_BUFFER_PTR_SHIFT      0
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR_BUFFER_PTR_DEFAULT    0x00000000

/***************************************************************************
 *BUFFER_DATA_WD_0 - Internal capture buffer data word 0 (Bits [31:0])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_0 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_0_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_0_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_1 - Internal capture buffer data word 1 (Bits [63:32])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_1 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_1_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_1_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_2 - Internal capture buffer data word 2 (Bits [95:64])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_2 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_2_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_2_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_3 - Internal capture buffer data word 3 (Bits [127:96])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_3 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_3_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_3_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_4 - Internal capture buffer data word 4 (Bits [159:128])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_4 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_4_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_4_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_5 - Internal capture buffer data word 5 (Bits [191:160])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_5 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_5_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_5_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_6 - Internal capture buffer data word 6 (Bits [223:192])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_6 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_6_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_6_DATA_SHIFT         0

/***************************************************************************
 *BUFFER_DATA_WD_7 - Internal capture buffer data word 7 (Bits [255:224])
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: BUFFER_DATA_WD_7 :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_7_DATA_MASK          0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_7_DATA_SHIFT         0

/***************************************************************************
 *TRIGGER_MODE - Trigger parameter configuration
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_MODE :: reserved0 [31:11] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_reserved0_MASK         0xfffff800
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_reserved0_SHIFT        11

/* MEMC_TRACELOG_0_0 :: TRIGGER_MODE :: EVENT_MODE [10:08] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_EVENT_MODE_MASK        0x00000700
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_EVENT_MODE_SHIFT       8
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_EVENT_MODE_DEFAULT     0x00000000

/* MEMC_TRACELOG_0_0 :: TRIGGER_MODE :: reserved1 [07:03] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_reserved1_MASK         0x000000f8
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_reserved1_SHIFT        3

/* MEMC_TRACELOG_0_0 :: TRIGGER_MODE :: CAPTURE_MODE [02:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_CAPTURE_MODE_MASK      0x00000007
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_CAPTURE_MODE_SHIFT     0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_MODE_CAPTURE_MODE_DEFAULT   0x00000000

/***************************************************************************
 *TRIGGER_COUNT - Count of events required to trigger
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_COUNT :: EVENT_COUNT [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_COUNT_EVENT_COUNT_MASK      0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_COUNT_EVENT_COUNT_SHIFT     0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_COUNT_EVENT_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *TRIGGER_DELAY_TIME_LOWER - Time interval for delayed trigger mode, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_DELAY_TIME_LOWER :: EVENT_TIME_LOWER [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_LOWER_EVENT_TIME_LOWER_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_LOWER_EVENT_TIME_LOWER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_LOWER_EVENT_TIME_LOWER_DEFAULT 0x00000000

/***************************************************************************
 *TRIGGER_DELAY_TIME_UPPER - Time interval for delayed trigger mode, upper 16 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_DELAY_TIME_UPPER :: reserved0 [31:16] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER_reserved0_MASK 0xffff0000
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER_reserved0_SHIFT 16

/* MEMC_TRACELOG_0_0 :: TRIGGER_DELAY_TIME_UPPER :: EVENT_TIME_UPPER [15:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER_EVENT_TIME_UPPER_MASK 0x0000ffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER_EVENT_TIME_UPPER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_DELAY_TIME_UPPER_EVENT_TIME_UPPER_DEFAULT 0x00000000

/***************************************************************************
 *TRIGGER_WR_PTR - Pointer offset into buffer at the time of trigger
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_WR_PTR :: BUFFER_PTR [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR_BUFFER_PTR_MASK      0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR_BUFFER_PTR_SHIFT     0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR_BUFFER_PTR_DEFAULT   0x00000000

/***************************************************************************
 *TRIGGER_TIME_LOWER - Time of trigger, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_TIME_LOWER :: EVENT_TIME_LOWER [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER_EVENT_TIME_LOWER_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER_EVENT_TIME_LOWER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER_EVENT_TIME_LOWER_DEFAULT 0x00000000

/***************************************************************************
 *TRIGGER_TIME_UPPER - Time of trigger, upper 16 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: TRIGGER_TIME_UPPER :: reserved0 [31:16] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER_reserved0_MASK   0xffff0000
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER_reserved0_SHIFT  16

/* MEMC_TRACELOG_0_0 :: TRIGGER_TIME_UPPER :: EVENT_TIME_UPPER [15:00] */
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER_EVENT_TIME_UPPER_MASK 0x0000ffff
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER_EVENT_TIME_UPPER_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER_EVENT_TIME_UPPER_DEFAULT 0x00000000

/***************************************************************************
 *FILTER_MODE%i - Filter parameter controls
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ARRAY_BASE             0x21103900
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ARRAY_START            0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ARRAY_END              3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FILTER_MODE%i - Filter parameter controls
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: reserved_for_eco0 [31:27] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco0_MASK 0xf8000000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco0_SHIFT 27
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MEM_SIZE_EXCLUSIVE [26:26] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_EXCLUSIVE_MASK 0x04000000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_EXCLUSIVE_SHIFT 26
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_EXCLUSIVE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MEM_SIZE_ENABLE [25:25] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_ENABLE_MASK   0x02000000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_ENABLE_SHIFT  25
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_SIZE_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MEM_ACK_VALUE [24:24] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_VALUE_MASK     0x01000000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_VALUE_SHIFT    24
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_VALUE_DEFAULT  0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MEM_ACK_ENABLE [23:23] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_ENABLE_MASK    0x00800000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_ENABLE_SHIFT   23
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MEM_ACK_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_NONDATA [22:22] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_NONDATA_MASK  0x00400000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_NONDATA_SHIFT 22
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_NONDATA_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_GROUP [21:21] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_GROUP_MASK    0x00200000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_GROUP_SHIFT   21
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_GROUP_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_BLOCK32 [20:20] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK32_MASK  0x00100000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK32_SHIFT 20
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK32_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_BLOCK16 [19:19] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK16_MASK  0x00080000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK16_SHIFT 19
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_BLOCK16_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_RASTER [18:18] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_RASTER_MASK   0x00040000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_RASTER_SHIFT  18
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_RASTER_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_CACHE [17:17] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_CACHE_MASK    0x00020000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_CACHE_SHIFT   17
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_CACHE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_MEM_LINEAR [16:16] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_LINEAR_MASK   0x00010000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_LINEAR_SHIFT  16
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_MEM_LINEAR_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: reserved_for_eco1 [15:11] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco1_MASK 0x0000f800
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco1_SHIFT 11
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco1_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: IO_DATA_ENABLE [10:10] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_DATA_ENABLE_MASK    0x00000400
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_DATA_ENABLE_SHIFT   10
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_DATA_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: IO_ACK_VALUE [09:09] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_VALUE_MASK      0x00000200
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_VALUE_SHIFT     9
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_VALUE_DEFAULT   0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: IO_ACK_ENABLE [08:08] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_ENABLE_MASK     0x00000100
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_ENABLE_SHIFT    8
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_IO_ACK_ENABLE_DEFAULT  0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: reserved_for_eco2 [07:07] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco2_MASK 0x00000080
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco2_SHIFT 7
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_reserved_for_eco2_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: ADDRESS_EXCLUSIVE [06:06] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_EXCLUSIVE_MASK 0x00000040
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_EXCLUSIVE_SHIFT 6
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_EXCLUSIVE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: ADDRESS_ENABLE [05:05] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_ENABLE_MASK    0x00000020
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_ENABLE_SHIFT   5
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_ADDRESS_ENABLE_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_READS [04:04] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_READS_MASK        0x00000010
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_READS_SHIFT       4
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_READS_DEFAULT     0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_WRITES [03:03] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_WRITES_MASK       0x00000008
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_WRITES_SHIFT      3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_WRITES_DEFAULT    0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: MASK_CLIENTS [02:02] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_CLIENTS_MASK      0x00000004
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_CLIENTS_SHIFT     2
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_MASK_CLIENTS_DEFAULT   0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: SNOOP_SUB [01:01] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_SUB_MASK         0x00000002
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_SUB_SHIFT        1
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_SUB_DEFAULT      0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MODEi :: SNOOP_IO_BUS [00:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_IO_BUS_MASK      0x00000001
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_IO_BUS_SHIFT     0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MODEi_SNOOP_IO_BUS_DEFAULT   0x00000000


/***************************************************************************
 *FILTER_MEM_SIZE%i - MEM burst size range to match when enabled
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_ARRAY_BASE         0x21103910
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_ARRAY_START        0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_ARRAY_END          3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_MEM_SIZE%i - MEM burst size range to match when enabled
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_MEM_SIZEi :: reserved0 [31:22] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_reserved0_MASK     0xffc00000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_reserved0_SHIFT    22

/* MEMC_TRACELOG_0_0 :: FILTER_MEM_SIZEi :: SIZE_UPPER [21:16] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_UPPER_MASK    0x003f0000
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_UPPER_SHIFT   16
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_UPPER_DEFAULT 0x00000000

/* MEMC_TRACELOG_0_0 :: FILTER_MEM_SIZEi :: reserved1 [15:06] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_reserved1_MASK     0x0000ffc0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_reserved1_SHIFT    6

/* MEMC_TRACELOG_0_0 :: FILTER_MEM_SIZEi :: SIZE_LOWER [05:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_LOWER_MASK    0x0000003f
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_LOWER_SHIFT   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_MEM_SIZEi_SIZE_LOWER_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_IO_DATA%i - IO data to match when enabled
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_ARRAY_BASE          0x21103920
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_ARRAY_START         0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_ARRAY_END           3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *FILTER_IO_DATA%i - IO data to match when enabled
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_IO_DATAi :: DATA [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_DATA_MASK           0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_DATA_SHIFT          0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATAi_DATA_DEFAULT        0x00000000


/***************************************************************************
 *FILTER_IO_DATA_MASK%i - IO data to match mask bits when enabled
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_ARRAY_BASE     0x21103930
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_ARRAY_START    0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_ARRAY_END      3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_IO_DATA_MASK%i - IO data to match mask bits when enabled
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_IO_DATA_MASKi :: MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_MASK_MASK      0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_MASK_SHIFT     0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_IO_DATA_MASKi_MASK_DEFAULT   0x00000000


/***************************************************************************
 *FILTER_ADDR_LOWER%i - Filter address lower bound, lower 32 bits
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_ARRAY_BASE       0x21103940
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_ARRAY_START      0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_ARRAY_END        3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_ADDR_LOWER%i - Filter address lower bound, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_LOWERi :: DRAM_ADDR [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_DRAM_ADDR_MASK   0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_DRAM_ADDR_SHIFT  0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWERi_DRAM_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_ADDR_LOWER_EXT%i - Filter address lower bound, upper 8 bits
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_ARRAY_BASE   0x21103950
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_ARRAY_START  0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_ARRAY_END    3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_ADDR_LOWER_EXT%i - Filter address lower bound, upper 8 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_LOWER_EXTi :: reserved0 [31:08] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_reserved0_MASK 0xffffff00
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_reserved0_SHIFT 8

/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_LOWER_EXTi :: DRAM_ADDR_EXT [07:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_DRAM_ADDR_EXT_MASK 0x000000ff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_DRAM_ADDR_EXT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_LOWER_EXTi_DRAM_ADDR_EXT_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_ADDR_UPPER%i - Filter address upper bound, lower 32 bits
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_ARRAY_BASE       0x21103960
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_ARRAY_START      0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_ARRAY_END        3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_ADDR_UPPER%i - Filter address upper bound, lower 32 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_UPPERi :: DRAM_ADDR [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_DRAM_ADDR_MASK   0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_DRAM_ADDR_SHIFT  0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPERi_DRAM_ADDR_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_ADDR_UPPER_EXT%i - Filter address upper bound, upper 8 bits
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_ARRAY_BASE   0x21103970
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_ARRAY_START  0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_ARRAY_END    3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_ADDR_UPPER_EXT%i - Filter address upper bound, upper 8 bits
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_UPPER_EXTi :: reserved0 [31:08] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_reserved0_MASK 0xffffff00
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_reserved0_SHIFT 8

/* MEMC_TRACELOG_0_0 :: FILTER_ADDR_UPPER_EXTi :: DRAM_ADDR_EXT [07:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_DRAM_ADDR_EXT_MASK 0x000000ff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_DRAM_ADDR_EXT_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_ADDR_UPPER_EXTi_DRAM_ADDR_EXT_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_0_MASK%i - Filter client mask, when enabled, for memory clients 0 to 31, or for IO clients
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_ARRAY_BASE    0x21103980
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_0_MASK%i - Filter client mask, when enabled, for memory clients 0 to 31, or for IO clients
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_0_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_0_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_1_MASK%i - Filter client mask, when enabled, for memory clients 32 to 63
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_ARRAY_BASE    0x21103990
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_1_MASK%i - Filter client mask, when enabled, for memory clients 32 to 63
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_1_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_1_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_2_MASK%i - Filter client mask, when enabled, for memory clients 64 to 95
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_ARRAY_BASE    0x211039a0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_2_MASK%i - Filter client mask, when enabled, for memory clients 64 to 95
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_2_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_2_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_3_MASK%i - Filter client mask, when enabled, for memory clients 96 to 127
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_ARRAY_BASE    0x211039b0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_3_MASK%i - Filter client mask, when enabled, for memory clients 96 to 127
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_3_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_3_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_4_MASK%i - Filter client mask, when enabled, for memory clients 128 to 159
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_ARRAY_BASE    0x211039c0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_4_MASK%i - Filter client mask, when enabled, for memory clients 128 to 159
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_4_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_4_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_5_MASK%i - Filter client mask, when enabled, for memory clients 160 to 191
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_ARRAY_BASE    0x211039d0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_5_MASK%i - Filter client mask, when enabled, for memory clients 160 to 191
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_5_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_5_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_6_MASK%i - Filter client mask, when enabled, for memory clients 192 to 223
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_ARRAY_BASE    0x211039e0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_6_MASK%i - Filter client mask, when enabled, for memory clients 192 to 223
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_6_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_6_MASKi_CLIENT_MASK_DEFAULT 0x00000000


/***************************************************************************
 *FILTER_CLIENT_7_MASK%i - Filter client mask, when enabled, for memory clients 224 to 255
 ***************************************************************************/
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_ARRAY_BASE    0x211039f0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_ARRAY_START   0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_ARRAY_END     3
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FILTER_CLIENT_7_MASK%i - Filter client mask, when enabled, for memory clients 224 to 255
 ***************************************************************************/
/* MEMC_TRACELOG_0_0 :: FILTER_CLIENT_7_MASKi :: CLIENT_MASK [31:00] */
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_CLIENT_MASK_MASK 0xffffffff
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_CLIENT_MASK_SHIFT 0
#define BCHP_MEMC_TRACELOG_0_0_FILTER_CLIENT_7_MASKi_CLIENT_MASK_DEFAULT 0x00000000


#endif /* #ifndef BCHP_MEMC_TRACELOG_0_0_H__ */

/* End of File */
