# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../divider.srcs/sources_1/bd/divx16/ipshared/4868" --include "../../../../divider.srcs/sources_1/bd/divux16/ipshared/4868" \
"../../../../divider.ip_user_files/bd/divx16/ip/divx16_clk_wiz_0/divx16_clk_wiz_0_clk_wiz.v" \
"../../../../divider.ip_user_files/bd/divx16/ip/divx16_clk_wiz_0/divx16_clk_wiz_0.v" \
"../../../../divider.ip_user_files/bd/divx16/ipshared/ec77/sources_1/new/div.v" \
"../../../../divider.ip_user_files/bd/divx16/ip/divx16_div_0_3/sim/divx16_div_0_3.v" \
"../../../../divider.ip_user_files/bd/divx16/sim/divx16.v" \
"../../../../divider.srcs/sources_1/bd/divx16/hdl/divx16_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
