# CPU
This architecture is designed as an exercise in the construction of low latency systems, ALUs, CPUs, (micro)Controllers, and Large System Integration. 

The architecture name lists under the "Chesapeake" moniker with the controllers themselves being designated under "Cecelia" class for general purpose use. 