#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sun Feb  7 12:52:27 2021
# Process ID: 5053
# Current directory: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj
# Command line: vivado -mode batch -notrace -source ldpc_encoder_Xilinx_Vivado_run.tcl
# Log file: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/vivado.log
# Journal file: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/vivado.jou
#-----------------------------------------------------------
source ldpc_encoder_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.srcs/sources_1'.
### Running Implementation in Xilinx Vivado 2020.1.1 ...
[Sun Feb  7 12:52:37 2021] Launched impl_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/runme.log
[Sun Feb  7 12:52:38 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ldpc_encoder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ldpc_encoder.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ldpc_encoder.tcl -notrace
Command: link_design -top ldpc_encoder -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2149.566 ; gain = 0.000 ; free physical = 13637 ; free virtual = 21975
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.566 ; gain = 0.000 ; free physical = 13551 ; free virtual = 21888
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2149.566 ; gain = 0.094 ; free physical = 13550 ; free virtual = 21888
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.504 ; gain = 63.938 ; free physical = 13540 ; free virtual = 21877

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1500f7bca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.480 ; gain = 327.977 ; free physical = 13166 ; free virtual = 21504

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1634090f2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 127ad4188

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 149c57556

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 149c57556

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 149c57556

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 149c57556

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338
Ending Logic Optimization Task | Checksum: b9051379

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2705.449 ; gain = 0.000 ; free physical = 13000 ; free virtual = 21338

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 145d9df10

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12985 ; free virtual = 21322
Ending Power Optimization Task | Checksum: 145d9df10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2991.309 ; gain = 285.859 ; free physical = 12989 ; free virtual = 21327

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 145d9df10

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12989 ; free virtual = 21327

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12989 ; free virtual = 21327
Ending Netlist Obfuscation Task | Checksum: 11cfffccf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12989 ; free virtual = 21327
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.309 ; gain = 841.742 ; free physical = 12989 ; free virtual = 21327
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldpc_encoder_drc_opted.rpt -pb ldpc_encoder_drc_opted.pb -rpx ldpc_encoder_drc_opted.rpx
Command: report_drc -file ldpc_encoder_drc_opted.rpt -pb ldpc_encoder_drc_opted.pb -rpx ldpc_encoder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12967 ; free virtual = 21305
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7cdb3324

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12967 ; free virtual = 21305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12967 ; free virtual = 21305

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 58ab25b8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12950 ; free virtual = 21288

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c363d887

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12950 ; free virtual = 21288

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c363d887

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12950 ; free virtual = 21288
Phase 1 Placer Initialization | Checksum: c363d887

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12949 ; free virtual = 21287

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c363d887

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12948 ; free virtual = 21286

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 84d8c778

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12961 ; free virtual = 21299
Phase 2 Global Placement | Checksum: 84d8c778

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12961 ; free virtual = 21299

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 84d8c778

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12961 ; free virtual = 21299

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c3062cd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 150f28ef2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12961 ; free virtual = 21299

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 150f28ef2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12961 ; free virtual = 21299

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12958 ; free virtual = 21296

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12958 ; free virtual = 21296

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12958 ; free virtual = 21296
Phase 3 Detail Placement | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12958 ; free virtual = 21296

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12958 ; free virtual = 21296

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 223738dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298
Phase 4.4 Final Placement Cleanup | Checksum: 25236e698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25236e698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298
Ending Placer Task | Checksum: 17ce05b12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12960 ; free virtual = 21298
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12971 ; free virtual = 21312
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ldpc_encoder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12964 ; free virtual = 21302
INFO: [runtcl-4] Executing : report_utilization -file ldpc_encoder_utilization_placed.rpt -pb ldpc_encoder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ldpc_encoder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12973 ; free virtual = 21312
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12937 ; free virtual = 21279
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f571dc85 ConstDB: 0 ShapeSum: 876e7e8d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_x" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_x". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_of_frame" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_of_frame". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 6051ebb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12815 ; free virtual = 21154
Post Restoration Checksum: NetGraph: 23baa629 NumContArr: 3c97458b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6051ebb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12780 ; free virtual = 21120

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6051ebb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.309 ; gain = 0.000 ; free physical = 12780 ; free virtual = 21120
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14a242a31

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.363 ; gain = 0.055 ; free physical = 12777 ; free virtual = 21116

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1110
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1110
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9541ccd6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.719 ; gain = 3.410 ; free physical = 12772 ; free virtual = 21111

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110
Phase 4 Rip-up And Reroute | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110
Phase 6 Post Hold Fix | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237859 %
  Global Horizontal Routing Utilization  = 0.266988 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.719 ; gain = 6.410 ; free physical = 12771 ; free virtual = 21110

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 630b017c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2999.719 ; gain = 8.410 ; free physical = 12769 ; free virtual = 21108

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 100c8f62f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2999.719 ; gain = 8.410 ; free physical = 12769 ; free virtual = 21109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2999.719 ; gain = 8.410 ; free physical = 12806 ; free virtual = 21145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2999.719 ; gain = 8.410 ; free physical = 12806 ; free virtual = 21145
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3007.723 ; gain = 0.000 ; free physical = 12798 ; free virtual = 21141
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ldpc_encoder_drc_routed.rpt -pb ldpc_encoder_drc_routed.pb -rpx ldpc_encoder_drc_routed.rpx
Command: report_drc -file ldpc_encoder_drc_routed.rpt -pb ldpc_encoder_drc_routed.pb -rpx ldpc_encoder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ldpc_encoder_methodology_drc_routed.rpt -pb ldpc_encoder_methodology_drc_routed.pb -rpx ldpc_encoder_methodology_drc_routed.rpx
Command: report_methodology -file ldpc_encoder_methodology_drc_routed.rpt -pb ldpc_encoder_methodology_drc_routed.pb -rpx ldpc_encoder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/impl_1/ldpc_encoder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ldpc_encoder_power_routed.rpt -pb ldpc_encoder_power_summary_routed.pb -rpx ldpc_encoder_power_routed.rpx
Command: report_power -file ldpc_encoder_power_routed.rpt -pb ldpc_encoder_power_summary_routed.pb -rpx ldpc_encoder_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ldpc_encoder_route_status.rpt -pb ldpc_encoder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ldpc_encoder_timing_summary_routed.rpt -pb ldpc_encoder_timing_summary_routed.pb -rpx ldpc_encoder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ldpc_encoder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ldpc_encoder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ldpc_encoder_bus_skew_routed.rpt -pb ldpc_encoder_bus_skew_routed.pb -rpx ldpc_encoder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 12:53:39 2021...
[Sun Feb  7 12:53:44 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 14274 ; free virtual = 22615
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2020.1.1 ...
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 14019 ; free virtual = 22360
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 13928 ; free virtual = 22269
Restored from archive | CPU: 0.260000 secs | Memory: 2.597504 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 13928 ; free virtual = 22269
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 13928 ; free virtual = 22269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 13928 ; free virtual = 22269
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.441 ; gain = 402.879 ; free physical = 13545 ; free virtual = 21886
### PostPARTiming Complete.
### Close Xilinx Vivado 2020.1.1 project.
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 12:54:01 2021...
