INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AdminPC/Lab1/Lab1.srcs/sources_1/new/Bound_Flasher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bound_Flasher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AdminPC/Lab1/Lab1.srcs/sim_1/new/Bound_Flasher_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bound_Flasher_tb
WARNING: [VRFC 10-3380] identifier 'HALF_CYCLE' is used before its declaration [C:/Users/AdminPC/Lab1/Lab1.srcs/sim_1/new/Bound_Flasher_tb.v:4]
