{
  "design": {
    "design_info": {
      "boundary_crc": "0xF395A91D63E9ACD9",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../PYNQ_DEMO PT . III.gen/sources_1/bd/Clk_Div",
      "name": "Clk_Div",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "Clock_Divider_0": "",
      "Clock_Divider_1": "",
      "Clock_Divider_2": "",
      "Clock_Divider_3": ""
    },
    "ports": {
      "CLK_I": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Clk_Div_CLK_I",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "LED0": {
        "direction": "O"
      },
      "LED1": {
        "direction": "O"
      },
      "LED2": {
        "direction": "O"
      },
      "LED3": {
        "direction": "O"
      }
    },
    "components": {
      "Clock_Divider_0": {
        "vlnv": "xilinx.com:module_ref:Clock_Divider:1.0",
        "xci_name": "Clk_Div_Clock_Divider_0_0",
        "xci_path": "ip\\Clk_Div_Clock_Divider_0_0\\Clk_Div_Clock_Divider_0_0.xci",
        "inst_hier_path": "Clock_Divider_0",
        "parameters": {
          "DIVISOR": {
            "value": "0x7735940"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clock_Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_I": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Clk_Div_CLK_I",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_O": {
            "direction": "O"
          }
        }
      },
      "Clock_Divider_1": {
        "vlnv": "xilinx.com:module_ref:Clock_Divider:1.0",
        "xci_name": "Clk_Div_Clock_Divider_1_0",
        "xci_path": "ip\\Clk_Div_Clock_Divider_1_0\\Clk_Div_Clock_Divider_1_0.xci",
        "inst_hier_path": "Clock_Divider_1",
        "parameters": {
          "DIVISOR": {
            "value": "0x389ACA0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clock_Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_I": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Clk_Div_CLK_I",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_O": {
            "direction": "O"
          }
        }
      },
      "Clock_Divider_2": {
        "vlnv": "xilinx.com:module_ref:Clock_Divider:1.0",
        "xci_name": "Clk_Div_Clock_Divider_1_1",
        "xci_path": "ip\\Clk_Div_Clock_Divider_1_1\\Clk_Div_Clock_Divider_1_1.xci",
        "inst_hier_path": "Clock_Divider_2",
        "parameters": {
          "DIVISOR": {
            "value": "0x1DCD650"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clock_Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_I": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Clk_Div_CLK_I",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_O": {
            "direction": "O"
          }
        }
      },
      "Clock_Divider_3": {
        "vlnv": "xilinx.com:module_ref:Clock_Divider:1.0",
        "xci_name": "Clk_Div_Clock_Divider_1_2",
        "xci_path": "ip\\Clk_Div_Clock_Divider_1_2\\Clk_Div_Clock_Divider_1_2.xci",
        "inst_hier_path": "Clock_Divider_3",
        "parameters": {
          "DIVISOR": {
            "value": "0x0EE6828"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Clock_Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_I": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Clk_Div_CLK_I",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_O": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "CLK_I_1": {
        "ports": [
          "CLK_I",
          "Clock_Divider_2/CLK_I",
          "Clock_Divider_1/CLK_I",
          "Clock_Divider_0/CLK_I",
          "Clock_Divider_3/CLK_I"
        ]
      },
      "Clock_Divider_0_CLK_O": {
        "ports": [
          "Clock_Divider_0/CLK_O",
          "LED0"
        ]
      },
      "Clock_Divider_1_CLK_O": {
        "ports": [
          "Clock_Divider_1/CLK_O",
          "LED1"
        ]
      },
      "Clock_Divider_2_CLK_O": {
        "ports": [
          "Clock_Divider_2/CLK_O",
          "LED2"
        ]
      },
      "Clock_Divider_3_CLK_O": {
        "ports": [
          "Clock_Divider_3/CLK_O",
          "LED3"
        ]
      }
    }
  }
}