// Generated by CIRCT firtool-1.56.0
module IF_stage(	// @[<stdin>:11:3]
  input         clock,	// @[<stdin>:12:11]
                reset,	// @[<stdin>:13:11]
  output [31:0] io_pc,	// @[playground/src/IF_stage.scala:6:14]
                io_nextpc,	// @[playground/src/IF_stage.scala:6:14]
                io_inst,	// @[playground/src/IF_stage.scala:6:14]
                io_f_dbus_snpc	// @[playground/src/IF_stage.scala:6:14]
);

  reg  [31:0] REGpc;	// @[playground/src/IF_stage.scala:16:27]
  wire [31:0] dnpc = REGpc;	// @[playground/src/IF_stage.scala:16:27, :19:34]
  wire [31:0] snpc = REGpc + 32'h4;	// @[playground/src/IF_stage.scala:16:27, :18:34, :30:18]
  always @(posedge clock) begin	// @[<stdin>:12:11]
    if (reset)	// @[<stdin>:12:11]
      REGpc <= 32'h7FFFFFFC;	// @[playground/src/IF_stage.scala:16:27]
    else	// @[<stdin>:12:11]
      REGpc <= dnpc;	// @[playground/src/IF_stage.scala:16:27, :19:34]
  end // always @(posedge)
  fetch_inst fetch_inst (	// @[playground/src/IF_stage.scala:17:26]
    .clock  (clock),
    .reset  (reset),
    .pc     (REGpc),	// @[playground/src/IF_stage.scala:16:27]
    .nextpc (dnpc),	// @[playground/src/IF_stage.scala:19:34]
    .inst   (io_inst)
  );
  assign io_pc = REGpc;	// @[<stdin>:11:3, playground/src/IF_stage.scala:16:27]
  assign io_nextpc = dnpc;	// @[<stdin>:11:3, playground/src/IF_stage.scala:19:34]
  assign io_f_dbus_snpc = snpc;	// @[<stdin>:11:3, playground/src/IF_stage.scala:18:34]
endmodule

