Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:09:50 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c/post_route_timing.rpt
| Design       : generic_fifo_sc_c
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[0]/C                    empty_r_reg/D                  7.258         
rp_reg[1]/C                    gb_reg/D                       7.387         
wp_reg[1]/C                    full_r_reg/D                   7.413         
wp_reg[1]/C                    gb2_reg/D                      7.632         
rp_reg[0]/C                    ram1/ram_reg_0/ADDRARDADDR[5]  8.052         
cnt_reg[4]/C                   empty_n_r_reg/D                8.080         
wp_reg[1]/C                    ram1/ram_reg_0/ADDRBWRADDR[6]  8.205         
rp_reg[1]/C                    ram1/ram_reg_1/ADDRARDADDR[6]  8.297         
rp_reg[0]/C                    ram1/ram_reg_1/ADDRARDADDR[5]  8.332         
rp_reg[0]/C                    rp_reg[3]/D                    8.431         
wp_reg[1]/C                    ram1/ram_reg_1/ADDRBWRADDR[6]  8.485         
wp_reg[0]/C                    ram1/ram_reg_1/ADDRBWRADDR[5]  8.514         
rp_reg[1]/C                    ram1/ram_reg_0/ADDRARDADDR[6]  8.577         
cnt_reg[2]/C                   cnt_reg[2]/D                   8.601         
wp_reg[1]/C                    wp_reg[3]/D                    8.715         
rp_reg[0]/C                    rp_reg[2]/D                    8.741         
wp_reg[0]/C                    ram1/ram_reg_0/ADDRBWRADDR[5]  8.794         
cnt_reg[2]/C                   cnt_reg[4]/D                   8.806         
cnt_reg[2]/C                   cnt_reg[3]/D                   8.818         
rp_reg[1]/C                    rp_reg[1]/D                    8.843         
wp_reg[0]/C                    wp_reg[1]/D                    8.993         
cnt_reg[0]/C                   cnt_reg[1]/D                   8.994         
wp_reg[0]/C                    wp_reg[0]/D                    8.995         
cnt_reg[0]/C                   cnt_reg[0]/D                   8.996         
wp_reg[0]/C                    wp_reg[2]/D                    9.027         
rp_reg[0]/C                    rp_reg[0]/D                    9.099         



