Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  8 15:39:13 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             131 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | reset_cond/M_reset_cond_in                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | masterTest/shifterTest/edge_detector/E[0]         | reset_cond/Q[0]                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                   |                                           |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | masterTest/addertest/edge_detector/E[0]           | reset_cond/Q[0]                           |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | masterTest/shifterTest/M_flag_reg_q[0]_i_1__1_n_0 | reset_cond/Q[0]                           |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/sel                | buttoncond_gen_0[1].buttoncond/sync/clear |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | masterTest/addertest/M_flag_reg_q[3]_i_1_n_0      | reset_cond/Q[0]                           |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG |                                                   | reset_cond/Q[0]                           |               35 |            127 |         3.63 |
+----------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


