"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[1698],{19(e,a,l){l.r(a),l.d(a,{assets:()=>i,contentTitle:()=>d,default:()=>p,frontMatter:()=>n,metadata:()=>g,toc:()=>y});var t=l(8168),r=(l(6540),l(5680));const n={},d="DDR4/DDR5 \u534f\u8bae\u8be6\u89e3",g={unversionedId:"standards/memory/ddr4-ddr5",id:"standards/memory/ddr4-ddr5",title:"DDR4/DDR5 \u534f\u8bae\u8be6\u89e3",description:"\u6982\u8ff0",source:"@site/docs/standards/memory/ddr4-ddr5.md",sourceDirName:"standards/memory",slug:"/standards/memory/ddr4-ddr5",permalink:"/semiconductor-docs/docs/standards/memory/ddr4-ddr5",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/memory/ddr4-ddr5.md",tags:[],version:"current",frontMatter:{},sidebar:"standardsSidebar",previous:{title:"i2c-spi",permalink:"/semiconductor-docs/docs/standards/bus/i2c-spi"}},i={},y=[{value:"\u6982\u8ff0",id:"\u6982\u8ff0",level:2},{value:"DDR4 vs DDR5",id:"ddr4-vs-ddr5",level:2},{value:"\u65f6\u5e8f\u56fe",id:"\u65f6\u5e8f\u56fe",level:2},{value:"\u8bfb\u64cd\u4f5c",id:"\u8bfb\u64cd\u4f5c",level:3},{value:"\u5199\u64cd\u4f5c",id:"\u5199\u64cd\u4f5c",level:3},{value:"\u5173\u952e\u65f6\u5e8f\u53c2\u6570",id:"\u5173\u952e\u65f6\u5e8f\u53c2\u6570",level:2},{value:"tRCD (RAS to CAS Delay)",id:"trcd-ras-to-cas-delay",level:3},{value:"tRP (Row Precharge Time)",id:"trp-row-precharge-time",level:3},{value:"tRAS (Row Access Strobe Time)",id:"tras-row-access-strobe-time",level:3},{value:"tWR (Write Recovery Time)",id:"twr-write-recovery-time",level:3},{value:"tCCD (CAS to CAS Delay)",id:"tccd-cas-to-cas-delay",level:3},{value:"tRRD (Row to Row Delay)",id:"trrd-row-to-row-delay",level:3},{value:"\u65f6\u5e8f\u7ea6\u675f",id:"\u65f6\u5e8f\u7ea6\u675f",level:2},{value:"\u8bfb\u53d6\u65f6\u5e8f",id:"\u8bfb\u53d6\u65f6\u5e8f",level:3},{value:"\u5199\u5165\u65f6\u5e8f",id:"\u5199\u5165\u65f6\u5e8f",level:3},{value:"\u63a7\u5236\u4fe1\u53f7",id:"\u63a7\u5236\u4fe1\u53f7",level:2},{value:"\u6807\u51c6\u63a7\u5236",id:"\u6807\u51c6\u63a7\u5236",level:3},{value:"\u73b0\u4ee3\u63a7\u5236",id:"\u73b0\u4ee3\u63a7\u5236",level:3},{value:"\u8bbe\u8ba1\u8003\u8651",id:"\u8bbe\u8ba1\u8003\u8651",level:2},{value:"\u4fe1\u53f7\u5b8c\u6574\u6027",id:"\u4fe1\u53f7\u5b8c\u6574\u6027",level:3},{value:"\u7535\u6e90\u7ba1\u7406",id:"\u7535\u6e90\u7ba1\u7406",level:3},{value:"\u53c2\u8003\u8d44\u6e90",id:"\u53c2\u8003\u8d44\u6e90",level:2}],o={toc:y};function p({components:e,...a}){return(0,r.yg)("wrapper",(0,t.A)({},o,a,{components:e,mdxType:"MDXLayout"}),(0,r.yg)("h1",{id:"ddr4ddr5-\u534f\u8bae\u8be6\u89e3"},"DDR4/DDR5 \u534f\u8bae\u8be6\u89e3"),(0,r.yg)("h2",{id:"\u6982\u8ff0"},"\u6982\u8ff0"),(0,r.yg)("p",null,"DDR (Double Data Rate) \u662f\u5f53\u524d\u4e3b\u6d41\u7684\u52a8\u6001\u968f\u673a\u5b58\u53d6\u5b58\u50a8\u5668\u6807\u51c6\u3002"),(0,r.yg)("h2",{id:"ddr4-vs-ddr5"},"DDR4 vs DDR5"),(0,r.yg)("table",null,(0,r.yg)("thead",{parentName:"table"},(0,r.yg)("tr",{parentName:"thead"},(0,r.yg)("th",{parentName:"tr",align:null},"\u7279\u6027"),(0,r.yg)("th",{parentName:"tr",align:null},"DDR4"),(0,r.yg)("th",{parentName:"tr",align:null},"DDR5"))),(0,r.yg)("tbody",{parentName:"table"},(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u901f\u5ea6"),(0,r.yg)("td",{parentName:"tr",align:null},"1600-3200 MT/s"),(0,r.yg)("td",{parentName:"tr",align:null},"3200-6400 MT/s")),(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u7535\u538b"),(0,r.yg)("td",{parentName:"tr",align:null},"1.2V"),(0,r.yg)("td",{parentName:"tr",align:null},"1.1V")),(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u9884\u53d6"),(0,r.yg)("td",{parentName:"tr",align:null},"\u6700\u591a8\u4e2a"),(0,r.yg)("td",{parentName:"tr",align:null},"\u6700\u591a16\u4e2a")),(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u7a81\u53d1\u957f\u5ea6"),(0,r.yg)("td",{parentName:"tr",align:null},"8"),(0,r.yg)("td",{parentName:"tr",align:null},"16")),(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u7535\u6e90\u6548\u7387"),(0,r.yg)("td",{parentName:"tr",align:null},"\u4f4e"),(0,r.yg)("td",{parentName:"tr",align:null},"\u66f4\u4f4e")),(0,r.yg)("tr",{parentName:"tbody"},(0,r.yg)("td",{parentName:"tr",align:null},"\u7ba1\u811a\u6570"),(0,r.yg)("td",{parentName:"tr",align:null},"288"),(0,r.yg)("td",{parentName:"tr",align:null},"268")))),(0,r.yg)("h2",{id:"\u65f6\u5e8f\u56fe"},"\u65f6\u5e8f\u56fe"),(0,r.yg)("h3",{id:"\u8bfb\u64cd\u4f5c"},"\u8bfb\u64cd\u4f5c"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"        CAS  |  RAS |  R/C |  Bank/Group | Address\n            \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n         tCAS    tRCD   tRP         tRAS\n")),(0,r.yg)("h3",{id:"\u5199\u64cd\u4f5c"},"\u5199\u64cd\u4f5c"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"ACT | WR | DQS  | DM/DQ | Bank/Group | Address\n     \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n  tWR\n")),(0,r.yg)("h2",{id:"\u5173\u952e\u65f6\u5e8f\u53c2\u6570"},"\u5173\u952e\u65f6\u5e8f\u53c2\u6570"),(0,r.yg)("h3",{id:"trcd-ras-to-cas-delay"},"tRCD (RAS to CAS Delay)"),(0,r.yg)("p",null,"\u4ece\u884c\u6fc0\u6d3b\u5230\u5217\u5730\u5740\u9009\u62e9\u7684\u5ef6\u8fdf\uff1a"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"tRCD = max(tRCDR, tRPD)\n")),(0,r.yg)("h3",{id:"trp-row-precharge-time"},"tRP (Row Precharge Time)"),(0,r.yg)("p",null,"\u5173\u95ed\u4e00\u884c\u5e76\u6253\u5f00\u65b0\u4e00\u884c\u7684\u65f6\u95f4\uff1a"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"tRP = Bank precharge time\n")),(0,r.yg)("h3",{id:"tras-row-access-strobe-time"},"tRAS (Row Access Strobe Time)"),(0,r.yg)("p",null,"\u4ece\u884c\u6fc0\u6d3b\u5230\u9884\u5145\u7535\u7684\u6700\u5c0f\u65f6\u95f4\uff1a"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"tRAS >= tRCD + tRP\n")),(0,r.yg)("h3",{id:"twr-write-recovery-time"},"tWR (Write Recovery Time)"),(0,r.yg)("p",null,"\u5199\u5165\u540e\u5230\u9884\u5145\u7535\u7684\u5ef6\u8fdf\uff1a"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre"},"tWR >= Write recovery time\n")),(0,r.yg)("h3",{id:"tccd-cas-to-cas-delay"},"tCCD (CAS to CAS Delay)"),(0,r.yg)("p",null,"\u540c\u4e00Bank\u4e24\u6b21\u5217\u8bbf\u95ee\u7684\u6700\u5c0f\u95f4\u9694\u3002"),(0,r.yg)("h3",{id:"trrd-row-to-row-delay"},"tRRD (Row to Row Delay)"),(0,r.yg)("p",null,"\u4e0d\u540cBank\u884c\u6fc0\u6d3b\u7684\u6700\u5c0f\u95f4\u9694\u3002"),(0,r.yg)("h2",{id:"\u65f6\u5e8f\u7ea6\u675f"},"\u65f6\u5e8f\u7ea6\u675f"),(0,r.yg)("h3",{id:"\u8bfb\u53d6\u65f6\u5e8f"},"\u8bfb\u53d6\u65f6\u5e8f"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre",className:"language-verilog"},"// DDR4\u8bfb\u53d6\u65f6\u5e8f\nalways @(posedge clk) begin\n    if (read_enable) begin\n        // CAS latency: CL\n        // RAS to CAS delay: tRCD\n        // Row precharge: tRP\n        // Row access: tRAS\n    end\nend\n")),(0,r.yg)("h3",{id:"\u5199\u5165\u65f6\u5e8f"},"\u5199\u5165\u65f6\u5e8f"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre",className:"language-verilog"},"// DDR5\u5199\u5165\u65f6\u5e8f\nalways @(posedge clk) begin\n    if (write_enable) begin\n        // Write recovery: tWR\n        // Burst length: BL\n    end\nend\n")),(0,r.yg)("h2",{id:"\u63a7\u5236\u4fe1\u53f7"},"\u63a7\u5236\u4fe1\u53f7"),(0,r.yg)("h3",{id:"\u6807\u51c6\u63a7\u5236"},"\u6807\u51c6\u63a7\u5236"),(0,r.yg)("ul",null,(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("strong",{parentName:"li"},"CS#"),": \u7247\u9009\u4fe1\u53f7"),(0,r.yg)("li",{parentName:"ul"},"**RAS#: \u884c\u5730\u5740\u9009\u901a"),(0,r.yg)("li",{parentName:"ul"},"**CAS#: \u5217\u5730\u5740\u9009\u901a"),(0,r.yg)("li",{parentName:"ul"},"**WE#: \u5199\u4f7f\u80fd")),(0,r.yg)("h3",{id:"\u73b0\u4ee3\u63a7\u5236"},"\u73b0\u4ee3\u63a7\u5236"),(0,r.yg)("ul",null,(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("strong",{parentName:"li"},"CKE"),": \u65f6\u949f\u4f7f\u80fd"),(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("strong",{parentName:"li"},"ODT"),": \u7247\u4e0a\u7ec8\u7aef\u7535\u963b"),(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("strong",{parentName:"li"},"RTT"),": \u7ec8\u7aef\u7535\u963b")),(0,r.yg)("h2",{id:"\u8bbe\u8ba1\u8003\u8651"},"\u8bbe\u8ba1\u8003\u8651"),(0,r.yg)("h3",{id:"\u4fe1\u53f7\u5b8c\u6574\u6027"},"\u4fe1\u53f7\u5b8c\u6574\u6027"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre",className:"language-verilog"},"// \u5dee\u5206\u65f6\u949f\nwire diff_clk_p;\nwire diff_clk_n;\n\n// \u5dee\u5206\u6570\u636e\u9009\u901a\nwire dqs_p;\nwire dqs_n;\n\n// ODT\u914d\u7f6e\ninput odt [2:0];\n")),(0,r.yg)("h3",{id:"\u7535\u6e90\u7ba1\u7406"},"\u7535\u6e90\u7ba1\u7406"),(0,r.yg)("pre",null,(0,r.yg)("code",{parentName:"pre",className:"language-verilog"},"// \u52a8\u6001\u529f\u8017\u63a7\u5236\nalways @(posedge clk) begin\n    if (low_power_mode) begin\n        // \u964d\u4f4e\u5237\u65b0\u7387\n        refresh_rate <= 8'h1;\n    end\nend\n")),(0,r.yg)("admonition",{title:"\u8bbe\u8ba1\u5efa\u8bae",type:"tip"},(0,r.yg)("ul",{parentName:"admonition"},(0,r.yg)("li",{parentName:"ul"},"\u4e25\u683c\u9075\u5b88JEDEC\u89c4\u8303"),(0,r.yg)("li",{parentName:"ul"},"\u4f7f\u7528\u5382\u5546\u63d0\u4f9b\u7684\u65f6\u5e8f\u6a21\u578b"),(0,r.yg)("li",{parentName:"ul"},"\u4eff\u771f\u5b8c\u6574\u7684\u8bfb\u5199\u65f6\u5e8f"),(0,r.yg)("li",{parentName:"ul"},"\u8003\u8651PVT\uff08\u5de5\u827a\u3001\u7535\u538b\u3001\u6e29\u5ea6\uff09\u53d8\u5316"))),(0,r.yg)("h2",{id:"\u53c2\u8003\u8d44\u6e90"},"\u53c2\u8003\u8d44\u6e90"),(0,r.yg)("ul",null,(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("a",{parentName:"li",href:"https://www.jedec.org/"},"JEDEC DDR4 \u6807\u51c6")),(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("a",{parentName:"li",href:"https://www.jedec.org/"},"JEDEC DDR5 \u6807\u51c6")),(0,r.yg)("li",{parentName:"ul"},"\u5382\u5546\u6570\u636e\u624b\u518c"),(0,r.yg)("li",{parentName:"ul"},"DDR\u63a7\u5236\u5668\u8bbe\u8ba1\u6307\u5357")),(0,r.yg)("hr",null),(0,r.yg)("p",null,(0,r.yg)("strong",{parentName:"p"},"\u76f8\u5173\u6587\u6863"),"\uff1a"),(0,r.yg)("ul",null,(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("a",{parentName:"li",href:"/semiconductor-docs/docs/standards/bus/amba-axi"},"AMBA AXI\u534f\u8bae")),(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("a",{parentName:"li",href:"./intro.md"},"\u5b58\u50a8\u534f\u8bae\u6982\u8ff0")),(0,r.yg)("li",{parentName:"ul"},(0,r.yg)("a",{parentName:"li",href:"./lpddr.md"},"LPDDR\u534f\u8bae"))))}p.isMDXComponent=!0}}]);