
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    moore.wot.eecs.northwestern.edu
Date:        Wed Jan 29 01:04:49 2025
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/icl5712/GitHub/CE387/Lab3/rev_1/motion_detect_top.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 29 01:06:47 2025

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 29 01:06:47 2025
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 29 01:06:47 2025
Copied /home/icl5712/GitHub/CE387/Lab3/rev_1/synwork/motion_detect_top_comp.srs to /home/icl5712/GitHub/CE387/Lab3/rev_1/motion_detect_top.srs
compiler exited with errors
Job failed on: proj_1|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/icl5712/GitHub/CE387/Lab3/rev_1/synlog/motion_detect_top_compiler.srr"
# Wed Jan 29 01:06:51 2025

Return Code: 2
Run Time:00h:00m:04s
Complete: Compile Process on proj_1|rev_1
Complete: Compile on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/icl5712/GitHub/CE387/Lab3/rev_2/background_subtract.srr"
Running: rev_2 in foreground

Running proj_1|rev_2

Running Flow: compile (Compile) on proj_1|rev_2
# Wed Jan 29 01:07:37 2025

Running Flow: compile_flow (Compile Process) on proj_1|rev_2
# Wed Jan 29 01:07:37 2025
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_2
# Wed Jan 29 01:07:37 2025
Copied /home/icl5712/GitHub/CE387/Lab3/rev_2/synwork/background_subtract_comp.srs to /home/icl5712/GitHub/CE387/Lab3/rev_2/background_subtract.srs

compiler completed
# Wed Jan 29 01:07:41 2025

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_2
# Wed Jan 29 01:07:41 2025

multi_srs_gen completed
# Wed Jan 29 01:07:41 2025

Return Code: 0
Run Time:00h:00m:00s
Copied /home/icl5712/GitHub/CE387/Lab3/rev_2/synwork/background_subtract_mult.srs to /home/icl5712/GitHub/CE387/Lab3/rev_2/background_subtract.srs
Complete: Compile Process on proj_1|rev_2

Running: premap (Premap) on proj_1|rev_2
# Wed Jan 29 01:07:41 2025

premap completed with warnings
# Wed Jan 29 01:07:42 2025

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_2

Running Flow: map (Map) on proj_1|rev_2
# Wed Jan 29 01:07:42 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_2
# Wed Jan 29 01:07:42 2025
Copied /home/icl5712/GitHub/CE387/Lab3/rev_2/synwork/background_subtract_m.srm to /home/icl5712/GitHub/CE387/Lab3/rev_2/background_subtract.srm

fpga_mapper completed with warnings
# Wed Jan 29 01:07:43 2025

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_2
Complete: Logic Synthesis on proj_1|rev_2
0exit status=0
License checkin: synplifypremierdp
