// Seed: 3118506239
macromodule module_0;
  wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8
    , id_14,
    input wand id_9
    , id_15,
    inout supply1 id_10,
    output wand id_11,
    output wire id_12
);
  module_0 modCall_1 ();
  always @* begin : LABEL_0
    id_14 = id_9;
  end
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4
);
  wire id_6;
  wire id_7;
  supply0 id_8 = 1'b0;
  assign id_4 = (id_2);
  wire id_9;
  module_0 modCall_1 ();
  wand id_10 = id_3;
  wire id_11;
  id_12(
      .id_0(id_4), .id_1(id_10), .id_2(id_3), .id_3(id_8)
  );
  wire id_13;
endmodule
