<stg><name>CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4</name>


<trans_list>

<trans id="1388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten65 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten65"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten65

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln119 = store i5 0, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln121 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i230

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i230:0 %indvar_flatten65_load = load i11 %indvar_flatten65

]]></Node>
<StgValue><ssdm name="indvar_flatten65_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i230:1 %icmp_ln119 = icmp_eq  i11 %indvar_flatten65_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i230:2 %add_ln119 = add i11 %indvar_flatten65_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i230:3 %br_ln119 = br i1 %icmp_ln119, void %for.inc45.i270, void %for.body4.i276.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc45.i270:0 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc45.i270:1 %n_load = load i5 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:4 %icmp_ln121 = icmp_eq  i7 %y_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc45.i270:5 %select_ln119 = select i1 %icmp_ln121, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45.i270:6 %add_ln119_1 = add i5 %n_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i270:7 %select_ln119_1 = select i1 %icmp_ln121, i5 %add_ln119_1, i5 %n_load

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc45.i270:9 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln119_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i270:10 %p_shl139 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_shl139"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc45.i270:11 %tmp_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln119_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="8">
<![CDATA[
for.inc45.i270:12 %p_shl140 = zext i8 %tmp_163

]]></Node>
<StgValue><ssdm name="p_shl140"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:13 %empty = add i11 %p_shl139, i11 %p_shl140

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:28 %arrayidx32_sum_126 = add i11 %empty, i11 605

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_126"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:29 %arrayidx32_sum_126_cast = zext i11 %arrayidx32_sum_126

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_126_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:30 %Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_126_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_89"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:31 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:33 %arrayidx32_sum_238 = add i11 %empty, i11 606

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_238"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:34 %arrayidx32_sum_238_cast = zext i11 %arrayidx32_sum_238

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_238_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:35 %Weights_addr_90 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_238_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_90"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:36 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:53 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %empty, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i270:231 %zext_ln121_3 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:251 %add_ln127 = add i7 %select_ln119, i7 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="7">
<![CDATA[
for.inc45.i270:252 %zext_ln127_1 = zext i7 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45.i270:253 %mul_ln127_40 = mul i15 %zext_ln127_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln127_40"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:254 %tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_40, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:255 %zext_ln127 = zext i6 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:256 %OutPadConv4_addr_1 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:257 %OutPadConv4_1_addr_1 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:258 %OutPadConv4_2_addr_1 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:259 %OutPadConv4_load_1 = load i8 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:260 %OutPadConv4_1_load_1 = load i8 %OutPadConv4_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:261 %OutPadConv4_2_load_1 = load i8 %OutPadConv4_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:330 %add_ln127_10 = add i8 %zext_ln121_3, i8 85

]]></Node>
<StgValue><ssdm name="add_ln127_10"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:331 %zext_ln127_8 = zext i8 %add_ln127_10

]]></Node>
<StgValue><ssdm name="zext_ln127_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:332 %mul_ln127_43 = mul i17 %zext_ln127_8, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_43"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:347 %add_ln127_12 = add i8 %zext_ln121_3, i8 86

]]></Node>
<StgValue><ssdm name="add_ln127_12"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:348 %zext_ln127_10 = zext i8 %add_ln127_12

]]></Node>
<StgValue><ssdm name="zext_ln127_10"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:349 %mul_ln127_44 = mul i17 %zext_ln127_10, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_44"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:378 %add_ln127_16 = add i8 %zext_ln121_3, i8 88

]]></Node>
<StgValue><ssdm name="add_ln127_16"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:379 %zext_ln127_13 = zext i8 %add_ln127_16

]]></Node>
<StgValue><ssdm name="zext_ln127_13"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:380 %mul_ln127_45 = mul i17 %zext_ln127_13, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_45"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i270:884 %store_ln119 = store i11 %add_ln119, i11 %indvar_flatten65

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i270:885 %store_ln119 = store i5 %select_ln119_1, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i270:886 %store_ln121 = store i7 %add_ln127, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:23 %arrayidx32_sum = add i11 %empty, i11 604

]]></Node>
<StgValue><ssdm name="arrayidx32_sum"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:24 %arrayidx32_sum_cast = zext i11 %arrayidx32_sum

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_cast"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:25 %Weights_addr_88 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_88"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:26 %Weights_load_88 = load i14 %Weights_addr_88

]]></Node>
<StgValue><ssdm name="Weights_load_88"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:31 %Weights_load_89 = load i14 %Weights_addr_89

]]></Node>
<StgValue><ssdm name="Weights_load_89"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:36 %Weights_load_90 = load i14 %Weights_addr_90

]]></Node>
<StgValue><ssdm name="Weights_load_90"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:38 %arrayidx32_sum_350 = add i11 %empty, i11 607

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_350"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:39 %arrayidx32_sum_350_cast = zext i11 %arrayidx32_sum_350

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_350_cast"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:40 %Weights_addr_91 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_350_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_91"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:41 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="7">
<![CDATA[
for.inc45.i270:230 %zext_ln121_2 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:259 %OutPadConv4_load_1 = load i8 %OutPadConv4_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:260 %OutPadConv4_1_load_1 = load i8 %OutPadConv4_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:261 %OutPadConv4_2_load_1 = load i8 %OutPadConv4_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:268 %add_ln127_2 = add i7 %select_ln119, i7 2

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="7">
<![CDATA[
for.inc45.i270:269 %zext_ln127_3 = zext i7 %add_ln127_2

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45.i270:270 %mul_ln127_41 = mul i15 %zext_ln127_3, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln127_41"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:271 %tmp_167 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_41, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:272 %zext_ln127_2 = zext i6 %tmp_167

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:273 %OutPadConv4_addr_2 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:274 %OutPadConv4_1_addr_2 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:275 %OutPadConv4_2_addr_2 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:276 %OutPadConv4_load_2 = load i8 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:277 %OutPadConv4_1_load_2 = load i8 %OutPadConv4_1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:278 %OutPadConv4_2_load_2 = load i8 %OutPadConv4_2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:332 %mul_ln127_43 = mul i17 %zext_ln127_8, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_43"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:349 %mul_ln127_44 = mul i17 %zext_ln127_10, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_44"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:380 %mul_ln127_45 = mul i17 %zext_ln127_13, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_45"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i270:488 %add_ln127_30 = add i9 %zext_ln121_2, i9 253

]]></Node>
<StgValue><ssdm name="add_ln127_30"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:489 %zext_ln127_24 = zext i9 %add_ln127_30

]]></Node>
<StgValue><ssdm name="zext_ln127_24"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:490 %mul_ln127_49 = mul i19 %zext_ln127_24, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_49"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i270:505 %add_ln127_32 = add i9 %zext_ln121_2, i9 254

]]></Node>
<StgValue><ssdm name="add_ln127_32"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:506 %zext_ln127_26 = zext i9 %add_ln127_32

]]></Node>
<StgValue><ssdm name="zext_ln127_26"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:507 %mul_ln127_50 = mul i19 %zext_ln127_26, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_50"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:26 %Weights_load_88 = load i14 %Weights_addr_88

]]></Node>
<StgValue><ssdm name="Weights_load_88"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:41 %Weights_load_91 = load i14 %Weights_addr_91

]]></Node>
<StgValue><ssdm name="Weights_load_91"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:43 %arrayidx32_sum_462 = add i11 %empty, i11 608

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_462"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:44 %arrayidx32_sum_462_cast = zext i11 %arrayidx32_sum_462

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_462_cast"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:45 %Weights_addr_92 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_462_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_92"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:46 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:48 %arrayidx32_sum_1 = add i11 %empty, i11 609

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:49 %arrayidx32_sum_1_cast = zext i11 %arrayidx32_sum_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:50 %Weights_addr_93 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_93"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:51 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="7">
<![CDATA[
for.inc45.i270:229 %zext_ln121_1 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="7">
<![CDATA[
for.inc45.i270:233 %zext_ln121_4 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45.i270:234 %mul_ln121 = mul i15 %zext_ln121_4, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:235 %tmp_165 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln121, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:237 %zext_ln121_5 = zext i6 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:239 %trunc_ln121_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %mul_ln121, i32 9, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:242 %OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:243 %OutPadConv4_1_addr = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:244 %OutPadConv4_2_addr = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln121_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:245 %OutPadConv4_load = load i8 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:246 %OutPadConv4_1_load = load i8 %OutPadConv4_1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:247 %OutPadConv4_2_load = load i8 %OutPadConv4_2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:276 %OutPadConv4_load_2 = load i8 %OutPadConv4_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:277 %OutPadConv4_1_load_2 = load i8 %OutPadConv4_1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:278 %OutPadConv4_2_load_2 = load i8 %OutPadConv4_2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc45.i270:285 %add_ln127_4 = add i5 %trunc_ln121_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="5">
<![CDATA[
for.inc45.i270:286 %zext_ln127_4 = zext i5 %add_ln127_4

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:287 %OutPadConv4_addr_3 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:288 %OutPadConv4_1_addr_3 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:289 %OutPadConv4_2_addr_3 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:290 %OutPadConv4_load_3 = load i8 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:291 %OutPadConv4_1_load_3 = load i8 %OutPadConv4_1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_3"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:292 %OutPadConv4_2_load_3 = load i8 %OutPadConv4_2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:332 %mul_ln127_43 = mul i17 %zext_ln127_8, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_43"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:349 %mul_ln127_44 = mul i17 %zext_ln127_10, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_44"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:380 %mul_ln127_45 = mul i17 %zext_ln127_13, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_45"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:490 %mul_ln127_49 = mul i19 %zext_ln127_24, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_49"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:507 %mul_ln127_50 = mul i19 %zext_ln127_26, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_50"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:728 %add_ln127_59 = add i10 %zext_ln121_1, i10 505

]]></Node>
<StgValue><ssdm name="add_ln127_59"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:729 %zext_ln127_48 = zext i10 %add_ln127_59

]]></Node>
<StgValue><ssdm name="zext_ln127_48"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:730 %mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_58"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:745 %add_ln127_61 = add i10 %zext_ln121_1, i10 506

]]></Node>
<StgValue><ssdm name="add_ln127_61"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:746 %zext_ln127_50 = zext i10 %add_ln127_61

]]></Node>
<StgValue><ssdm name="zext_ln127_50"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:747 %mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_59"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:46 %Weights_load_92 = load i14 %Weights_addr_92

]]></Node>
<StgValue><ssdm name="Weights_load_92"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:51 %Weights_load_93 = load i14 %Weights_addr_93

]]></Node>
<StgValue><ssdm name="Weights_load_93"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc45.i270:54 %tmp_143 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 6

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i270:55 %p_cast81 = zext i10 %tmp_143

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:56 %arrayidx32_sum_1_1 = add i11 %p_cast81, i11 604

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:57 %arrayidx32_sum_1_1_cast = zext i11 %arrayidx32_sum_1_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_1_cast"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:58 %Weights_addr_94 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_94"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:59 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc45.i270:61 %tmp_144 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i270:62 %p_cast82 = zext i10 %tmp_144

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:63 %arrayidx32_sum_1_2 = add i11 %p_cast82, i11 604

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:64 %arrayidx32_sum_1_2_cast = zext i11 %arrayidx32_sum_1_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_2_cast"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:65 %Weights_addr_95 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_95"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:66 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:245 %OutPadConv4_load = load i8 %OutPadConv4_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:246 %OutPadConv4_1_load = load i8 %OutPadConv4_1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:247 %OutPadConv4_2_load = load i8 %OutPadConv4_2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:290 %OutPadConv4_load_3 = load i8 %OutPadConv4_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:291 %OutPadConv4_1_load_3 = load i8 %OutPadConv4_1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_3"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:292 %OutPadConv4_2_load_3 = load i8 %OutPadConv4_2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:299 %add_ln127_6 = add i7 %select_ln119, i7 4

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="7">
<![CDATA[
for.inc45.i270:300 %zext_ln127_5 = zext i7 %add_ln127_6

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc45.i270:301 %mul_ln127_42 = mul i15 %zext_ln127_5, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln127_42"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:302 %tmp_168 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln127_42, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:303 %zext_ln127_6 = zext i6 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:304 %OutPadConv4_addr_4 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:305 %OutPadConv4_1_addr_4 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:306 %OutPadConv4_2_addr_4 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_4"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:307 %OutPadConv4_load_4 = load i8 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:308 %OutPadConv4_1_load_4 = load i8 %OutPadConv4_1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_4"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:309 %OutPadConv4_2_load_4 = load i8 %OutPadConv4_2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_4"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i270:316 %add_ln127_8 = add i6 %tmp_165, i6 28

]]></Node>
<StgValue><ssdm name="add_ln127_8"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:317 %zext_ln127_7 = zext i6 %add_ln127_8

]]></Node>
<StgValue><ssdm name="zext_ln127_7"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:318 %OutPadConv4_addr_5 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:319 %OutPadConv4_1_addr_5 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:320 %OutPadConv4_2_addr_5 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:321 %OutPadConv4_load_5 = load i8 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:322 %OutPadConv4_1_load_5 = load i8 %OutPadConv4_1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_5"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:323 %OutPadConv4_2_load_5 = load i8 %OutPadConv4_2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_5"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:332 %mul_ln127_43 = mul i17 %zext_ln127_8, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_43"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:333 %tmp_169 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_43, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:349 %mul_ln127_44 = mul i17 %zext_ln127_10, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_44"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:350 %tmp_170 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_44, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:380 %mul_ln127_45 = mul i17 %zext_ln127_13, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_45"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:381 %tmp_171 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_45, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:490 %mul_ln127_49 = mul i19 %zext_ln127_24, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_49"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:507 %mul_ln127_50 = mul i19 %zext_ln127_26, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_50"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:730 %mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_58"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:747 %mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_59"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:776 %add_ln127_65 = add i10 %zext_ln121_1, i10 508

]]></Node>
<StgValue><ssdm name="add_ln127_65"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:777 %zext_ln127_53 = zext i10 %add_ln127_65

]]></Node>
<StgValue><ssdm name="zext_ln127_53"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:778 %mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_60"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:59 %Weights_load_94 = load i14 %Weights_addr_94

]]></Node>
<StgValue><ssdm name="Weights_load_94"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:66 %Weights_load_95 = load i14 %Weights_addr_95

]]></Node>
<StgValue><ssdm name="Weights_load_95"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:68 %arrayidx32_sum_1_3 = add i11 %empty, i11 612

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:69 %arrayidx32_sum_1_3_cast = zext i11 %arrayidx32_sum_1_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_3_cast"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:70 %Weights_addr_96 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_96"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:71 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:73 %arrayidx32_sum_1_4 = add i11 %empty, i11 613

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_4"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:74 %arrayidx32_sum_1_4_cast = zext i11 %arrayidx32_sum_1_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_1_4_cast"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:75 %Weights_addr_97 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_1_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_97"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:76 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:307 %OutPadConv4_load_4 = load i8 %OutPadConv4_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_4"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:308 %OutPadConv4_1_load_4 = load i8 %OutPadConv4_1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_4"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:309 %OutPadConv4_2_load_4 = load i8 %OutPadConv4_2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_4"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:321 %OutPadConv4_load_5 = load i8 %OutPadConv4_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_5"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:322 %OutPadConv4_1_load_5 = load i8 %OutPadConv4_1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_5"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:323 %OutPadConv4_2_load_5 = load i8 %OutPadConv4_2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_5"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:334 %zext_ln127_9 = zext i7 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln127_9"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:335 %OutPadConv4_addr_6 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:336 %OutPadConv4_1_addr_6 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:337 %OutPadConv4_2_addr_6 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:338 %OutPadConv4_load_6 = load i8 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:339 %OutPadConv4_1_load_6 = load i8 %OutPadConv4_1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_6"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:340 %OutPadConv4_2_load_6 = load i8 %OutPadConv4_2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_6"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:351 %zext_ln127_11 = zext i7 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln127_11"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:352 %OutPadConv4_addr_7 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:353 %OutPadConv4_1_addr_7 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_7"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:354 %OutPadConv4_2_addr_7 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:355 %OutPadConv4_load_7 = load i8 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:356 %OutPadConv4_1_load_7 = load i8 %OutPadConv4_1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_7"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:357 %OutPadConv4_2_load_7 = load i8 %OutPadConv4_2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_7"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:409 %add_ln127_20 = add i8 %zext_ln121_3, i8 169

]]></Node>
<StgValue><ssdm name="add_ln127_20"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:410 %zext_ln127_16 = zext i8 %add_ln127_20

]]></Node>
<StgValue><ssdm name="zext_ln127_16"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:411 %mul_ln127_46 = mul i17 %zext_ln127_16, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_46"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:412 %tmp_172 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_46, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:490 %mul_ln127_49 = mul i19 %zext_ln127_24, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_49"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:491 %tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_49, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:507 %mul_ln127_50 = mul i19 %zext_ln127_26, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_50"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:508 %tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_50, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:730 %mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_58"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:747 %mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_59"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:778 %mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_60"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="291" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:71 %Weights_load_96 = load i14 %Weights_addr_96

]]></Node>
<StgValue><ssdm name="Weights_load_96"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:76 %Weights_load_97 = load i14 %Weights_addr_97

]]></Node>
<StgValue><ssdm name="Weights_load_97"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:78 %arrayidx32_sum_2 = add i11 %empty, i11 614

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:79 %arrayidx32_sum_2_cast = zext i11 %arrayidx32_sum_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_cast"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:80 %Weights_addr_98 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_98"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:81 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:83 %arrayidx32_sum_2_1 = add i11 %empty, i11 615

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:84 %arrayidx32_sum_2_1_cast = zext i11 %arrayidx32_sum_2_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_1_cast"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:85 %Weights_addr_99 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_99"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:86 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:338 %OutPadConv4_load_6 = load i8 %OutPadConv4_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_6"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:339 %OutPadConv4_1_load_6 = load i8 %OutPadConv4_1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_6"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:340 %OutPadConv4_2_load_6 = load i8 %OutPadConv4_2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_6"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:355 %OutPadConv4_load_7 = load i8 %OutPadConv4_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_7"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:356 %OutPadConv4_1_load_7 = load i8 %OutPadConv4_1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_7"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:357 %OutPadConv4_2_load_7 = load i8 %OutPadConv4_2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_7"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i270:364 %add_ln127_14 = add i6 %tmp_165, i6 29

]]></Node>
<StgValue><ssdm name="add_ln127_14"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="6">
<![CDATA[
for.inc45.i270:365 %zext_ln127_12 = zext i6 %add_ln127_14

]]></Node>
<StgValue><ssdm name="zext_ln127_12"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:366 %OutPadConv4_addr_8 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:367 %OutPadConv4_1_addr_8 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_8"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:368 %OutPadConv4_2_addr_8 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_8"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:369 %OutPadConv4_load_8 = load i8 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:370 %OutPadConv4_1_load_8 = load i8 %OutPadConv4_1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_8"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:371 %OutPadConv4_2_load_8 = load i8 %OutPadConv4_2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_8"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:382 %zext_ln127_14 = zext i7 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln127_14"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:383 %OutPadConv4_addr_9 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_9"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:384 %OutPadConv4_1_addr_9 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_9"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:385 %OutPadConv4_2_addr_9 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_9"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:386 %OutPadConv4_load_9 = load i8 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:387 %OutPadConv4_1_load_9 = load i8 %OutPadConv4_1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_9"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:388 %OutPadConv4_2_load_9 = load i8 %OutPadConv4_2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_9"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:426 %add_ln127_22 = add i8 %zext_ln121_3, i8 170

]]></Node>
<StgValue><ssdm name="add_ln127_22"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:427 %zext_ln127_18 = zext i8 %add_ln127_22

]]></Node>
<StgValue><ssdm name="zext_ln127_18"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:428 %mul_ln127_47 = mul i17 %zext_ln127_18, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_47"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:429 %tmp_173 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_47, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:730 %mul_ln127_58 = mul i21 %zext_ln127_48, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_58"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:731 %tmp_196 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_58, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:747 %mul_ln127_59 = mul i21 %zext_ln127_50, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_59"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:748 %tmp_198 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_59, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:778 %mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_60"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="332" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:81 %Weights_load_98 = load i14 %Weights_addr_98

]]></Node>
<StgValue><ssdm name="Weights_load_98"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:86 %Weights_load_99 = load i14 %Weights_addr_99

]]></Node>
<StgValue><ssdm name="Weights_load_99"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:88 %arrayidx32_sum_2_2 = add i11 %empty, i11 616

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_2"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:89 %arrayidx32_sum_2_2_cast = zext i11 %arrayidx32_sum_2_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_2_cast"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:90 %Weights_addr_100 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_100"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:91 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:93 %arrayidx32_sum_2_3 = add i11 %empty, i11 617

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_3"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:94 %arrayidx32_sum_2_3_cast = zext i11 %arrayidx32_sum_2_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_3_cast"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:95 %Weights_addr_101 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_101"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:96 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="6">
<![CDATA[
for.inc45.i270:236 %zext_ln121_7 = zext i6 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:369 %OutPadConv4_load_8 = load i8 %OutPadConv4_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_8"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:370 %OutPadConv4_1_load_8 = load i8 %OutPadConv4_1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_8"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:371 %OutPadConv4_2_load_8 = load i8 %OutPadConv4_2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_8"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:386 %OutPadConv4_load_9 = load i8 %OutPadConv4_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_9"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:387 %OutPadConv4_1_load_9 = load i8 %OutPadConv4_1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_9"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:388 %OutPadConv4_2_load_9 = load i8 %OutPadConv4_2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_9"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:395 %add_ln127_18 = add i7 %zext_ln121_7, i7 56

]]></Node>
<StgValue><ssdm name="add_ln127_18"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:396 %zext_ln127_15 = zext i7 %add_ln127_18

]]></Node>
<StgValue><ssdm name="zext_ln127_15"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:397 %OutPadConv4_addr_10 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_10"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:398 %OutPadConv4_1_addr_10 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_10"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:399 %OutPadConv4_2_addr_10 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_10"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:400 %OutPadConv4_load_10 = load i8 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:401 %OutPadConv4_1_load_10 = load i8 %OutPadConv4_1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_10"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:402 %OutPadConv4_2_load_10 = load i8 %OutPadConv4_2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_10"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:413 %zext_ln127_17 = zext i7 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln127_17"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:414 %OutPadConv4_addr_11 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_11"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:415 %OutPadConv4_1_addr_11 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_11"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:416 %OutPadConv4_2_addr_11 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_11"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:417 %OutPadConv4_load_11 = load i8 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:418 %OutPadConv4_1_load_11 = load i8 %OutPadConv4_1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_11"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:419 %OutPadConv4_2_load_11 = load i8 %OutPadConv4_2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_11"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:457 %add_ln127_26 = add i8 %zext_ln121_3, i8 172

]]></Node>
<StgValue><ssdm name="add_ln127_26"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="8">
<![CDATA[
for.inc45.i270:458 %zext_ln127_21 = zext i8 %add_ln127_26

]]></Node>
<StgValue><ssdm name="zext_ln127_21"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:459 %mul_ln127_48 = mul i17 %zext_ln127_21, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln127_48"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:460 %tmp_174 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln127_48, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:778 %mul_ln127_60 = mul i21 %zext_ln127_53, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_60"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:779 %tmp_201 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_60, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="371" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:91 %Weights_load_100 = load i14 %Weights_addr_100

]]></Node>
<StgValue><ssdm name="Weights_load_100"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:96 %Weights_load_101 = load i14 %Weights_addr_101

]]></Node>
<StgValue><ssdm name="Weights_load_101"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:98 %arrayidx32_sum_2_4 = add i11 %empty, i11 618

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_4"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:99 %arrayidx32_sum_2_4_cast = zext i11 %arrayidx32_sum_2_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_2_4_cast"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:100 %Weights_addr_102 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_2_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_102"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:101 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:103 %arrayidx32_sum_3 = add i11 %empty, i11 619

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:104 %arrayidx32_sum_3_cast = zext i11 %arrayidx32_sum_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_cast"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:105 %Weights_addr_103 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_103"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:106 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:400 %OutPadConv4_load_10 = load i8 %OutPadConv4_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_10"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:401 %OutPadConv4_1_load_10 = load i8 %OutPadConv4_1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_10"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:402 %OutPadConv4_2_load_10 = load i8 %OutPadConv4_2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_10"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:417 %OutPadConv4_load_11 = load i8 %OutPadConv4_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_11"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:418 %OutPadConv4_1_load_11 = load i8 %OutPadConv4_1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_11"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:419 %OutPadConv4_2_load_11 = load i8 %OutPadConv4_2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_11"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:430 %zext_ln127_19 = zext i7 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln127_19"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:431 %OutPadConv4_addr_12 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_12"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:432 %OutPadConv4_1_addr_12 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_12"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:433 %OutPadConv4_2_addr_12 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_12"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:434 %OutPadConv4_load_12 = load i8 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:435 %OutPadConv4_1_load_12 = load i8 %OutPadConv4_1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_12"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:436 %OutPadConv4_2_load_12 = load i8 %OutPadConv4_2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_12"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:443 %add_ln127_24 = add i7 %zext_ln121_7, i7 57

]]></Node>
<StgValue><ssdm name="add_ln127_24"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:444 %zext_ln127_20 = zext i7 %add_ln127_24

]]></Node>
<StgValue><ssdm name="zext_ln127_20"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:445 %OutPadConv4_addr_13 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_13"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:446 %OutPadConv4_1_addr_13 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_13"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:447 %OutPadConv4_2_addr_13 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_13"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:448 %OutPadConv4_load_13 = load i8 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:449 %OutPadConv4_1_load_13 = load i8 %OutPadConv4_1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_13"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:450 %OutPadConv4_2_load_13 = load i8 %OutPadConv4_2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_13"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc45.i270:536 %zext_ln127_30_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln127_30_cast"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:537 %zext_ln127_29 = zext i9 %zext_ln127_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln127_29"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:538 %mul_ln127_51 = mul i19 %zext_ln127_29, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_51"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:539 %tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_51, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="407" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:101 %Weights_load_102 = load i14 %Weights_addr_102

]]></Node>
<StgValue><ssdm name="Weights_load_102"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:106 %Weights_load_103 = load i14 %Weights_addr_103

]]></Node>
<StgValue><ssdm name="Weights_load_103"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:108 %arrayidx32_sum_3_1 = add i11 %empty, i11 620

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_1"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:109 %arrayidx32_sum_3_1_cast = zext i11 %arrayidx32_sum_3_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_1_cast"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:110 %Weights_addr_104 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_104"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:111 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:113 %arrayidx32_sum_3_2 = add i11 %empty, i11 621

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_2"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:114 %arrayidx32_sum_3_2_cast = zext i11 %arrayidx32_sum_3_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_2_cast"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:115 %Weights_addr_105 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_105"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:116 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:434 %OutPadConv4_load_12 = load i8 %OutPadConv4_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_12"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:435 %OutPadConv4_1_load_12 = load i8 %OutPadConv4_1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_12"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:436 %OutPadConv4_2_load_12 = load i8 %OutPadConv4_2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_12"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:448 %OutPadConv4_load_13 = load i8 %OutPadConv4_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_13"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:449 %OutPadConv4_1_load_13 = load i8 %OutPadConv4_1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_13"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:450 %OutPadConv4_2_load_13 = load i8 %OutPadConv4_2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_13"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:461 %zext_ln127_22 = zext i7 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln127_22"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:462 %OutPadConv4_addr_14 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_14"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:463 %OutPadConv4_1_addr_14 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_14"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:464 %OutPadConv4_2_addr_14 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_14"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:465 %OutPadConv4_load_14 = load i8 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:466 %OutPadConv4_1_load_14 = load i8 %OutPadConv4_1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_14"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:467 %OutPadConv4_2_load_14 = load i8 %OutPadConv4_2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_14"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:474 %add_ln127_28 = add i7 %zext_ln121_7, i7 84

]]></Node>
<StgValue><ssdm name="add_ln127_28"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:475 %zext_ln127_23 = zext i7 %add_ln127_28

]]></Node>
<StgValue><ssdm name="zext_ln127_23"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:476 %OutPadConv4_addr_15 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_15"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:477 %OutPadConv4_1_addr_15 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_15"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:478 %OutPadConv4_2_addr_15 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_15"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:479 %OutPadConv4_load_15 = load i8 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:480 %OutPadConv4_1_load_15 = load i8 %OutPadConv4_1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_15"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:481 %OutPadConv4_2_load_15 = load i8 %OutPadConv4_2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_15"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i270:567 %add_ln127_39 = add i9 %zext_ln121_2, i9 337

]]></Node>
<StgValue><ssdm name="add_ln127_39"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:568 %zext_ln127_32 = zext i9 %add_ln127_39

]]></Node>
<StgValue><ssdm name="zext_ln127_32"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:569 %mul_ln127_52 = mul i19 %zext_ln127_32, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_52"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:570 %tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_52, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:111 %Weights_load_104 = load i14 %Weights_addr_104

]]></Node>
<StgValue><ssdm name="Weights_load_104"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:116 %Weights_load_105 = load i14 %Weights_addr_105

]]></Node>
<StgValue><ssdm name="Weights_load_105"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:118 %arrayidx32_sum_3_3 = add i11 %empty, i11 622

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_3"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:119 %arrayidx32_sum_3_3_cast = zext i11 %arrayidx32_sum_3_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_3_cast"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:120 %Weights_addr_106 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_106"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:121 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:123 %arrayidx32_sum_3_4 = add i11 %empty, i11 623

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_4"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:124 %arrayidx32_sum_3_4_cast = zext i11 %arrayidx32_sum_3_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_3_4_cast"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:125 %Weights_addr_107 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_3_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_107"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:126 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:465 %OutPadConv4_load_14 = load i8 %OutPadConv4_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_14"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:466 %OutPadConv4_1_load_14 = load i8 %OutPadConv4_1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_14"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:467 %OutPadConv4_2_load_14 = load i8 %OutPadConv4_2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_14"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:479 %OutPadConv4_load_15 = load i8 %OutPadConv4_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_15"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:480 %OutPadConv4_1_load_15 = load i8 %OutPadConv4_1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_15"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:481 %OutPadConv4_2_load_15 = load i8 %OutPadConv4_2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_15"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:492 %zext_ln127_25 = zext i8 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln127_25"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:493 %OutPadConv4_addr_16 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_16"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:494 %OutPadConv4_1_addr_16 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_16"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:495 %OutPadConv4_2_addr_16 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_16"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:496 %OutPadConv4_load_16 = load i8 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:497 %OutPadConv4_1_load_16 = load i8 %OutPadConv4_1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_16"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:498 %OutPadConv4_2_load_16 = load i8 %OutPadConv4_2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_16"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:509 %zext_ln127_27 = zext i8 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln127_27"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:510 %OutPadConv4_addr_17 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_17"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:511 %OutPadConv4_1_addr_17 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_17"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:512 %OutPadConv4_2_addr_17 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_17"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:513 %OutPadConv4_load_17 = load i8 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:514 %OutPadConv4_1_load_17 = load i8 %OutPadConv4_1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_17"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:515 %OutPadConv4_2_load_17 = load i8 %OutPadConv4_2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_17"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i270:584 %add_ln127_41 = add i9 %zext_ln121_2, i9 338

]]></Node>
<StgValue><ssdm name="add_ln127_41"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:585 %zext_ln127_34 = zext i9 %add_ln127_41

]]></Node>
<StgValue><ssdm name="zext_ln127_34"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:586 %mul_ln127_53 = mul i19 %zext_ln127_34, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_53"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:587 %tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_53, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:27 %sext_ln127_2 = sext i16 %Weights_load_88

]]></Node>
<StgValue><ssdm name="sext_ln127_2"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:32 %sext_ln127_4 = sext i16 %Weights_load_89

]]></Node>
<StgValue><ssdm name="sext_ln127_4"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:121 %Weights_load_106 = load i14 %Weights_addr_106

]]></Node>
<StgValue><ssdm name="Weights_load_106"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:126 %Weights_load_107 = load i14 %Weights_addr_107

]]></Node>
<StgValue><ssdm name="Weights_load_107"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:128 %arrayidx32_sum_4 = add i11 %empty, i11 624

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:129 %arrayidx32_sum_4_cast = zext i11 %arrayidx32_sum_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_cast"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:130 %Weights_addr_108 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_108"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:131 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:133 %arrayidx32_sum_4_1 = add i11 %empty, i11 625

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_1"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:134 %arrayidx32_sum_4_1_cast = zext i11 %arrayidx32_sum_4_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_1_cast"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:135 %Weights_addr_109 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_109"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:136 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:240 %urem_ln121 = urem i7 %select_ln119, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="2">
<![CDATA[
for.inc45.i270:241 %trunc_ln121 = trunc i2 %urem_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:248 %tmp_59 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load, i2 1, i16 %OutPadConv4_1_load, i2 2, i16 %OutPadConv4_2_load, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:249 %sext_ln127 = sext i16 %tmp_59

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:250 %mul_ln127 = mul i24 %sext_ln127, i24 %sext_ln127_2

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:262 %tmp_60 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_1, i2 0, i16 %OutPadConv4_1_load_1, i2 1, i16 %OutPadConv4_2_load_1, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:263 %sext_ln127_1 = sext i16 %tmp_60

]]></Node>
<StgValue><ssdm name="sext_ln127_1"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:264 %mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:265 %tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln127, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:279 %tmp_61 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_2, i2 2, i16 %OutPadConv4_1_load_2, i2 0, i16 %OutPadConv4_2_load_2, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:293 %tmp_62 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_3, i2 1, i16 %OutPadConv4_1_load_3, i2 2, i16 %OutPadConv4_2_load_3, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:310 %tmp_63 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_4, i2 0, i16 %OutPadConv4_1_load_4, i2 1, i16 %OutPadConv4_2_load_4, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:324 %tmp_64 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_5, i2 1, i16 %OutPadConv4_1_load_5, i2 2, i16 %OutPadConv4_2_load_5, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:341 %tmp_65 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_6, i2 0, i16 %OutPadConv4_1_load_6, i2 1, i16 %OutPadConv4_2_load_6, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:358 %tmp_66 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_7, i2 2, i16 %OutPadConv4_1_load_7, i2 0, i16 %OutPadConv4_2_load_7, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:372 %tmp_67 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_8, i2 1, i16 %OutPadConv4_1_load_8, i2 2, i16 %OutPadConv4_2_load_8, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:389 %tmp_68 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_9, i2 0, i16 %OutPadConv4_1_load_9, i2 1, i16 %OutPadConv4_2_load_9, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:403 %tmp_69 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_10, i2 1, i16 %OutPadConv4_1_load_10, i2 2, i16 %OutPadConv4_2_load_10, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:420 %tmp_70 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_11, i2 0, i16 %OutPadConv4_1_load_11, i2 1, i16 %OutPadConv4_2_load_11, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:437 %tmp_71 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_12, i2 2, i16 %OutPadConv4_1_load_12, i2 0, i16 %OutPadConv4_2_load_12, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:451 %tmp_72 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_13, i2 1, i16 %OutPadConv4_1_load_13, i2 2, i16 %OutPadConv4_2_load_13, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:468 %tmp_73 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_14, i2 0, i16 %OutPadConv4_1_load_14, i2 1, i16 %OutPadConv4_2_load_14, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:482 %tmp_74 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_15, i2 1, i16 %OutPadConv4_1_load_15, i2 2, i16 %OutPadConv4_2_load_15, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:496 %OutPadConv4_load_16 = load i8 %OutPadConv4_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_16"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:497 %OutPadConv4_1_load_16 = load i8 %OutPadConv4_1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_16"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:498 %OutPadConv4_2_load_16 = load i8 %OutPadConv4_2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_16"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:499 %tmp_75 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_16, i2 0, i16 %OutPadConv4_1_load_16, i2 1, i16 %OutPadConv4_2_load_16, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:513 %OutPadConv4_load_17 = load i8 %OutPadConv4_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_17"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:514 %OutPadConv4_1_load_17 = load i8 %OutPadConv4_1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_17"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:515 %OutPadConv4_2_load_17 = load i8 %OutPadConv4_2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_17"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:516 %tmp_76 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_17, i2 2, i16 %OutPadConv4_1_load_17, i2 0, i16 %OutPadConv4_2_load_17, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:522 %add_ln127_34 = add i7 %zext_ln121_7, i7 85

]]></Node>
<StgValue><ssdm name="add_ln127_34"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i270:523 %zext_ln127_28 = zext i7 %add_ln127_34

]]></Node>
<StgValue><ssdm name="zext_ln127_28"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:524 %OutPadConv4_addr_18 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_18"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:525 %OutPadConv4_1_addr_18 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_18"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:526 %OutPadConv4_2_addr_18 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_18"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:527 %OutPadConv4_load_18 = load i8 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:528 %OutPadConv4_1_load_18 = load i8 %OutPadConv4_1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_18"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:529 %OutPadConv4_2_load_18 = load i8 %OutPadConv4_2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_18"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:540 %zext_ln127_30 = zext i8 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln127_30"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:541 %OutPadConv4_addr_19 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_19"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:542 %OutPadConv4_1_addr_19 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_19"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:543 %OutPadConv4_2_addr_19 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_19"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:544 %OutPadConv4_load_19 = load i8 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:545 %OutPadConv4_1_load_19 = load i8 %OutPadConv4_1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_19"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:546 %OutPadConv4_2_load_19 = load i8 %OutPadConv4_2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:37 %sext_ln127_6 = sext i16 %Weights_load_90

]]></Node>
<StgValue><ssdm name="sext_ln127_6"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:131 %Weights_load_108 = load i14 %Weights_addr_108

]]></Node>
<StgValue><ssdm name="Weights_load_108"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:136 %Weights_load_109 = load i14 %Weights_addr_109

]]></Node>
<StgValue><ssdm name="Weights_load_109"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:138 %arrayidx32_sum_4_2 = add i11 %empty, i11 626

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_2"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:139 %arrayidx32_sum_4_2_cast = zext i11 %arrayidx32_sum_4_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_2_cast"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:140 %Weights_addr_110 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_110"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:141 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
for.inc45.i270:238 %zext_ln121_6 = zext i6 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln121_6"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:264 %mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:280 %sext_ln127_3 = sext i16 %tmp_61

]]></Node>
<StgValue><ssdm name="sext_ln127_3"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:281 %mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:527 %OutPadConv4_load_18 = load i8 %OutPadConv4_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_18"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:528 %OutPadConv4_1_load_18 = load i8 %OutPadConv4_1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_18"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:529 %OutPadConv4_2_load_18 = load i8 %OutPadConv4_2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_18"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:530 %tmp_77 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_18, i2 1, i16 %OutPadConv4_1_load_18, i2 2, i16 %OutPadConv4_2_load_18, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:544 %OutPadConv4_load_19 = load i8 %OutPadConv4_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_19"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:545 %OutPadConv4_1_load_19 = load i8 %OutPadConv4_1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_19"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:546 %OutPadConv4_2_load_19 = load i8 %OutPadConv4_2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_19"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:547 %tmp_78 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_19, i2 0, i16 %OutPadConv4_1_load_19, i2 1, i16 %OutPadConv4_2_load_19, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:553 %add_ln127_37 = add i8 %zext_ln121_6, i8 112

]]></Node>
<StgValue><ssdm name="add_ln127_37"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:554 %zext_ln127_31 = zext i8 %add_ln127_37

]]></Node>
<StgValue><ssdm name="zext_ln127_31"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:555 %OutPadConv4_addr_20 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_20"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:556 %OutPadConv4_1_addr_20 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_20"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:557 %OutPadConv4_2_addr_20 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_20"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:558 %OutPadConv4_load_20 = load i8 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:559 %OutPadConv4_1_load_20 = load i8 %OutPadConv4_1_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_20"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:560 %OutPadConv4_2_load_20 = load i8 %OutPadConv4_2_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_20"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:571 %zext_ln127_33 = zext i8 %tmp_180

]]></Node>
<StgValue><ssdm name="zext_ln127_33"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:572 %OutPadConv4_addr_21 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:573 %OutPadConv4_1_addr_21 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_21"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:574 %OutPadConv4_2_addr_21 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_21"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:575 %OutPadConv4_load_21 = load i8 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:576 %OutPadConv4_1_load_21 = load i8 %OutPadConv4_1_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_21"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:577 %OutPadConv4_2_load_21 = load i8 %OutPadConv4_2_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_21"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i270:615 %add_ln127_45 = add i9 %zext_ln121_2, i9 340

]]></Node>
<StgValue><ssdm name="add_ln127_45"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:616 %zext_ln127_37 = zext i9 %add_ln127_45

]]></Node>
<StgValue><ssdm name="zext_ln127_37"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:617 %mul_ln127_54 = mul i19 %zext_ln127_37, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_54"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:618 %tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_54, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:42 %sext_ln127_8 = sext i16 %Weights_load_91

]]></Node>
<StgValue><ssdm name="sext_ln127_8"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:141 %Weights_load_110 = load i14 %Weights_addr_110

]]></Node>
<StgValue><ssdm name="Weights_load_110"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:264 %mul_ln127_1 = mul i24 %sext_ln127_1, i24 %sext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:266 %shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_145, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:267 %add_ln127_1 = add i24 %shl_ln4, i24 %mul_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:281 %mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:294 %sext_ln127_5 = sext i16 %tmp_62

]]></Node>
<StgValue><ssdm name="sext_ln127_5"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:295 %mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:558 %OutPadConv4_load_20 = load i8 %OutPadConv4_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_20"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:559 %OutPadConv4_1_load_20 = load i8 %OutPadConv4_1_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_20"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:560 %OutPadConv4_2_load_20 = load i8 %OutPadConv4_2_addr_20

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_20"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:561 %tmp_79 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_20, i2 1, i16 %OutPadConv4_1_load_20, i2 2, i16 %OutPadConv4_2_load_20, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:575 %OutPadConv4_load_21 = load i8 %OutPadConv4_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_21"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:576 %OutPadConv4_1_load_21 = load i8 %OutPadConv4_1_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_21"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:577 %OutPadConv4_2_load_21 = load i8 %OutPadConv4_2_addr_21

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_21"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:578 %tmp_80 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_21, i2 0, i16 %OutPadConv4_1_load_21, i2 1, i16 %OutPadConv4_2_load_21, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:588 %zext_ln127_35 = zext i8 %tmp_182

]]></Node>
<StgValue><ssdm name="zext_ln127_35"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:589 %OutPadConv4_addr_22 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_22"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:590 %OutPadConv4_1_addr_22 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_22"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:591 %OutPadConv4_2_addr_22 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_22"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:592 %OutPadConv4_load_22 = load i8 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:593 %OutPadConv4_1_load_22 = load i8 %OutPadConv4_1_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_22"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:594 %OutPadConv4_2_load_22 = load i8 %OutPadConv4_2_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_22"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:601 %add_ln127_43 = add i8 %zext_ln121_6, i8 113

]]></Node>
<StgValue><ssdm name="add_ln127_43"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:602 %zext_ln127_36 = zext i8 %add_ln127_43

]]></Node>
<StgValue><ssdm name="zext_ln127_36"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:603 %OutPadConv4_addr_23 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_23"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:604 %OutPadConv4_1_addr_23 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_23"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:605 %OutPadConv4_2_addr_23 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_23"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:606 %OutPadConv4_load_23 = load i8 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:607 %OutPadConv4_1_load_23 = load i8 %OutPadConv4_1_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_23"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:608 %OutPadConv4_2_load_23 = load i8 %OutPadConv4_2_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_23"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:646 %add_ln127_49 = add i8 %zext_ln121_3, i8 165

]]></Node>
<StgValue><ssdm name="add_ln127_49"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i270:647 %sext_ln127_80 = sext i8 %add_ln127_49

]]></Node>
<StgValue><ssdm name="sext_ln127_80"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:648 %zext_ln127_40 = zext i9 %sext_ln127_80

]]></Node>
<StgValue><ssdm name="zext_ln127_40"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:649 %mul_ln127_55 = mul i19 %zext_ln127_40, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_55"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:650 %tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_55, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:47 %sext_ln127_10 = sext i16 %Weights_load_92

]]></Node>
<StgValue><ssdm name="sext_ln127_10"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:267 %add_ln127_1 = add i24 %shl_ln4, i24 %mul_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:281 %mul_ln127_2 = mul i24 %sext_ln127_3, i24 %sext_ln127_6

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:282 %tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:283 %shl_ln127_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_146, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_1"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:284 %add_ln127_3 = add i24 %shl_ln127_1, i24 %mul_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:295 %mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:311 %sext_ln127_7 = sext i16 %tmp_63

]]></Node>
<StgValue><ssdm name="sext_ln127_7"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:312 %mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:592 %OutPadConv4_load_22 = load i8 %OutPadConv4_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_22"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:593 %OutPadConv4_1_load_22 = load i8 %OutPadConv4_1_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_22"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:594 %OutPadConv4_2_load_22 = load i8 %OutPadConv4_2_addr_22

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_22"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:595 %tmp_81 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_22, i2 2, i16 %OutPadConv4_1_load_22, i2 0, i16 %OutPadConv4_2_load_22, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:606 %OutPadConv4_load_23 = load i8 %OutPadConv4_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_23"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:607 %OutPadConv4_1_load_23 = load i8 %OutPadConv4_1_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_23"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:608 %OutPadConv4_2_load_23 = load i8 %OutPadConv4_2_addr_23

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_23"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:609 %tmp_82 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_23, i2 1, i16 %OutPadConv4_1_load_23, i2 2, i16 %OutPadConv4_2_load_23, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:619 %zext_ln127_38 = zext i8 %tmp_185

]]></Node>
<StgValue><ssdm name="zext_ln127_38"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:620 %OutPadConv4_addr_24 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_24"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:621 %OutPadConv4_1_addr_24 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_24"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:622 %OutPadConv4_2_addr_24 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_24"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:623 %OutPadConv4_load_24 = load i8 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:624 %OutPadConv4_1_load_24 = load i8 %OutPadConv4_1_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_24"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:625 %OutPadConv4_2_load_24 = load i8 %OutPadConv4_2_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_24"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:632 %add_ln127_47 = add i8 %zext_ln121_6, i8 140

]]></Node>
<StgValue><ssdm name="add_ln127_47"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:633 %zext_ln127_39 = zext i8 %add_ln127_47

]]></Node>
<StgValue><ssdm name="zext_ln127_39"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:634 %OutPadConv4_addr_25 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_25"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:635 %OutPadConv4_1_addr_25 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_25"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:636 %OutPadConv4_2_addr_25 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_25"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:637 %OutPadConv4_load_25 = load i8 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:638 %OutPadConv4_1_load_25 = load i8 %OutPadConv4_1_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_25"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:639 %OutPadConv4_2_load_25 = load i8 %OutPadConv4_2_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_25"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:664 %add_ln127_51 = add i8 %zext_ln121_3, i8 166

]]></Node>
<StgValue><ssdm name="add_ln127_51"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i270:665 %sext_ln127_81 = sext i8 %add_ln127_51

]]></Node>
<StgValue><ssdm name="sext_ln127_81"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:666 %zext_ln127_42 = zext i9 %sext_ln127_81

]]></Node>
<StgValue><ssdm name="zext_ln127_42"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:667 %mul_ln127_56 = mul i19 %zext_ln127_42, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_56"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:668 %tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_56, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="647" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:52 %sext_ln127_12 = sext i16 %Weights_load_93

]]></Node>
<StgValue><ssdm name="sext_ln127_12"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:284 %add_ln127_3 = add i24 %shl_ln127_1, i24 %mul_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:295 %mul_ln127_3 = mul i24 %sext_ln127_5, i24 %sext_ln127_8

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:296 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:297 %shl_ln127_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_147, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_2"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:298 %add_ln127_5 = add i24 %shl_ln127_2, i24 %mul_ln127_3

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:312 %mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:325 %sext_ln127_9 = sext i16 %tmp_64

]]></Node>
<StgValue><ssdm name="sext_ln127_9"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:326 %mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:623 %OutPadConv4_load_24 = load i8 %OutPadConv4_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_24"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:624 %OutPadConv4_1_load_24 = load i8 %OutPadConv4_1_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_24"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:625 %OutPadConv4_2_load_24 = load i8 %OutPadConv4_2_addr_24

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_24"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:626 %tmp_83 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_24, i2 0, i16 %OutPadConv4_1_load_24, i2 1, i16 %OutPadConv4_2_load_24, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:637 %OutPadConv4_load_25 = load i8 %OutPadConv4_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_25"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:638 %OutPadConv4_1_load_25 = load i8 %OutPadConv4_1_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_25"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:639 %OutPadConv4_2_load_25 = load i8 %OutPadConv4_2_addr_25

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_25"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:640 %tmp_84 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_25, i2 1, i16 %OutPadConv4_1_load_25, i2 2, i16 %OutPadConv4_2_load_25, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:651 %zext_ln127_41 = zext i8 %tmp_188

]]></Node>
<StgValue><ssdm name="zext_ln127_41"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:652 %OutPadConv4_addr_26 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_41

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_26"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:653 %OutPadConv4_1_addr_26 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_41

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_26"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:654 %OutPadConv4_2_addr_26 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_41

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_26"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:655 %OutPadConv4_load_26 = load i8 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:656 %OutPadConv4_1_load_26 = load i8 %OutPadConv4_1_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_26"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:657 %OutPadConv4_2_load_26 = load i8 %OutPadConv4_2_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_26"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:669 %zext_ln127_43 = zext i8 %tmp_190

]]></Node>
<StgValue><ssdm name="zext_ln127_43"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:670 %OutPadConv4_addr_27 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_43

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_27"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:671 %OutPadConv4_1_addr_27 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_43

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_27"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:672 %OutPadConv4_2_addr_27 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_43

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_27"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:673 %OutPadConv4_load_27 = load i8 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:674 %OutPadConv4_1_load_27 = load i8 %OutPadConv4_1_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_27"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:675 %OutPadConv4_2_load_27 = load i8 %OutPadConv4_2_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_27"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:696 %add_ln127_55 = add i8 %zext_ln121_3, i8 168

]]></Node>
<StgValue><ssdm name="add_ln127_55"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i270:697 %sext_ln127_82 = sext i8 %add_ln127_55

]]></Node>
<StgValue><ssdm name="sext_ln127_82"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i270:698 %zext_ln127_45 = zext i9 %sext_ln127_82

]]></Node>
<StgValue><ssdm name="zext_ln127_45"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i270:699 %mul_ln127_57 = mul i19 %zext_ln127_45, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln127_57"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:700 %tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln127_57, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="683" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:60 %sext_ln127_14 = sext i16 %Weights_load_94

]]></Node>
<StgValue><ssdm name="sext_ln127_14"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:298 %add_ln127_5 = add i24 %shl_ln127_2, i24 %mul_ln127_3

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:312 %mul_ln127_4 = mul i24 %sext_ln127_7, i24 %sext_ln127_10

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:313 %tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:314 %shl_ln127_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_148, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_3"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:315 %add_ln127_7 = add i24 %shl_ln127_3, i24 %mul_ln127_4

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:326 %mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:342 %sext_ln127_11 = sext i16 %tmp_65

]]></Node>
<StgValue><ssdm name="sext_ln127_11"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:343 %mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:655 %OutPadConv4_load_26 = load i8 %OutPadConv4_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_26"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:656 %OutPadConv4_1_load_26 = load i8 %OutPadConv4_1_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_26"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:657 %OutPadConv4_2_load_26 = load i8 %OutPadConv4_2_addr_26

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_26"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:658 %tmp_85 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_26, i2 0, i16 %OutPadConv4_1_load_26, i2 1, i16 %OutPadConv4_2_load_26, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:673 %OutPadConv4_load_27 = load i8 %OutPadConv4_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_27"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:674 %OutPadConv4_1_load_27 = load i8 %OutPadConv4_1_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_27"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:675 %OutPadConv4_2_load_27 = load i8 %OutPadConv4_2_addr_27

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_27"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:676 %tmp_86 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_27, i2 2, i16 %OutPadConv4_1_load_27, i2 0, i16 %OutPadConv4_2_load_27, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:682 %add_ln127_53 = add i8 %zext_ln121_6, i8 141

]]></Node>
<StgValue><ssdm name="add_ln127_53"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:683 %zext_ln127_44 = zext i8 %add_ln127_53

]]></Node>
<StgValue><ssdm name="zext_ln127_44"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:684 %OutPadConv4_addr_28 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_44

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_28"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:685 %OutPadConv4_1_addr_28 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_44

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_28"/></StgValue>
</operation>

<operation id="704" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:686 %OutPadConv4_2_addr_28 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_44

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_28"/></StgValue>
</operation>

<operation id="705" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:687 %OutPadConv4_load_28 = load i8 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="706" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:688 %OutPadConv4_1_load_28 = load i8 %OutPadConv4_1_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_28"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:689 %OutPadConv4_2_load_28 = load i8 %OutPadConv4_2_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_28"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:701 %zext_ln127_46 = zext i8 %tmp_193

]]></Node>
<StgValue><ssdm name="zext_ln127_46"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:702 %OutPadConv4_addr_29 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_46

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_29"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:703 %OutPadConv4_1_addr_29 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_46

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_29"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:704 %OutPadConv4_2_addr_29 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_46

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_29"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:705 %OutPadConv4_load_29 = load i8 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:706 %OutPadConv4_1_load_29 = load i8 %OutPadConv4_1_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_29"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:707 %OutPadConv4_2_load_29 = load i8 %OutPadConv4_2_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_29"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:808 %add_ln127_69 = add i10 %zext_ln121_1, i10 589

]]></Node>
<StgValue><ssdm name="add_ln127_69"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:809 %zext_ln127_56 = zext i10 %add_ln127_69

]]></Node>
<StgValue><ssdm name="zext_ln127_56"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:810 %mul_ln127_61 = mul i21 %zext_ln127_56, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_61"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:811 %tmp_204 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_61, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:67 %sext_ln127_16 = sext i16 %Weights_load_95

]]></Node>
<StgValue><ssdm name="sext_ln127_16"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:315 %add_ln127_7 = add i24 %shl_ln127_3, i24 %mul_ln127_4

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:326 %mul_ln127_5 = mul i24 %sext_ln127_9, i24 %sext_ln127_12

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:327 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:328 %shl_ln127_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_149, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_4"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:329 %add_ln127_9 = add i24 %shl_ln127_4, i24 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:343 %mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:359 %sext_ln127_13 = sext i16 %tmp_66

]]></Node>
<StgValue><ssdm name="sext_ln127_13"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:360 %mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:687 %OutPadConv4_load_28 = load i8 %OutPadConv4_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_28"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:688 %OutPadConv4_1_load_28 = load i8 %OutPadConv4_1_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_28"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:689 %OutPadConv4_2_load_28 = load i8 %OutPadConv4_2_addr_28

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_28"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:690 %tmp_87 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_28, i2 1, i16 %OutPadConv4_1_load_28, i2 2, i16 %OutPadConv4_2_load_28, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:705 %OutPadConv4_load_29 = load i8 %OutPadConv4_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_29"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:706 %OutPadConv4_1_load_29 = load i8 %OutPadConv4_1_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_29"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:707 %OutPadConv4_2_load_29 = load i8 %OutPadConv4_2_addr_29

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_29"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:708 %tmp_88 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_29, i2 0, i16 %OutPadConv4_1_load_29, i2 1, i16 %OutPadConv4_2_load_29, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:714 %add_ln127_57 = add i8 %zext_ln121_6, i8 168

]]></Node>
<StgValue><ssdm name="add_ln127_57"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:715 %zext_ln127_47 = zext i8 %add_ln127_57

]]></Node>
<StgValue><ssdm name="zext_ln127_47"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:716 %OutPadConv4_addr_30 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_47

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_30"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:717 %OutPadConv4_1_addr_30 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_47

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_30"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:718 %OutPadConv4_2_addr_30 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_47

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_30"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:719 %OutPadConv4_load_30 = load i8 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:720 %OutPadConv4_1_load_30 = load i8 %OutPadConv4_1_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_30"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:721 %OutPadConv4_2_load_30 = load i8 %OutPadConv4_2_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_30"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:732 %zext_ln127_49 = zext i9 %tmp_196

]]></Node>
<StgValue><ssdm name="zext_ln127_49"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:733 %OutPadConv4_addr_31 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_49

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_31"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:734 %OutPadConv4_1_addr_31 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_49

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_31"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:735 %OutPadConv4_2_addr_31 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_49

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_31"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:736 %OutPadConv4_load_31 = load i8 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:737 %OutPadConv4_1_load_31 = load i8 %OutPadConv4_1_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_31"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:738 %OutPadConv4_2_load_31 = load i8 %OutPadConv4_2_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_31"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:825 %add_ln127_71 = add i10 %zext_ln121_1, i10 590

]]></Node>
<StgValue><ssdm name="add_ln127_71"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:826 %zext_ln127_58 = zext i10 %add_ln127_71

]]></Node>
<StgValue><ssdm name="zext_ln127_58"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:827 %mul_ln127_62 = mul i21 %zext_ln127_58, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_62"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:828 %tmp_206 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_62, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:72 %sext_ln127_18 = sext i16 %Weights_load_96

]]></Node>
<StgValue><ssdm name="sext_ln127_18"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:329 %add_ln127_9 = add i24 %shl_ln127_4, i24 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_9"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:343 %mul_ln127_6 = mul i24 %sext_ln127_11, i24 %sext_ln127_14

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:344 %tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:345 %shl_ln127_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_150, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_5"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:346 %add_ln127_11 = add i24 %shl_ln127_5, i24 %mul_ln127_6

]]></Node>
<StgValue><ssdm name="add_ln127_11"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:360 %mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:373 %sext_ln127_15 = sext i16 %tmp_67

]]></Node>
<StgValue><ssdm name="sext_ln127_15"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:374 %mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:719 %OutPadConv4_load_30 = load i8 %OutPadConv4_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_30"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:720 %OutPadConv4_1_load_30 = load i8 %OutPadConv4_1_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_30"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:721 %OutPadConv4_2_load_30 = load i8 %OutPadConv4_2_addr_30

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_30"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:722 %tmp_89 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_30, i2 1, i16 %OutPadConv4_1_load_30, i2 2, i16 %OutPadConv4_2_load_30, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:736 %OutPadConv4_load_31 = load i8 %OutPadConv4_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_31"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:737 %OutPadConv4_1_load_31 = load i8 %OutPadConv4_1_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_31"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:738 %OutPadConv4_2_load_31 = load i8 %OutPadConv4_2_addr_31

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_31"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:739 %tmp_90 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_31, i2 0, i16 %OutPadConv4_1_load_31, i2 1, i16 %OutPadConv4_2_load_31, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:749 %zext_ln127_51 = zext i9 %tmp_198

]]></Node>
<StgValue><ssdm name="zext_ln127_51"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:750 %OutPadConv4_addr_32 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_51

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_32"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:751 %OutPadConv4_1_addr_32 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_51

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_32"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:752 %OutPadConv4_2_addr_32 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_51

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_32"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:753 %OutPadConv4_load_32 = load i8 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:754 %OutPadConv4_1_load_32 = load i8 %OutPadConv4_1_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_32"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:755 %OutPadConv4_2_load_32 = load i8 %OutPadConv4_2_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_32"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i270:762 %add_ln127_63 = add i8 %zext_ln121_6, i8 169

]]></Node>
<StgValue><ssdm name="add_ln127_63"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:763 %zext_ln127_52 = zext i8 %add_ln127_63

]]></Node>
<StgValue><ssdm name="zext_ln127_52"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:764 %OutPadConv4_addr_33 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_52

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_33"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:765 %OutPadConv4_1_addr_33 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_52

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_33"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:766 %OutPadConv4_2_addr_33 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_52

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_33"/></StgValue>
</operation>

<operation id="784" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:767 %OutPadConv4_load_33 = load i8 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>

<operation id="785" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:768 %OutPadConv4_1_load_33 = load i8 %OutPadConv4_1_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_33"/></StgValue>
</operation>

<operation id="786" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:769 %OutPadConv4_2_load_33 = load i8 %OutPadConv4_2_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_33"/></StgValue>
</operation>

<operation id="787" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i270:857 %add_ln127_75 = add i10 %zext_ln121_1, i10 592

]]></Node>
<StgValue><ssdm name="add_ln127_75"/></StgValue>
</operation>

<operation id="788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i270:858 %zext_ln127_61 = zext i10 %add_ln127_75

]]></Node>
<StgValue><ssdm name="zext_ln127_61"/></StgValue>
</operation>

<operation id="789" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i270:859 %mul_ln127_63 = mul i21 %zext_ln127_61, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln127_63"/></StgValue>
</operation>

<operation id="790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:860 %tmp_209 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln127_63, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="791" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:77 %sext_ln127_20 = sext i16 %Weights_load_97

]]></Node>
<StgValue><ssdm name="sext_ln127_20"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:346 %add_ln127_11 = add i24 %shl_ln127_5, i24 %mul_ln127_6

]]></Node>
<StgValue><ssdm name="add_ln127_11"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:360 %mul_ln127_7 = mul i24 %sext_ln127_13, i24 %sext_ln127_16

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:361 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:362 %shl_ln127_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_151, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_6"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:363 %add_ln127_13 = add i24 %shl_ln127_6, i24 %mul_ln127_7

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:374 %mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:390 %sext_ln127_17 = sext i16 %tmp_68

]]></Node>
<StgValue><ssdm name="sext_ln127_17"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:391 %mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:753 %OutPadConv4_load_32 = load i8 %OutPadConv4_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_32"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:754 %OutPadConv4_1_load_32 = load i8 %OutPadConv4_1_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_32"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:755 %OutPadConv4_2_load_32 = load i8 %OutPadConv4_2_addr_32

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_32"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:756 %tmp_91 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_32, i2 2, i16 %OutPadConv4_1_load_32, i2 0, i16 %OutPadConv4_2_load_32, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:767 %OutPadConv4_load_33 = load i8 %OutPadConv4_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_33"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:768 %OutPadConv4_1_load_33 = load i8 %OutPadConv4_1_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_33"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:769 %OutPadConv4_2_load_33 = load i8 %OutPadConv4_2_addr_33

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_33"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:770 %tmp_92 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_33, i2 1, i16 %OutPadConv4_1_load_33, i2 2, i16 %OutPadConv4_2_load_33, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:780 %zext_ln127_54 = zext i9 %tmp_201

]]></Node>
<StgValue><ssdm name="zext_ln127_54"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:781 %OutPadConv4_addr_34 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_54

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_34"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:782 %OutPadConv4_1_addr_34 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_54

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_34"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:783 %OutPadConv4_2_addr_34 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_54

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_34"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:784 %OutPadConv4_load_34 = load i8 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:785 %OutPadConv4_1_load_34 = load i8 %OutPadConv4_1_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_34"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:786 %OutPadConv4_2_load_34 = load i8 %OutPadConv4_2_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_34"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:793 %add_ln127_67 = add i7 %zext_ln121_7, i7 68

]]></Node>
<StgValue><ssdm name="add_ln127_67"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i270:794 %sext_ln127_83 = sext i7 %add_ln127_67

]]></Node>
<StgValue><ssdm name="sext_ln127_83"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:795 %zext_ln127_55 = zext i8 %sext_ln127_83

]]></Node>
<StgValue><ssdm name="zext_ln127_55"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:796 %OutPadConv4_addr_35 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_55

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_35"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:797 %OutPadConv4_1_addr_35 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_55

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_35"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:798 %OutPadConv4_2_addr_35 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_55

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_35"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:799 %OutPadConv4_load_35 = load i8 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:800 %OutPadConv4_1_load_35 = load i8 %OutPadConv4_1_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_35"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:801 %OutPadConv4_2_load_35 = load i8 %OutPadConv4_2_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="824" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:363 %add_ln127_13 = add i24 %shl_ln127_6, i24 %mul_ln127_7

]]></Node>
<StgValue><ssdm name="add_ln127_13"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:374 %mul_ln127_8 = mul i24 %sext_ln127_15, i24 %sext_ln127_18

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:375 %tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:376 %shl_ln127_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_152, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_7"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:377 %add_ln127_15 = add i24 %shl_ln127_7, i24 %mul_ln127_8

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:391 %mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:784 %OutPadConv4_load_34 = load i8 %OutPadConv4_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_34"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:785 %OutPadConv4_1_load_34 = load i8 %OutPadConv4_1_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_34"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:786 %OutPadConv4_2_load_34 = load i8 %OutPadConv4_2_addr_34

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_34"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:787 %tmp_93 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_34, i2 0, i16 %OutPadConv4_1_load_34, i2 1, i16 %OutPadConv4_2_load_34, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:799 %OutPadConv4_load_35 = load i8 %OutPadConv4_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_35"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:800 %OutPadConv4_1_load_35 = load i8 %OutPadConv4_1_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_35"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:801 %OutPadConv4_2_load_35 = load i8 %OutPadConv4_2_addr_35

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_35"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:802 %tmp_94 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_35, i2 1, i16 %OutPadConv4_1_load_35, i2 2, i16 %OutPadConv4_2_load_35, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:812 %zext_ln127_57 = zext i9 %tmp_204

]]></Node>
<StgValue><ssdm name="zext_ln127_57"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:813 %OutPadConv4_addr_36 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_57

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_36"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:814 %OutPadConv4_1_addr_36 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_57

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_36"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:815 %OutPadConv4_2_addr_36 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_57

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_36"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:816 %OutPadConv4_load_36 = load i8 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:817 %OutPadConv4_1_load_36 = load i8 %OutPadConv4_1_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_36"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:818 %OutPadConv4_2_load_36 = load i8 %OutPadConv4_2_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_36"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:829 %zext_ln127_59 = zext i9 %tmp_206

]]></Node>
<StgValue><ssdm name="zext_ln127_59"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:830 %OutPadConv4_addr_37 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_59

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_37"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:831 %OutPadConv4_1_addr_37 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_59

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_37"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:832 %OutPadConv4_2_addr_37 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_59

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_37"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:833 %OutPadConv4_load_37 = load i8 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:834 %OutPadConv4_1_load_37 = load i8 %OutPadConv4_1_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_37"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:835 %OutPadConv4_2_load_37 = load i8 %OutPadConv4_2_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:82 %sext_ln127_22 = sext i16 %Weights_load_98

]]></Node>
<StgValue><ssdm name="sext_ln127_22"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:377 %add_ln127_15 = add i24 %shl_ln127_7, i24 %mul_ln127_8

]]></Node>
<StgValue><ssdm name="add_ln127_15"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:391 %mul_ln127_9 = mul i24 %sext_ln127_17, i24 %sext_ln127_20

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:392 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:393 %shl_ln127_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_153, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_8"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:394 %add_ln127_17 = add i24 %shl_ln127_8, i24 %mul_ln127_9

]]></Node>
<StgValue><ssdm name="add_ln127_17"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:404 %sext_ln127_19 = sext i16 %tmp_69

]]></Node>
<StgValue><ssdm name="sext_ln127_19"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:405 %mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:816 %OutPadConv4_load_36 = load i8 %OutPadConv4_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_36"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:817 %OutPadConv4_1_load_36 = load i8 %OutPadConv4_1_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_36"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:818 %OutPadConv4_2_load_36 = load i8 %OutPadConv4_2_addr_36

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_36"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:819 %tmp_95 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_36, i2 0, i16 %OutPadConv4_1_load_36, i2 1, i16 %OutPadConv4_2_load_36, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:833 %OutPadConv4_load_37 = load i8 %OutPadConv4_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_37"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:834 %OutPadConv4_1_load_37 = load i8 %OutPadConv4_1_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_37"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:835 %OutPadConv4_2_load_37 = load i8 %OutPadConv4_2_addr_37

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_37"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:836 %tmp_96 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv4_load_37, i2 2, i16 %OutPadConv4_1_load_37, i2 0, i16 %OutPadConv4_2_load_37, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i270:842 %add_ln127_73 = add i7 %zext_ln121_7, i7 69

]]></Node>
<StgValue><ssdm name="add_ln127_73"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i270:843 %sext_ln127_84 = sext i7 %add_ln127_73

]]></Node>
<StgValue><ssdm name="sext_ln127_84"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i270:844 %zext_ln127_60 = zext i8 %sext_ln127_84

]]></Node>
<StgValue><ssdm name="zext_ln127_60"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:845 %OutPadConv4_addr_38 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_60

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_38"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:846 %OutPadConv4_1_addr_38 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_60

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_38"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:847 %OutPadConv4_2_addr_38 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_60

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_38"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:848 %OutPadConv4_load_38 = load i8 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:849 %OutPadConv4_1_load_38 = load i8 %OutPadConv4_1_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_38"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:850 %OutPadConv4_2_load_38 = load i8 %OutPadConv4_2_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_38"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i270:861 %zext_ln127_62 = zext i9 %tmp_209

]]></Node>
<StgValue><ssdm name="zext_ln127_62"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:862 %OutPadConv4_addr_39 = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln127_62

]]></Node>
<StgValue><ssdm name="OutPadConv4_addr_39"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:863 %OutPadConv4_1_addr_39 = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln127_62

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_addr_39"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:864 %OutPadConv4_2_addr_39 = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln127_62

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_addr_39"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:865 %OutPadConv4_load_39 = load i8 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:866 %OutPadConv4_1_load_39 = load i8 %OutPadConv4_1_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_39"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:867 %OutPadConv4_2_load_39 = load i8 %OutPadConv4_2_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:87 %sext_ln127_24 = sext i16 %Weights_load_99

]]></Node>
<StgValue><ssdm name="sext_ln127_24"/></StgValue>
</operation>

<operation id="885" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:394 %add_ln127_17 = add i24 %shl_ln127_8, i24 %mul_ln127_9

]]></Node>
<StgValue><ssdm name="add_ln127_17"/></StgValue>
</operation>

<operation id="886" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:405 %mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:406 %tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="888" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:421 %sext_ln127_21 = sext i16 %tmp_70

]]></Node>
<StgValue><ssdm name="sext_ln127_21"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:422 %mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:848 %OutPadConv4_load_38 = load i8 %OutPadConv4_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_38"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:849 %OutPadConv4_1_load_38 = load i8 %OutPadConv4_1_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_38"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:850 %OutPadConv4_2_load_38 = load i8 %OutPadConv4_2_addr_38

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_38"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:851 %tmp_97 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv4_load_38, i2 1, i16 %OutPadConv4_1_load_38, i2 2, i16 %OutPadConv4_2_load_38, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="894" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:865 %OutPadConv4_load_39 = load i8 %OutPadConv4_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_load_39"/></StgValue>
</operation>

<operation id="895" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:866 %OutPadConv4_1_load_39 = load i8 %OutPadConv4_1_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_1_load_39"/></StgValue>
</operation>

<operation id="896" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="8">
<![CDATA[
for.inc45.i270:867 %OutPadConv4_2_load_39 = load i8 %OutPadConv4_2_addr_39

]]></Node>
<StgValue><ssdm name="OutPadConv4_2_load_39"/></StgValue>
</operation>

<operation id="897" st_id="22" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i270:868 %tmp_98 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv4_load_39, i2 0, i16 %OutPadConv4_1_load_39, i2 1, i16 %OutPadConv4_2_load_39, i16 0, i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="898" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:92 %sext_ln127_26 = sext i16 %Weights_load_100

]]></Node>
<StgValue><ssdm name="sext_ln127_26"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:405 %mul_ln127_10 = mul i24 %sext_ln127_19, i24 %sext_ln127_22

]]></Node>
<StgValue><ssdm name="mul_ln127_10"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:407 %shl_ln127_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_154, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_9"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:408 %add_ln127_19 = add i24 %shl_ln127_9, i24 %mul_ln127_10

]]></Node>
<StgValue><ssdm name="add_ln127_19"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:422 %mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:438 %sext_ln127_23 = sext i16 %tmp_71

]]></Node>
<StgValue><ssdm name="sext_ln127_23"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:439 %mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="905" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:97 %sext_ln127_28 = sext i16 %Weights_load_101

]]></Node>
<StgValue><ssdm name="sext_ln127_28"/></StgValue>
</operation>

<operation id="906" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:408 %add_ln127_19 = add i24 %shl_ln127_9, i24 %mul_ln127_10

]]></Node>
<StgValue><ssdm name="add_ln127_19"/></StgValue>
</operation>

<operation id="907" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:422 %mul_ln127_11 = mul i24 %sext_ln127_21, i24 %sext_ln127_24

]]></Node>
<StgValue><ssdm name="mul_ln127_11"/></StgValue>
</operation>

<operation id="908" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:423 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="909" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:424 %shl_ln127_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_155, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_s"/></StgValue>
</operation>

<operation id="910" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:425 %add_ln127_21 = add i24 %shl_ln127_s, i24 %mul_ln127_11

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="911" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:439 %mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="912" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:452 %sext_ln127_25 = sext i16 %tmp_72

]]></Node>
<StgValue><ssdm name="sext_ln127_25"/></StgValue>
</operation>

<operation id="913" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:453 %mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="914" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:102 %sext_ln127_30 = sext i16 %Weights_load_102

]]></Node>
<StgValue><ssdm name="sext_ln127_30"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:425 %add_ln127_21 = add i24 %shl_ln127_s, i24 %mul_ln127_11

]]></Node>
<StgValue><ssdm name="add_ln127_21"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:439 %mul_ln127_12 = mul i24 %sext_ln127_23, i24 %sext_ln127_26

]]></Node>
<StgValue><ssdm name="mul_ln127_12"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:440 %tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="918" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:441 %shl_ln127_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_156, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_10"/></StgValue>
</operation>

<operation id="919" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:442 %add_ln127_23 = add i24 %shl_ln127_10, i24 %mul_ln127_12

]]></Node>
<StgValue><ssdm name="add_ln127_23"/></StgValue>
</operation>

<operation id="920" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:453 %mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:469 %sext_ln127_27 = sext i16 %tmp_73

]]></Node>
<StgValue><ssdm name="sext_ln127_27"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:470 %mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:107 %sext_ln127_32 = sext i16 %Weights_load_103

]]></Node>
<StgValue><ssdm name="sext_ln127_32"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:442 %add_ln127_23 = add i24 %shl_ln127_10, i24 %mul_ln127_12

]]></Node>
<StgValue><ssdm name="add_ln127_23"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:453 %mul_ln127_13 = mul i24 %sext_ln127_25, i24 %sext_ln127_28

]]></Node>
<StgValue><ssdm name="mul_ln127_13"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:454 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:455 %shl_ln127_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_157, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_11"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:456 %add_ln127_25 = add i24 %shl_ln127_11, i24 %mul_ln127_13

]]></Node>
<StgValue><ssdm name="add_ln127_25"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:470 %mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:483 %sext_ln127_29 = sext i16 %tmp_74

]]></Node>
<StgValue><ssdm name="sext_ln127_29"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:484 %mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:112 %sext_ln127_34 = sext i16 %Weights_load_104

]]></Node>
<StgValue><ssdm name="sext_ln127_34"/></StgValue>
</operation>

<operation id="933" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:456 %add_ln127_25 = add i24 %shl_ln127_11, i24 %mul_ln127_13

]]></Node>
<StgValue><ssdm name="add_ln127_25"/></StgValue>
</operation>

<operation id="934" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:470 %mul_ln127_14 = mul i24 %sext_ln127_27, i24 %sext_ln127_30

]]></Node>
<StgValue><ssdm name="mul_ln127_14"/></StgValue>
</operation>

<operation id="935" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:471 %tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:472 %shl_ln127_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_158, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_12"/></StgValue>
</operation>

<operation id="937" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:473 %add_ln127_27 = add i24 %shl_ln127_12, i24 %mul_ln127_14

]]></Node>
<StgValue><ssdm name="add_ln127_27"/></StgValue>
</operation>

<operation id="938" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:484 %mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:500 %sext_ln127_31 = sext i16 %tmp_75

]]></Node>
<StgValue><ssdm name="sext_ln127_31"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:501 %mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:117 %sext_ln127_36 = sext i16 %Weights_load_105

]]></Node>
<StgValue><ssdm name="sext_ln127_36"/></StgValue>
</operation>

<operation id="942" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:473 %add_ln127_27 = add i24 %shl_ln127_12, i24 %mul_ln127_14

]]></Node>
<StgValue><ssdm name="add_ln127_27"/></StgValue>
</operation>

<operation id="943" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:484 %mul_ln127_15 = mul i24 %sext_ln127_29, i24 %sext_ln127_32

]]></Node>
<StgValue><ssdm name="mul_ln127_15"/></StgValue>
</operation>

<operation id="944" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:485 %tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="945" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:486 %shl_ln127_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_159, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_13"/></StgValue>
</operation>

<operation id="946" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:487 %add_ln127_29 = add i24 %shl_ln127_13, i24 %mul_ln127_15

]]></Node>
<StgValue><ssdm name="add_ln127_29"/></StgValue>
</operation>

<operation id="947" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:501 %mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>

<operation id="948" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:517 %sext_ln127_33 = sext i16 %tmp_76

]]></Node>
<StgValue><ssdm name="sext_ln127_33"/></StgValue>
</operation>

<operation id="949" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:518 %mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="950" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:122 %sext_ln127_38 = sext i16 %Weights_load_106

]]></Node>
<StgValue><ssdm name="sext_ln127_38"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:487 %add_ln127_29 = add i24 %shl_ln127_13, i24 %mul_ln127_15

]]></Node>
<StgValue><ssdm name="add_ln127_29"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:501 %mul_ln127_16 = mul i24 %sext_ln127_31, i24 %sext_ln127_34

]]></Node>
<StgValue><ssdm name="mul_ln127_16"/></StgValue>
</operation>

<operation id="953" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:502 %tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:503 %shl_ln127_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_160, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_14"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:504 %add_ln127_31 = add i24 %shl_ln127_14, i24 %mul_ln127_16

]]></Node>
<StgValue><ssdm name="add_ln127_31"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:518 %mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:531 %sext_ln127_35 = sext i16 %tmp_77

]]></Node>
<StgValue><ssdm name="sext_ln127_35"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:532 %mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="959" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:127 %sext_ln127_40 = sext i16 %Weights_load_107

]]></Node>
<StgValue><ssdm name="sext_ln127_40"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:504 %add_ln127_31 = add i24 %shl_ln127_14, i24 %mul_ln127_16

]]></Node>
<StgValue><ssdm name="add_ln127_31"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:518 %mul_ln127_17 = mul i24 %sext_ln127_33, i24 %sext_ln127_36

]]></Node>
<StgValue><ssdm name="mul_ln127_17"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:519 %tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:520 %shl_ln127_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_161, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_15"/></StgValue>
</operation>

<operation id="964" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:521 %add_ln127_33 = add i24 %shl_ln127_15, i24 %mul_ln127_17

]]></Node>
<StgValue><ssdm name="add_ln127_33"/></StgValue>
</operation>

<operation id="965" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:532 %mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>

<operation id="966" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:548 %sext_ln127_37 = sext i16 %tmp_78

]]></Node>
<StgValue><ssdm name="sext_ln127_37"/></StgValue>
</operation>

<operation id="967" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:549 %mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="968" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:132 %sext_ln127_42 = sext i16 %Weights_load_108

]]></Node>
<StgValue><ssdm name="sext_ln127_42"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:521 %add_ln127_33 = add i24 %shl_ln127_15, i24 %mul_ln127_17

]]></Node>
<StgValue><ssdm name="add_ln127_33"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:532 %mul_ln127_18 = mul i24 %sext_ln127_35, i24 %sext_ln127_38

]]></Node>
<StgValue><ssdm name="mul_ln127_18"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:533 %tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:534 %shl_ln127_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_162, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_16"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:535 %add_ln127_35 = add i24 %shl_ln127_16, i24 %mul_ln127_18

]]></Node>
<StgValue><ssdm name="add_ln127_35"/></StgValue>
</operation>

<operation id="974" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:549 %mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>

<operation id="975" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:562 %sext_ln127_39 = sext i16 %tmp_79

]]></Node>
<StgValue><ssdm name="sext_ln127_39"/></StgValue>
</operation>

<operation id="976" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:563 %mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="977" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:137 %sext_ln127_44 = sext i16 %Weights_load_109

]]></Node>
<StgValue><ssdm name="sext_ln127_44"/></StgValue>
</operation>

<operation id="978" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:535 %add_ln127_35 = add i24 %shl_ln127_16, i24 %mul_ln127_18

]]></Node>
<StgValue><ssdm name="add_ln127_35"/></StgValue>
</operation>

<operation id="979" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:549 %mul_ln127_19 = mul i24 %sext_ln127_37, i24 %sext_ln127_40

]]></Node>
<StgValue><ssdm name="mul_ln127_19"/></StgValue>
</operation>

<operation id="980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:550 %tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="981" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:551 %shl_ln127_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_178, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_17"/></StgValue>
</operation>

<operation id="982" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:552 %add_ln127_36 = add i24 %shl_ln127_17, i24 %mul_ln127_19

]]></Node>
<StgValue><ssdm name="add_ln127_36"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:563 %mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:579 %sext_ln127_41 = sext i16 %tmp_80

]]></Node>
<StgValue><ssdm name="sext_ln127_41"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:580 %mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="986" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:142 %sext_ln127_46 = sext i16 %Weights_load_110

]]></Node>
<StgValue><ssdm name="sext_ln127_46"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:143 %arrayidx32_sum_4_3 = add i11 %empty, i11 627

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_3"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:144 %arrayidx32_sum_4_3_cast = zext i11 %arrayidx32_sum_4_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_3_cast"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:145 %Weights_addr_111 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_111"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:146 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:552 %add_ln127_36 = add i24 %shl_ln127_17, i24 %mul_ln127_19

]]></Node>
<StgValue><ssdm name="add_ln127_36"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:563 %mul_ln127_20 = mul i24 %sext_ln127_39, i24 %sext_ln127_42

]]></Node>
<StgValue><ssdm name="mul_ln127_20"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:564 %tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:565 %shl_ln127_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_179, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_18"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:566 %add_ln127_38 = add i24 %shl_ln127_18, i24 %mul_ln127_20

]]></Node>
<StgValue><ssdm name="add_ln127_38"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:580 %mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:596 %sext_ln127_43 = sext i16 %tmp_81

]]></Node>
<StgValue><ssdm name="sext_ln127_43"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:597 %mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="999" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:146 %Weights_load_111 = load i14 %Weights_addr_111

]]></Node>
<StgValue><ssdm name="Weights_load_111"/></StgValue>
</operation>

<operation id="1000" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:147 %sext_ln127_48 = sext i16 %Weights_load_111

]]></Node>
<StgValue><ssdm name="sext_ln127_48"/></StgValue>
</operation>

<operation id="1001" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:148 %arrayidx32_sum_4_4 = add i11 %empty, i11 628

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_4"/></StgValue>
</operation>

<operation id="1002" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:149 %arrayidx32_sum_4_4_cast = zext i11 %arrayidx32_sum_4_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_4_4_cast"/></StgValue>
</operation>

<operation id="1003" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:150 %Weights_addr_112 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_4_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_112"/></StgValue>
</operation>

<operation id="1004" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:151 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="1005" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:153 %arrayidx32_sum_5 = add i11 %empty, i11 629

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5"/></StgValue>
</operation>

<operation id="1006" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:154 %arrayidx32_sum_5_cast = zext i11 %arrayidx32_sum_5

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_cast"/></StgValue>
</operation>

<operation id="1007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:155 %Weights_addr_113 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_113"/></StgValue>
</operation>

<operation id="1008" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:156 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="1009" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:566 %add_ln127_38 = add i24 %shl_ln127_18, i24 %mul_ln127_20

]]></Node>
<StgValue><ssdm name="add_ln127_38"/></StgValue>
</operation>

<operation id="1010" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:580 %mul_ln127_21 = mul i24 %sext_ln127_41, i24 %sext_ln127_44

]]></Node>
<StgValue><ssdm name="mul_ln127_21"/></StgValue>
</operation>

<operation id="1011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:581 %tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1012" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:582 %shl_ln127_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_181, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_19"/></StgValue>
</operation>

<operation id="1013" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:583 %add_ln127_40 = add i24 %shl_ln127_19, i24 %mul_ln127_21

]]></Node>
<StgValue><ssdm name="add_ln127_40"/></StgValue>
</operation>

<operation id="1014" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:597 %mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>

<operation id="1015" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:610 %sext_ln127_45 = sext i16 %tmp_82

]]></Node>
<StgValue><ssdm name="sext_ln127_45"/></StgValue>
</operation>

<operation id="1016" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:611 %mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1017" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:151 %Weights_load_112 = load i14 %Weights_addr_112

]]></Node>
<StgValue><ssdm name="Weights_load_112"/></StgValue>
</operation>

<operation id="1018" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:152 %sext_ln127_50 = sext i16 %Weights_load_112

]]></Node>
<StgValue><ssdm name="sext_ln127_50"/></StgValue>
</operation>

<operation id="1019" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:156 %Weights_load_113 = load i14 %Weights_addr_113

]]></Node>
<StgValue><ssdm name="Weights_load_113"/></StgValue>
</operation>

<operation id="1020" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:158 %arrayidx32_sum_5_1 = add i11 %empty, i11 630

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_1"/></StgValue>
</operation>

<operation id="1021" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:159 %arrayidx32_sum_5_1_cast = zext i11 %arrayidx32_sum_5_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_1_cast"/></StgValue>
</operation>

<operation id="1022" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:160 %Weights_addr_114 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_114"/></StgValue>
</operation>

<operation id="1023" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:161 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="1024" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:163 %arrayidx32_sum_5_2 = add i11 %empty, i11 631

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_2"/></StgValue>
</operation>

<operation id="1025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:164 %arrayidx32_sum_5_2_cast = zext i11 %arrayidx32_sum_5_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_2_cast"/></StgValue>
</operation>

<operation id="1026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:165 %Weights_addr_115 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_115"/></StgValue>
</operation>

<operation id="1027" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:166 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="1028" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:583 %add_ln127_40 = add i24 %shl_ln127_19, i24 %mul_ln127_21

]]></Node>
<StgValue><ssdm name="add_ln127_40"/></StgValue>
</operation>

<operation id="1029" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:597 %mul_ln127_22 = mul i24 %sext_ln127_43, i24 %sext_ln127_46

]]></Node>
<StgValue><ssdm name="mul_ln127_22"/></StgValue>
</operation>

<operation id="1030" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:598 %tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1031" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:599 %shl_ln127_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_183, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_20"/></StgValue>
</operation>

<operation id="1032" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:600 %add_ln127_42 = add i24 %shl_ln127_20, i24 %mul_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_42"/></StgValue>
</operation>

<operation id="1033" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:611 %mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:627 %sext_ln127_47 = sext i16 %tmp_83

]]></Node>
<StgValue><ssdm name="sext_ln127_47"/></StgValue>
</operation>

<operation id="1035" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:628 %mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>

<operation id="1271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0">
<![CDATA[
for.body4.i276.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1036" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:157 %sext_ln127_52 = sext i16 %Weights_load_113

]]></Node>
<StgValue><ssdm name="sext_ln127_52"/></StgValue>
</operation>

<operation id="1037" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:161 %Weights_load_114 = load i14 %Weights_addr_114

]]></Node>
<StgValue><ssdm name="Weights_load_114"/></StgValue>
</operation>

<operation id="1038" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:166 %Weights_load_115 = load i14 %Weights_addr_115

]]></Node>
<StgValue><ssdm name="Weights_load_115"/></StgValue>
</operation>

<operation id="1039" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:168 %arrayidx32_sum_5_3 = add i11 %empty, i11 632

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_3"/></StgValue>
</operation>

<operation id="1040" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:169 %arrayidx32_sum_5_3_cast = zext i11 %arrayidx32_sum_5_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_3_cast"/></StgValue>
</operation>

<operation id="1041" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:170 %Weights_addr_116 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_116"/></StgValue>
</operation>

<operation id="1042" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:171 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="1043" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:173 %arrayidx32_sum_5_4 = add i11 %empty, i11 633

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_4"/></StgValue>
</operation>

<operation id="1044" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:174 %arrayidx32_sum_5_4_cast = zext i11 %arrayidx32_sum_5_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_5_4_cast"/></StgValue>
</operation>

<operation id="1045" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:175 %Weights_addr_117 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_5_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_117"/></StgValue>
</operation>

<operation id="1046" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:176 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="1047" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:600 %add_ln127_42 = add i24 %shl_ln127_20, i24 %mul_ln127_22

]]></Node>
<StgValue><ssdm name="add_ln127_42"/></StgValue>
</operation>

<operation id="1048" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:611 %mul_ln127_23 = mul i24 %sext_ln127_45, i24 %sext_ln127_48

]]></Node>
<StgValue><ssdm name="mul_ln127_23"/></StgValue>
</operation>

<operation id="1049" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:612 %tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1050" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:613 %shl_ln127_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_184, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_21"/></StgValue>
</operation>

<operation id="1051" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:614 %add_ln127_44 = add i24 %shl_ln127_21, i24 %mul_ln127_23

]]></Node>
<StgValue><ssdm name="add_ln127_44"/></StgValue>
</operation>

<operation id="1052" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:628 %mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>

<operation id="1053" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:641 %sext_ln127_49 = sext i16 %tmp_84

]]></Node>
<StgValue><ssdm name="sext_ln127_49"/></StgValue>
</operation>

<operation id="1054" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:642 %mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1055" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:162 %sext_ln127_54 = sext i16 %Weights_load_114

]]></Node>
<StgValue><ssdm name="sext_ln127_54"/></StgValue>
</operation>

<operation id="1056" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:171 %Weights_load_116 = load i14 %Weights_addr_116

]]></Node>
<StgValue><ssdm name="Weights_load_116"/></StgValue>
</operation>

<operation id="1057" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:176 %Weights_load_117 = load i14 %Weights_addr_117

]]></Node>
<StgValue><ssdm name="Weights_load_117"/></StgValue>
</operation>

<operation id="1058" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:178 %arrayidx32_sum_6 = add i11 %empty, i11 634

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6"/></StgValue>
</operation>

<operation id="1059" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:179 %arrayidx32_sum_6_cast = zext i11 %arrayidx32_sum_6

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_cast"/></StgValue>
</operation>

<operation id="1060" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:180 %Weights_addr_118 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_118"/></StgValue>
</operation>

<operation id="1061" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:181 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="1062" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:183 %arrayidx32_sum_6_1 = add i11 %empty, i11 635

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_1"/></StgValue>
</operation>

<operation id="1063" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:184 %arrayidx32_sum_6_1_cast = zext i11 %arrayidx32_sum_6_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_1_cast"/></StgValue>
</operation>

<operation id="1064" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:185 %Weights_addr_119 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_119"/></StgValue>
</operation>

<operation id="1065" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:186 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="1066" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:614 %add_ln127_44 = add i24 %shl_ln127_21, i24 %mul_ln127_23

]]></Node>
<StgValue><ssdm name="add_ln127_44"/></StgValue>
</operation>

<operation id="1067" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:628 %mul_ln127_24 = mul i24 %sext_ln127_47, i24 %sext_ln127_50

]]></Node>
<StgValue><ssdm name="mul_ln127_24"/></StgValue>
</operation>

<operation id="1068" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:629 %tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1069" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:630 %shl_ln127_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_186, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_22"/></StgValue>
</operation>

<operation id="1070" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:631 %add_ln127_46 = add i24 %shl_ln127_22, i24 %mul_ln127_24

]]></Node>
<StgValue><ssdm name="add_ln127_46"/></StgValue>
</operation>

<operation id="1071" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:642 %mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>

<operation id="1072" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:659 %sext_ln127_51 = sext i16 %tmp_85

]]></Node>
<StgValue><ssdm name="sext_ln127_51"/></StgValue>
</operation>

<operation id="1073" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:660 %mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1074" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:167 %sext_ln127_56 = sext i16 %Weights_load_115

]]></Node>
<StgValue><ssdm name="sext_ln127_56"/></StgValue>
</operation>

<operation id="1075" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:181 %Weights_load_118 = load i14 %Weights_addr_118

]]></Node>
<StgValue><ssdm name="Weights_load_118"/></StgValue>
</operation>

<operation id="1076" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:186 %Weights_load_119 = load i14 %Weights_addr_119

]]></Node>
<StgValue><ssdm name="Weights_load_119"/></StgValue>
</operation>

<operation id="1077" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:188 %arrayidx32_sum_6_2 = add i11 %empty, i11 636

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_2"/></StgValue>
</operation>

<operation id="1078" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:189 %arrayidx32_sum_6_2_cast = zext i11 %arrayidx32_sum_6_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_2_cast"/></StgValue>
</operation>

<operation id="1079" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:190 %Weights_addr_120 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_120"/></StgValue>
</operation>

<operation id="1080" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:191 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="1081" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:193 %arrayidx32_sum_6_3 = add i11 %empty, i11 637

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_3"/></StgValue>
</operation>

<operation id="1082" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:194 %arrayidx32_sum_6_3_cast = zext i11 %arrayidx32_sum_6_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_3_cast"/></StgValue>
</operation>

<operation id="1083" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:195 %Weights_addr_121 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_121"/></StgValue>
</operation>

<operation id="1084" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:196 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="1085" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:631 %add_ln127_46 = add i24 %shl_ln127_22, i24 %mul_ln127_24

]]></Node>
<StgValue><ssdm name="add_ln127_46"/></StgValue>
</operation>

<operation id="1086" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:642 %mul_ln127_25 = mul i24 %sext_ln127_49, i24 %sext_ln127_52

]]></Node>
<StgValue><ssdm name="mul_ln127_25"/></StgValue>
</operation>

<operation id="1087" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:643 %tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1088" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:644 %shl_ln127_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_187, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_23"/></StgValue>
</operation>

<operation id="1089" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:645 %add_ln127_48 = add i24 %shl_ln127_23, i24 %mul_ln127_25

]]></Node>
<StgValue><ssdm name="add_ln127_48"/></StgValue>
</operation>

<operation id="1090" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:660 %mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>

<operation id="1091" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:677 %sext_ln127_53 = sext i16 %tmp_86

]]></Node>
<StgValue><ssdm name="sext_ln127_53"/></StgValue>
</operation>

<operation id="1092" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:678 %mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1093" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:172 %sext_ln127_58 = sext i16 %Weights_load_116

]]></Node>
<StgValue><ssdm name="sext_ln127_58"/></StgValue>
</operation>

<operation id="1094" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:191 %Weights_load_120 = load i14 %Weights_addr_120

]]></Node>
<StgValue><ssdm name="Weights_load_120"/></StgValue>
</operation>

<operation id="1095" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:196 %Weights_load_121 = load i14 %Weights_addr_121

]]></Node>
<StgValue><ssdm name="Weights_load_121"/></StgValue>
</operation>

<operation id="1096" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:198 %arrayidx32_sum_6_4 = add i11 %empty, i11 638

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_4"/></StgValue>
</operation>

<operation id="1097" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:199 %arrayidx32_sum_6_4_cast = zext i11 %arrayidx32_sum_6_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_6_4_cast"/></StgValue>
</operation>

<operation id="1098" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:200 %Weights_addr_122 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_6_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_122"/></StgValue>
</operation>

<operation id="1099" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:201 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="1100" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:203 %arrayidx32_sum_7 = add i11 %empty, i11 639

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7"/></StgValue>
</operation>

<operation id="1101" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:204 %arrayidx32_sum_7_cast = zext i11 %arrayidx32_sum_7

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_cast"/></StgValue>
</operation>

<operation id="1102" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:205 %Weights_addr_123 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_123"/></StgValue>
</operation>

<operation id="1103" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:206 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="1104" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:645 %add_ln127_48 = add i24 %shl_ln127_23, i24 %mul_ln127_25

]]></Node>
<StgValue><ssdm name="add_ln127_48"/></StgValue>
</operation>

<operation id="1105" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:660 %mul_ln127_26 = mul i24 %sext_ln127_51, i24 %sext_ln127_54

]]></Node>
<StgValue><ssdm name="mul_ln127_26"/></StgValue>
</operation>

<operation id="1106" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:661 %tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1107" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:662 %shl_ln127_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_189, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_24"/></StgValue>
</operation>

<operation id="1108" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:663 %add_ln127_50 = add i24 %shl_ln127_24, i24 %mul_ln127_26

]]></Node>
<StgValue><ssdm name="add_ln127_50"/></StgValue>
</operation>

<operation id="1109" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:678 %mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>

<operation id="1110" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:691 %sext_ln127_55 = sext i16 %tmp_87

]]></Node>
<StgValue><ssdm name="sext_ln127_55"/></StgValue>
</operation>

<operation id="1111" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:692 %mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1112" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:177 %sext_ln127_60 = sext i16 %Weights_load_117

]]></Node>
<StgValue><ssdm name="sext_ln127_60"/></StgValue>
</operation>

<operation id="1113" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:201 %Weights_load_122 = load i14 %Weights_addr_122

]]></Node>
<StgValue><ssdm name="Weights_load_122"/></StgValue>
</operation>

<operation id="1114" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:206 %Weights_load_123 = load i14 %Weights_addr_123

]]></Node>
<StgValue><ssdm name="Weights_load_123"/></StgValue>
</operation>

<operation id="1115" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:208 %arrayidx32_sum_7_1 = add i11 %empty, i11 640

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_1"/></StgValue>
</operation>

<operation id="1116" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:209 %arrayidx32_sum_7_1_cast = zext i11 %arrayidx32_sum_7_1

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_1_cast"/></StgValue>
</operation>

<operation id="1117" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:210 %Weights_addr_124 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_124"/></StgValue>
</operation>

<operation id="1118" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:211 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="1119" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:213 %arrayidx32_sum_7_2 = add i11 %empty, i11 641

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_2"/></StgValue>
</operation>

<operation id="1120" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:214 %arrayidx32_sum_7_2_cast = zext i11 %arrayidx32_sum_7_2

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_2_cast"/></StgValue>
</operation>

<operation id="1121" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:215 %Weights_addr_125 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_125"/></StgValue>
</operation>

<operation id="1122" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:216 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="1123" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:663 %add_ln127_50 = add i24 %shl_ln127_24, i24 %mul_ln127_26

]]></Node>
<StgValue><ssdm name="add_ln127_50"/></StgValue>
</operation>

<operation id="1124" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:678 %mul_ln127_27 = mul i24 %sext_ln127_53, i24 %sext_ln127_56

]]></Node>
<StgValue><ssdm name="mul_ln127_27"/></StgValue>
</operation>

<operation id="1125" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:679 %tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1126" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:680 %shl_ln127_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_191, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_25"/></StgValue>
</operation>

<operation id="1127" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:681 %add_ln127_52 = add i24 %shl_ln127_25, i24 %mul_ln127_27

]]></Node>
<StgValue><ssdm name="add_ln127_52"/></StgValue>
</operation>

<operation id="1128" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:692 %mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>

<operation id="1129" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:709 %sext_ln127_57 = sext i16 %tmp_88

]]></Node>
<StgValue><ssdm name="sext_ln127_57"/></StgValue>
</operation>

<operation id="1130" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:710 %mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1131" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:211 %Weights_load_124 = load i14 %Weights_addr_124

]]></Node>
<StgValue><ssdm name="Weights_load_124"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:216 %Weights_load_125 = load i14 %Weights_addr_125

]]></Node>
<StgValue><ssdm name="Weights_load_125"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:218 %arrayidx32_sum_7_3 = add i11 %empty, i11 642

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_3"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:219 %arrayidx32_sum_7_3_cast = zext i11 %arrayidx32_sum_7_3

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_3_cast"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:220 %Weights_addr_126 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_126"/></StgValue>
</operation>

<operation id="1136" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:221 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:223 %arrayidx32_sum_7_4 = add i11 %empty, i11 643

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_4"/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:224 %arrayidx32_sum_7_4_cast = zext i11 %arrayidx32_sum_7_4

]]></Node>
<StgValue><ssdm name="arrayidx32_sum_7_4_cast"/></StgValue>
</operation>

<operation id="1139" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:225 %Weights_addr_127 = getelementptr i16 %Weights, i64 0, i64 %arrayidx32_sum_7_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_127"/></StgValue>
</operation>

<operation id="1140" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:226 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="1141" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:681 %add_ln127_52 = add i24 %shl_ln127_25, i24 %mul_ln127_27

]]></Node>
<StgValue><ssdm name="add_ln127_52"/></StgValue>
</operation>

<operation id="1142" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:692 %mul_ln127_28 = mul i24 %sext_ln127_55, i24 %sext_ln127_58

]]></Node>
<StgValue><ssdm name="mul_ln127_28"/></StgValue>
</operation>

<operation id="1143" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:693 %tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1144" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:694 %shl_ln127_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_192, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_26"/></StgValue>
</operation>

<operation id="1145" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:695 %add_ln127_54 = add i24 %shl_ln127_26, i24 %mul_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127_54"/></StgValue>
</operation>

<operation id="1146" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:710 %mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1147" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="5">
<![CDATA[
for.inc45.i270:8 %n_8_cast79 = zext i5 %select_ln119_1

]]></Node>
<StgValue><ssdm name="n_8_cast79"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:14 %arrayidx31_sum = add i11 %n_8_cast79, i11 1244

]]></Node>
<StgValue><ssdm name="arrayidx31_sum"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:15 %arrayidx31_sum_cast = zext i11 %arrayidx31_sum

]]></Node>
<StgValue><ssdm name="arrayidx31_sum_cast"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:16 %Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx31_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:17 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc45.i270:19 %p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln119_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc45.i270:20 %tmp_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln119_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i270:21 %p_shl138 = zext i9 %tmp_164

]]></Node>
<StgValue><ssdm name="p_shl138"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:22 %empty_213 = add i11 %p_shl, i11 %p_shl138

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:221 %Weights_load_126 = load i14 %Weights_addr_126

]]></Node>
<StgValue><ssdm name="Weights_load_126"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:226 %Weights_load_127 = load i14 %Weights_addr_127

]]></Node>
<StgValue><ssdm name="Weights_load_127"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="7">
<![CDATA[
for.inc45.i270:228 %zext_ln121 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:695 %add_ln127_54 = add i24 %shl_ln127_26, i24 %mul_ln127_28

]]></Node>
<StgValue><ssdm name="add_ln127_54"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:710 %mul_ln127_29 = mul i24 %sext_ln127_57, i24 %sext_ln127_60

]]></Node>
<StgValue><ssdm name="mul_ln127_29"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:711 %tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:712 %shl_ln127_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_194, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_27"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:713 %add_ln127_56 = add i24 %shl_ln127_27, i24 %mul_ln127_29

]]></Node>
<StgValue><ssdm name="add_ln127_56"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i270:878 %add_ln129_1 = add i11 %zext_ln121, i11 %empty_213

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1165" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i270:17 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="1166" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:713 %add_ln127_56 = add i24 %shl_ln127_27, i24 %mul_ln127_29

]]></Node>
<StgValue><ssdm name="add_ln127_56"/></StgValue>
</operation>

<operation id="1167" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:725 %tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1168" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:182 %sext_ln127_62 = sext i16 %Weights_load_118

]]></Node>
<StgValue><ssdm name="sext_ln127_62"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:723 %sext_ln127_59 = sext i16 %tmp_89

]]></Node>
<StgValue><ssdm name="sext_ln127_59"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:724 %mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1171" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:187 %sext_ln127_64 = sext i16 %Weights_load_119

]]></Node>
<StgValue><ssdm name="sext_ln127_64"/></StgValue>
</operation>

<operation id="1172" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:724 %mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>

<operation id="1173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:740 %sext_ln127_61 = sext i16 %tmp_90

]]></Node>
<StgValue><ssdm name="sext_ln127_61"/></StgValue>
</operation>

<operation id="1174" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:741 %mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:192 %sext_ln127_66 = sext i16 %Weights_load_120

]]></Node>
<StgValue><ssdm name="sext_ln127_66"/></StgValue>
</operation>

<operation id="1176" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:724 %mul_ln127_30 = mul i24 %sext_ln127_59, i24 %sext_ln127_62

]]></Node>
<StgValue><ssdm name="mul_ln127_30"/></StgValue>
</operation>

<operation id="1177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:726 %shl_ln127_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_195, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_28"/></StgValue>
</operation>

<operation id="1178" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:727 %add_ln127_58 = add i24 %shl_ln127_28, i24 %mul_ln127_30

]]></Node>
<StgValue><ssdm name="add_ln127_58"/></StgValue>
</operation>

<operation id="1179" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:741 %mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>

<operation id="1180" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:757 %sext_ln127_63 = sext i16 %tmp_91

]]></Node>
<StgValue><ssdm name="sext_ln127_63"/></StgValue>
</operation>

<operation id="1181" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:758 %mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1182" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:197 %sext_ln127_68 = sext i16 %Weights_load_121

]]></Node>
<StgValue><ssdm name="sext_ln127_68"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:727 %add_ln127_58 = add i24 %shl_ln127_28, i24 %mul_ln127_30

]]></Node>
<StgValue><ssdm name="add_ln127_58"/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:741 %mul_ln127_31 = mul i24 %sext_ln127_61, i24 %sext_ln127_64

]]></Node>
<StgValue><ssdm name="mul_ln127_31"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:742 %tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_58, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1186" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:743 %shl_ln127_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_197, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_29"/></StgValue>
</operation>

<operation id="1187" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:744 %add_ln127_60 = add i24 %shl_ln127_29, i24 %mul_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_60"/></StgValue>
</operation>

<operation id="1188" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:758 %mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>

<operation id="1189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:771 %sext_ln127_65 = sext i16 %tmp_92

]]></Node>
<StgValue><ssdm name="sext_ln127_65"/></StgValue>
</operation>

<operation id="1190" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:772 %mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1191" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:202 %sext_ln127_70 = sext i16 %Weights_load_122

]]></Node>
<StgValue><ssdm name="sext_ln127_70"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:744 %add_ln127_60 = add i24 %shl_ln127_29, i24 %mul_ln127_31

]]></Node>
<StgValue><ssdm name="add_ln127_60"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:758 %mul_ln127_32 = mul i24 %sext_ln127_63, i24 %sext_ln127_66

]]></Node>
<StgValue><ssdm name="mul_ln127_32"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:759 %tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:760 %shl_ln127_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_199, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_30"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:761 %add_ln127_62 = add i24 %shl_ln127_30, i24 %mul_ln127_32

]]></Node>
<StgValue><ssdm name="add_ln127_62"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:772 %mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:788 %sext_ln127_67 = sext i16 %tmp_93

]]></Node>
<StgValue><ssdm name="sext_ln127_67"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:789 %mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1200" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:207 %sext_ln127_72 = sext i16 %Weights_load_123

]]></Node>
<StgValue><ssdm name="sext_ln127_72"/></StgValue>
</operation>

<operation id="1201" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:761 %add_ln127_62 = add i24 %shl_ln127_30, i24 %mul_ln127_32

]]></Node>
<StgValue><ssdm name="add_ln127_62"/></StgValue>
</operation>

<operation id="1202" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:772 %mul_ln127_33 = mul i24 %sext_ln127_65, i24 %sext_ln127_68

]]></Node>
<StgValue><ssdm name="mul_ln127_33"/></StgValue>
</operation>

<operation id="1203" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:773 %tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1204" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:774 %shl_ln127_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_200, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_31"/></StgValue>
</operation>

<operation id="1205" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:775 %add_ln127_64 = add i24 %shl_ln127_31, i24 %mul_ln127_33

]]></Node>
<StgValue><ssdm name="add_ln127_64"/></StgValue>
</operation>

<operation id="1206" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:789 %mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>

<operation id="1207" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:803 %sext_ln127_69 = sext i16 %tmp_94

]]></Node>
<StgValue><ssdm name="sext_ln127_69"/></StgValue>
</operation>

<operation id="1208" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:804 %mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1209" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:212 %sext_ln127_74 = sext i16 %Weights_load_124

]]></Node>
<StgValue><ssdm name="sext_ln127_74"/></StgValue>
</operation>

<operation id="1210" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:775 %add_ln127_64 = add i24 %shl_ln127_31, i24 %mul_ln127_33

]]></Node>
<StgValue><ssdm name="add_ln127_64"/></StgValue>
</operation>

<operation id="1211" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:789 %mul_ln127_34 = mul i24 %sext_ln127_67, i24 %sext_ln127_70

]]></Node>
<StgValue><ssdm name="mul_ln127_34"/></StgValue>
</operation>

<operation id="1212" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:790 %tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_64, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1213" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:791 %shl_ln127_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_202, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_32"/></StgValue>
</operation>

<operation id="1214" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:792 %add_ln127_66 = add i24 %shl_ln127_32, i24 %mul_ln127_34

]]></Node>
<StgValue><ssdm name="add_ln127_66"/></StgValue>
</operation>

<operation id="1215" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:804 %mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>

<operation id="1216" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:820 %sext_ln127_71 = sext i16 %tmp_95

]]></Node>
<StgValue><ssdm name="sext_ln127_71"/></StgValue>
</operation>

<operation id="1217" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:821 %mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:217 %sext_ln127_76 = sext i16 %Weights_load_125

]]></Node>
<StgValue><ssdm name="sext_ln127_76"/></StgValue>
</operation>

<operation id="1219" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:792 %add_ln127_66 = add i24 %shl_ln127_32, i24 %mul_ln127_34

]]></Node>
<StgValue><ssdm name="add_ln127_66"/></StgValue>
</operation>

<operation id="1220" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:804 %mul_ln127_35 = mul i24 %sext_ln127_69, i24 %sext_ln127_72

]]></Node>
<StgValue><ssdm name="mul_ln127_35"/></StgValue>
</operation>

<operation id="1221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:805 %tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1222" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:806 %shl_ln127_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_203, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_33"/></StgValue>
</operation>

<operation id="1223" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:807 %add_ln127_68 = add i24 %shl_ln127_33, i24 %mul_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_68"/></StgValue>
</operation>

<operation id="1224" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:821 %mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>

<operation id="1225" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:837 %sext_ln127_73 = sext i16 %tmp_96

]]></Node>
<StgValue><ssdm name="sext_ln127_73"/></StgValue>
</operation>

<operation id="1226" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:838 %mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1227" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:222 %sext_ln127_78 = sext i16 %Weights_load_126

]]></Node>
<StgValue><ssdm name="sext_ln127_78"/></StgValue>
</operation>

<operation id="1228" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:807 %add_ln127_68 = add i24 %shl_ln127_33, i24 %mul_ln127_35

]]></Node>
<StgValue><ssdm name="add_ln127_68"/></StgValue>
</operation>

<operation id="1229" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:821 %mul_ln127_36 = mul i24 %sext_ln127_71, i24 %sext_ln127_74

]]></Node>
<StgValue><ssdm name="mul_ln127_36"/></StgValue>
</operation>

<operation id="1230" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:822 %tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1231" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:823 %shl_ln127_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_205, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_34"/></StgValue>
</operation>

<operation id="1232" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:824 %add_ln127_70 = add i24 %shl_ln127_34, i24 %mul_ln127_36

]]></Node>
<StgValue><ssdm name="add_ln127_70"/></StgValue>
</operation>

<operation id="1233" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:838 %mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>

<operation id="1234" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:852 %sext_ln127_75 = sext i16 %tmp_97

]]></Node>
<StgValue><ssdm name="sext_ln127_75"/></StgValue>
</operation>

<operation id="1235" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:853 %mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:227 %sext_ln127_79 = sext i16 %Weights_load_127

]]></Node>
<StgValue><ssdm name="sext_ln127_79"/></StgValue>
</operation>

<operation id="1237" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:824 %add_ln127_70 = add i24 %shl_ln127_34, i24 %mul_ln127_36

]]></Node>
<StgValue><ssdm name="add_ln127_70"/></StgValue>
</operation>

<operation id="1238" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:838 %mul_ln127_37 = mul i24 %sext_ln127_73, i24 %sext_ln127_76

]]></Node>
<StgValue><ssdm name="mul_ln127_37"/></StgValue>
</operation>

<operation id="1239" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:839 %tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_70, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1240" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:840 %shl_ln127_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_207, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_35"/></StgValue>
</operation>

<operation id="1241" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:841 %add_ln127_72 = add i24 %shl_ln127_35, i24 %mul_ln127_37

]]></Node>
<StgValue><ssdm name="add_ln127_72"/></StgValue>
</operation>

<operation id="1242" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:853 %mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>

<operation id="1243" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i270:869 %sext_ln127_77 = sext i16 %tmp_98

]]></Node>
<StgValue><ssdm name="sext_ln127_77"/></StgValue>
</operation>

<operation id="1244" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:870 %mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1245" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:841 %add_ln127_72 = add i24 %shl_ln127_35, i24 %mul_ln127_37

]]></Node>
<StgValue><ssdm name="add_ln127_72"/></StgValue>
</operation>

<operation id="1246" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:853 %mul_ln127_38 = mul i24 %sext_ln127_75, i24 %sext_ln127_78

]]></Node>
<StgValue><ssdm name="mul_ln127_38"/></StgValue>
</operation>

<operation id="1247" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:854 %tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1248" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:855 %shl_ln127_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_208, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_36"/></StgValue>
</operation>

<operation id="1249" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:856 %add_ln127_74 = add i24 %shl_ln127_36, i24 %mul_ln127_38

]]></Node>
<StgValue><ssdm name="add_ln127_74"/></StgValue>
</operation>

<operation id="1250" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:870 %mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1251" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:856 %add_ln127_74 = add i24 %shl_ln127_36, i24 %mul_ln127_38

]]></Node>
<StgValue><ssdm name="add_ln127_74"/></StgValue>
</operation>

<operation id="1252" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:870 %mul_ln127_39 = mul i24 %sext_ln127_77, i24 %sext_ln127_79

]]></Node>
<StgValue><ssdm name="mul_ln127_39"/></StgValue>
</operation>

<operation id="1253" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:871 %tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1254" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i270:872 %shl_ln127_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_210, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln127_37"/></StgValue>
</operation>

<operation id="1255" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:873 %add_ln127_76 = add i24 %shl_ln127_37, i24 %mul_ln127_39

]]></Node>
<StgValue><ssdm name="add_ln127_76"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1256" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i270:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_1_loop_for_ap_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i270:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1258" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i270:18 %conv_i_i16_i86_i227 = sext i16 %Weights_load

]]></Node>
<StgValue><ssdm name="conv_i_i16_i86_i227"/></StgValue>
</operation>

<operation id="1259" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i270:232 %specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln121"/></StgValue>
</operation>

<operation id="1260" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i270:873 %add_ln127_76 = add i24 %shl_ln127_37, i24 %mul_ln127_39

]]></Node>
<StgValue><ssdm name="add_ln127_76"/></StgValue>
</operation>

<operation id="1261" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i270:874 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln127_76, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1262" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i270:875 %sext_ln129 = sext i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="1263" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i270:876 %add_ln129 = add i17 %sext_ln129, i17 %conv_i_i16_i86_i227

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="1264" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i270:877 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln129, i32 16

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1265" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i270:879 %zext_ln129 = zext i11 %add_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="1266" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i270:880 %OutConv4_addr = getelementptr i16 %OutConv4, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="OutConv4_addr"/></StgValue>
</operation>

<operation id="1267" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i270:881 %add_ln129_2 = add i16 %Weights_load, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="1268" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i270:882 %select_ln129 = select i1 %tmp_211, i16 0, i16 %add_ln129_2

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="1269" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i270:883 %store_ln129 = store i16 %select_ln129, i11 %OutConv4_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1270" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i270:887 %br_ln121 = br void %for.body4.i230

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
