{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@localhost " "Can't contact license server \"1717@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1429720467199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429720467403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429720467600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 18:34:25 2015 " "Processing started: Wed Apr 22 18:34:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429720467600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429720467600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tmdb_vme -c tmdb_vme " "Command: quartus_map --read_settings_files=on --write_settings_files=off tmdb_vme -c tmdb_vme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429720467601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429720472434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/common/rstgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/common/rstgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rstgen-rtl " "Found design unit 1: rstgen-rtl" {  } { { "../common/rstgen.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/rstgen.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720477825 ""} { "Info" "ISGN_ENTITY_NAME" "1 rstgen " "Found entity 1: rstgen" {  } { { "../common/rstgen.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/rstgen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720477825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720477825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/common/functions_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/common/functions_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions_pkg " "Found design unit 1: functions_pkg" {  } { { "../common/functions_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/functions_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions_pkg-body " "Found design unit 2: functions_pkg-body" {  } { { "../common/functions_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/functions_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720478194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/clocking/my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/clocking/my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478535 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720478535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/clocking/clkman.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/clocking/clkman.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkman-rtl " "Found design unit 1: clkman-rtl" {  } { { "../tmdb_vme/Clocking/clkman.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478908 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkman " "Found entity 1: clkman" {  } { { "../tmdb_vme/Clocking/clkman.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720478908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720478908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/mfpgaif/mfpgaif_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/mfpgaif/mfpgaif_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfpgaif_pkg " "Found design unit 1: mfpgaif_pkg" {  } { { "../tmdb_vme/mfpgaif/mfpgaif_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfpgaif_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720479260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mfpgaif_pkg-body " "Found design unit 2: mfpgaif_pkg-body" {  } { { "../tmdb_vme/mfpgaif/mfpgaif_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfpgaif_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720479260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720479260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfpgaif-rtl " "Found design unit 1: mfpgaif-rtl" {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720479642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfpgaif " "Found entity 1: mfpgaif" {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720479642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720479642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif_usr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif_usr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vmeif_usr " "Found design unit 1: vmeif_usr" {  } { { "../tmdb_vme/vmeif/vmeif_usr.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif_usr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480022 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vmeif_usr-body " "Found design unit 2: vmeif_usr-body" {  } { { "../tmdb_vme/vmeif/vmeif_usr.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif_usr.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720480022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vmeif_pkg " "Found design unit 1: vmeif_pkg" {  } { { "../tmdb_vme/vmeif/vmeif_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vmeif_pkg-body " "Found design unit 2: vmeif_pkg-body" {  } { { "../tmdb_vme/vmeif/vmeif_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif_pkg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720480398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vmeif/vmeif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vmeif-vmeif_one " "Found design unit 1: vmeif-vmeif_one" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480802 ""} { "Info" "ISGN_ENTITY_NAME" "1 vmeif " "Found entity 1: vmeif" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720480802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720480802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs_usr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs_usr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vRegs_usr " "Found design unit 1: vRegs_usr" {  } { { "../tmdb_vme/vRegs/vRegs_usr.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs_usr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vRegs_usr-body " "Found design unit 2: vRegs_usr-body" {  } { { "../tmdb_vme/vRegs/vRegs_usr.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs_usr.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720481158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vRegs_pkg " "Found design unit 1: vRegs_pkg" {  } { { "../tmdb_vme/vRegs/vRegs_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481564 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vRegs_pkg-body " "Found design unit 2: vRegs_pkg-body" {  } { { "../tmdb_vme/vRegs/vRegs_pkg.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs_pkg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720481564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/vregs/vregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vRegs-rtl " "Found design unit 1: vRegs-rtl" {  } { { "../tmdb_vme/vRegs/vRegs.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481942 ""} { "Info" "ISGN_ENTITY_NAME" "1 vRegs " "Found entity 1: vRegs" {  } { { "../tmdb_vme/vRegs/vRegs.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720481942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720481942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/v/varaujof/projects/ise/tmdb/tmdb_vme/tmdb_vme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/v/varaujof/projects/ise/tmdb/tmdb_vme/tmdb_vme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tmdb_vme-rtl " "Found design unit 1: tmdb_vme-rtl" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720482309 ""} { "Info" "ISGN_ENTITY_NAME" "1 tmdb_vme " "Found entity 1: tmdb_vme" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720482309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720482309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tmdb_vme " "Elaborating entity \"tmdb_vme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429720482959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ttc_SDA tmdb_vme.vhd(43) " "VHDL Signal Declaration warning at tmdb_vme.vhd(43): used implicit default value for signal \"ttc_SDA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1429720482967 "|tmdb_vme"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ttc_SCL tmdb_vme.vhd(44) " "VHDL Signal Declaration warning at tmdb_vme.vhd(44): used implicit default value for signal \"ttc_SCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1429720482967 "|tmdb_vme"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "user_addr tmdb_vme.vhd(268) " "Verilog HDL or VHDL warning at tmdb_vme.vhd(268): object \"user_addr\" assigned a value but never read" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429720482968 "|tmdb_vme"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "user_dtack\[0\] tmdb_vme.vhd(261) " "Using initial value X (don't care) for net \"user_dtack\[0\]\" at tmdb_vme.vhd(261)" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 261 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429720482995 "|tmdb_vme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rstgen rstgen:master_rst_gen " "Elaborating entity \"rstgen\" for hierarchy \"rstgen:master_rst_gen\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "master_rst_gen" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720484359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkman clkman:clock_manager " "Elaborating entity \"clkman\" for hierarchy \"clkman:clock_manager\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "clock_manager" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720485838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll clkman:clock_manager\|my_pll:pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"clkman:clock_manager\|my_pll:pll_inst\"" {  } { { "../tmdb_vme/Clocking/clkman.vhd" "pll_inst" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720487101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "../tmdb_vme/Clocking/my_pll.vhd" "altpll_component" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720491207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720492616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 12500 " "Parameter \"clk1_phase_shift\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720492619 ""}  } { { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429720492619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429720494402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429720494402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720494413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmeif vmeif:my_vmeif " "Elaborating entity \"vmeif\" for hierarchy \"vmeif:my_vmeif\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "my_vmeif" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720495927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_vme_lword vmeif.vhd(223) " "Verilog HDL or VHDL warning at vmeif.vhd(223): object \"i_vme_lword\" assigned a value but never read" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429720495933 "|tmdb_vme|vmeif:my_vmeif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vRegs vRegs:vme_registers " "Elaborating entity \"vRegs\" for hierarchy \"vRegs:vme_registers\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "vme_registers" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720497558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_decRd vRegs.vhd(48) " "Verilog HDL or VHDL warning at vRegs.vhd(48): object \"r_decRd\" assigned a value but never read" {  } { { "../tmdb_vme/vRegs/vRegs.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429720497565 "|tmdb_vme|vRegs:vme_registers"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pWrite vRegs.vhd(36) " "Using initial value X (don't care) for net \"pWrite\" at vRegs.vhd(36)" {  } { { "../tmdb_vme/vRegs/vRegs.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429720497583 "|tmdb_vme|vRegs:vme_registers"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pRead vRegs.vhd(37) " "Using initial value X (don't care) for net \"pRead\" at vRegs.vhd(37)" {  } { { "../tmdb_vme/vRegs/vRegs.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vRegs/vRegs.vhd" 37 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429720497584 "|tmdb_vme|vRegs:vme_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfpgaif mfpgaif:fpga_interface " "Elaborating entity \"mfpgaif\" for hierarchy \"mfpgaif:fpga_interface\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "fpga_interface" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429720499070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_gate mfgpaif.vhd(161) " "VHDL Process Statement warning at mfgpaif.vhd(161): signal \"write_gate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1429720499074 "|tmdb_vme|mfpgaif:fpga_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_gate mfgpaif.vhd(163) " "VHDL Process Statement warning at mfgpaif.vhd(163): signal \"read_gate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1429720499076 "|tmdb_vme|mfpgaif:fpga_interface"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|tmdb_vme\|mfpgaif:fpga_interface\|state " "State machine \"\|tmdb_vme\|mfpgaif:fpga_interface\|state\" will be implemented as a safe state machine." {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 61 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1429720509575 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|tmdb_vme\|rstgen:master_rst_gen\|reset_state " "State machine \"\|tmdb_vme\|rstgen:master_rst_gen\|reset_state\" will be implemented as a safe state machine." {  } { { "../common/rstgen.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/rstgen.vhd" 36 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1429720509576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429720513163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 459 -1 0 } } { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 78 -1 0 } } { "../tmdb_vme/mfpgaif/mfgpaif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/mfpgaif/mfgpaif.vhd" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429720514065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429720514066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_PD VCC " "Pin \"ttc_PD\" is stuck at VCC" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_PD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_clk_sel VCC " "Pin \"ttc_clk_sel\" is stuck at VCC" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_clk_sel"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_jtag_rst_b GND " "Pin \"ttc_jtag_rst_b\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_jtag_rst_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[0\] GND " "Pin \"ttc_subaddr\[0\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[1\] GND " "Pin \"ttc_subaddr\[1\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[2\] GND " "Pin \"ttc_subaddr\[2\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[3\] GND " "Pin \"ttc_subaddr\[3\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[4\] GND " "Pin \"ttc_subaddr\[4\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[5\] GND " "Pin \"ttc_subaddr\[5\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[6\] GND " "Pin \"ttc_subaddr\[6\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_subaddr\[7\] GND " "Pin \"ttc_subaddr\[7\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_subaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[0\] VCC " "Pin \"ttc_Dout\[0\]\" is stuck at VCC" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[1\] VCC " "Pin \"ttc_Dout\[1\]\" is stuck at VCC" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[2\] VCC " "Pin \"ttc_Dout\[2\]\" is stuck at VCC" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[3\] GND " "Pin \"ttc_Dout\[3\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[4\] GND " "Pin \"ttc_Dout\[4\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[5\] GND " "Pin \"ttc_Dout\[5\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[6\] GND " "Pin \"ttc_Dout\[6\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_Dout\[7\] GND " "Pin \"ttc_Dout\[7\]\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_Dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_SDA GND " "Pin \"ttc_SDA\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_SDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "ttc_SCL GND " "Pin \"ttc_SCL\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|ttc_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "vme_oea GND " "Pin \"vme_oea\" is stuck at GND" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429720514940 "|tmdb_vme|vme_oea"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429720514940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429720515326 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429720518397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429720527929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720527929 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } } { "../tmdb_vme/Clocking/clkman.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 75 0 0 } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 331 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1429720530979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_status_1 " "No output dependent on input pin \"ttc_status_1\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_status_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_status_2 " "No output dependent on input pin \"ttc_status_2\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_status_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DQ\[0\] " "No output dependent on input pin \"ttc_DQ\[0\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DQ\[1\] " "No output dependent on input pin \"ttc_DQ\[1\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DQ\[2\] " "No output dependent on input pin \"ttc_DQ\[2\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DQ\[3\] " "No output dependent on input pin \"ttc_DQ\[3\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DoutStr " "No output dependent on input pin \"ttc_DoutStr\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DoutStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_SinErrStr " "No output dependent on input pin \"ttc_SinErrStr\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_SinErrStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_DbErrStr " "No output dependent on input pin \"ttc_DbErrStr\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_DbErrStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_BrcstStr1 " "No output dependent on input pin \"ttc_BrcstStr1\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_BrcstStr1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_BrcstStr2 " "No output dependent on input pin \"ttc_BrcstStr2\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_BrcstStr2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[0\] " "No output dependent on input pin \"ttc_Brcst\[0\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[1\] " "No output dependent on input pin \"ttc_Brcst\[1\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[2\] " "No output dependent on input pin \"ttc_Brcst\[2\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[3\] " "No output dependent on input pin \"ttc_Brcst\[3\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[4\] " "No output dependent on input pin \"ttc_Brcst\[4\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Brcst\[5\] " "No output dependent on input pin \"ttc_Brcst\[5\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Brcst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ttc_Ser_B_Ch " "No output dependent on input pin \"ttc_Ser_B_Ch\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|ttc_Ser_B_Ch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vme_add\[1\] " "No output dependent on input pin \"vme_add\[1\]\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|vme_add[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vme_lw " "No output dependent on input pin \"vme_lw\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|vme_lw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vme_sysclk " "No output dependent on input pin \"vme_sysclk\"" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429720533967 "|tmdb_vme|vme_sysclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429720533967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1345 " "Implemented 1345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429720534003 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429720534003 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429720534003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1184 " "Implemented 1184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429720534003 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429720534003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429720534003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429720536446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 18:35:36 2015 " "Processing ended: Wed Apr 22 18:35:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429720536446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429720536446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429720536446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429720536446 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@localhost " "Can't contact license server \"1717@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1429720544027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429720546201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429720546412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 18:35:42 2015 " "Processing started: Wed Apr 22 18:35:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429720546412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429720546412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tmdb_vme -c tmdb_vme " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tmdb_vme -c tmdb_vme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429720546413 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429720546567 ""}
{ "Info" "0" "" "Project  = tmdb_vme" {  } {  } 0 0 "Project  = tmdb_vme" 0 0 "Fitter" 0 0 1429720546568 ""}
{ "Info" "0" "" "Revision = tmdb_vme" {  } {  } 0 0 "Revision = tmdb_vme" 0 0 "Fitter" 0 0 1429720546568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1429720549804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tmdb_vme EP3C25F324C8 " "Selected device EP3C25F324C8 for design \"tmdb_vme\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429720549985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429720550081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429720550081 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429720550199 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429720550199 ""}  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1429720550199 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429720550741 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1429720550742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429720550762 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Device EP3C40F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429720551356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429720551356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1970 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429720551369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429720551369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1974 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429720551369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1976 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429720551369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1978 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429720551369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429720551369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429720551378 ""}
{ "Info" "ISTA_SDC_FOUND" "tmdb_vme.sdc " "Reading SDC File: 'tmdb_vme.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1429720553690 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553709 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553709 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1429720553709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1429720553710 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1429720553730 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1429720553732 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       clk_in " "  25.000       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553733 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  50.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429720553733 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1429720553733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429720553949 ""}  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkman:clock_manager|my_pll:pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429720553949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_3) " "Automatically promoted node clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""}  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkman:clock_manager|my_pll:pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429720553950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstgen:master_rst_gen\|rst  " "Automatically promoted node rstgen:master_rst_gen\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmeif:my_vmeif\|ADER\[0\]\[5\]~0 " "Destination node vmeif:my_vmeif\|ADER\[0\]\[5\]~0" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 916 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vmeif:my_vmeif|ADER[0][5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmeif:my_vmeif\|user_reset\[0\]~0 " "Destination node vmeif:my_vmeif\|user_reset\[0\]~0" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 102 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vmeif:my_vmeif|user_reset[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1685 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmeif:my_vmeif\|user_reset\[1\]~1 " "Destination node vmeif:my_vmeif\|user_reset\[1\]~1" {  } { { "../tmdb_vme/vmeif/vmeif.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/vmeif/vmeif.vhd" 102 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vmeif:my_vmeif|user_reset[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1686 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttc_reset_b~output " "Destination node ttc_reset_b~output" {  } { { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_reset_b~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1847 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429720553950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429720553950 ""}  } { { "../common/rstgen.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/common/rstgen.vhd" 22 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstgen:master_rst_gen|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 1054 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429720553950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429720557064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429720557069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429720557070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429720557076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429720557083 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1429720557088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1429720557089 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429720557095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429720560429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1429720560435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429720560435 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 clk\[0\] t1_b~output " "PLL \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"t1_b~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } } { "../tmdb_vme/Clocking/clkman.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 75 0 0 } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 331 0 0 } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 103 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1429720560697 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 clk\[3\] t1_a~output " "PLL \"clkman:clock_manager\|my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"t1_a~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_pll_altpll.v" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../tmdb_vme/Clocking/my_pll.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/my_pll.vhd" 164 0 0 } } { "../tmdb_vme/Clocking/clkman.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/Clocking/clkman.vhd" 75 0 0 } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 331 0 0 } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 102 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1429720560937 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429720561029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429720567755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429720569063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429720569090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429720570421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429720570422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429720574043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429720576932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429720576932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429720577995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429720578008 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1429720578008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429720578008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429720578085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429720579017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429720580410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429720581414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429720583236 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429720584482 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "115 Cyclone III " "115 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_status_1 3.3-V LVTTL U8 " "Pin ttc_status_1 uses I/O standard 3.3-V LVTTL at U8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_status_1 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_status_1" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_status_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_status_2 3.3-V LVTTL V8 " "Pin ttc_status_2 uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_status_2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_status_2" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_status_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DQ\[0\] 3.3-V LVTTL T4 " "Pin ttc_DQ\[0\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DQ[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DQ\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DQ\[1\] 3.3-V LVTTL M6 " "Pin ttc_DQ\[1\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DQ[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DQ\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DQ\[2\] 3.3-V LVTTL P6 " "Pin ttc_DQ\[2\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DQ[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DQ\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DQ\[3\] 3.3-V LVTTL N6 " "Pin ttc_DQ\[3\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DQ[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DQ\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DoutStr 3.3-V LVTTL V1 " "Pin ttc_DoutStr uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DoutStr } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DoutStr" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DoutStr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_SinErrStr 3.3-V LVTTL U13 " "Pin ttc_SinErrStr uses I/O standard 3.3-V LVTTL at U13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_SinErrStr } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_SinErrStr" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 30 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_SinErrStr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_DbErrStr 3.3-V LVTTL V13 " "Pin ttc_DbErrStr uses I/O standard 3.3-V LVTTL at V13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_DbErrStr } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_DbErrStr" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 31 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_DbErrStr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_BrcstStr1 3.3-V LVTTL V15 " "Pin ttc_BrcstStr1 uses I/O standard 3.3-V LVTTL at V15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_BrcstStr1 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_BrcstStr1" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 32 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_BrcstStr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_BrcstStr2 3.3-V LVTTL U14 " "Pin ttc_BrcstStr2 uses I/O standard 3.3-V LVTTL at U14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_BrcstStr2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_BrcstStr2" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_BrcstStr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[0\] 3.3-V LVTTL U17 " "Pin ttc_Brcst\[0\] uses I/O standard 3.3-V LVTTL at U17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[1\] 3.3-V LVTTL R3 " "Pin ttc_Brcst\[1\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[2\] 3.3-V LVTTL V17 " "Pin ttc_Brcst\[2\] uses I/O standard 3.3-V LVTTL at V17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[3\] 3.3-V LVTTL M5 " "Pin ttc_Brcst\[3\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[4\] 3.3-V LVTTL V14 " "Pin ttc_Brcst\[4\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Brcst\[5\] 3.3-V LVTTL R5 " "Pin ttc_Brcst\[5\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Brcst[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Brcst\[5\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 34 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Brcst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ttc_Ser_B_Ch 3.3-V LVTTL U15 " "Pin ttc_Ser_B_Ch uses I/O standard 3.3-V LVTTL at U15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ttc_Ser_B_Ch } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ttc_Ser_B_Ch" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 35 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ttc_Ser_B_Ch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[1\] 3.3-V LVTTL L18 " "Pin vme_add\[1\] uses I/O standard 3.3-V LVTTL at L18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_lw 3.3-V LVTTL C1 " "Pin vme_lw uses I/O standard 3.3-V LVTTL at C1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_lw } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_lw" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 64 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_lw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_sysclk 3.3-V LVTTL D2 " "Pin vme_sysclk uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_sysclk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_sysclk" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 70 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_sysclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[0\] 3.3-V LVTTL J13 " "Pin vme_data\[0\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[1\] 3.3-V LVTTL H18 " "Pin vme_data\[1\] uses I/O standard 3.3-V LVTTL at H18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[2\] 3.3-V LVTTL G18 " "Pin vme_data\[2\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[3\] 3.3-V LVTTL H15 " "Pin vme_data\[3\] uses I/O standard 3.3-V LVTTL at H15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[4\] 3.3-V LVTTL D18 " "Pin vme_data\[4\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[5\] 3.3-V LVTTL C18 " "Pin vme_data\[5\] uses I/O standard 3.3-V LVTTL at C18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[5\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[6\] 3.3-V LVTTL B18 " "Pin vme_data\[6\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[6\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[7\] 3.3-V LVTTL A18 " "Pin vme_data\[7\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[7\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[8\] 3.3-V LVTTL H17 " "Pin vme_data\[8\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[8\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[9\] 3.3-V LVTTL G17 " "Pin vme_data\[9\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[9\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[10\] 3.3-V LVTTL E17 " "Pin vme_data\[10\] uses I/O standard 3.3-V LVTTL at E17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[10\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[11\] 3.3-V LVTTL D17 " "Pin vme_data\[11\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[11\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[12\] 3.3-V LVTTL C17 " "Pin vme_data\[12\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[12\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[13\] 3.3-V LVTTL B17 " "Pin vme_data\[13\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[13\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[14\] 3.3-V LVTTL A17 " "Pin vme_data\[14\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[14\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[15\] 3.3-V LVTTL H16 " "Pin vme_data\[15\] uses I/O standard 3.3-V LVTTL at H16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[15\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[16\] 3.3-V LVTTL D16 " "Pin vme_data\[16\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[16] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[16\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[17\] 3.3-V LVTTL C16 " "Pin vme_data\[17\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[17] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[17\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[18\] 3.3-V LVTTL B16 " "Pin vme_data\[18\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[18] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[18\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[19\] 3.3-V LVTTL A16 " "Pin vme_data\[19\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[19] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[19\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[20\] 3.3-V LVTTL B15 " "Pin vme_data\[20\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[20] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[20\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[21\] 3.3-V LVTTL A15 " "Pin vme_data\[21\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[21] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[21\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[22\] 3.3-V LVTTL H14 " "Pin vme_data\[22\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[22] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[22\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[23\] 3.3-V LVTTL G14 " "Pin vme_data\[23\] uses I/O standard 3.3-V LVTTL at G14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[23] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[23\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[24\] 3.3-V LVTTL F12 " "Pin vme_data\[24\] uses I/O standard 3.3-V LVTTL at F12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[24] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[24\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[25\] 3.3-V LVTTL E13 " "Pin vme_data\[25\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[25] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[25\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[26\] 3.3-V LVTTL E14 " "Pin vme_data\[26\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[26] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[26\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[27\] 3.3-V LVTTL B14 " "Pin vme_data\[27\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[27] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[27\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[28\] 3.3-V LVTTL A14 " "Pin vme_data\[28\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[28] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[28\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[29\] 3.3-V LVTTL H13 " "Pin vme_data\[29\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[29] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[29\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[30\] 3.3-V LVTTL G13 " "Pin vme_data\[30\] uses I/O standard 3.3-V LVTTL at G13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[30] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[30\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_data\[31\] 3.3-V LVTTL F13 " "Pin vme_data\[31\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_data[31] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data\[31\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[0\] 3.3-V LVTTL U5 " "Pin fi_data\[0\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[1\] 3.3-V LVTTL V4 " "Pin fi_data\[1\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[2\] 3.3-V LVTTL U4 " "Pin fi_data\[2\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[3\] 3.3-V LVTTL N9 " "Pin fi_data\[3\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[4\] 3.3-V LVTTL V3 " "Pin fi_data\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[5\] 3.3-V LVTTL U3 " "Pin fi_data\[5\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[5\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[6\] 3.3-V LVTTL T6 " "Pin fi_data\[6\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[6\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_data\[7\] 3.3-V LVTTL P7 " "Pin fi_data\[7\] uses I/O standard 3.3-V LVTTL at P7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_data\[7\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 94 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_write 3.3-V LVTTL N7 " "Pin fi_write uses I/O standard 3.3-V LVTTL at N7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_write } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_write" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 95 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fi_read 3.3-V LVTTL N8 " "Pin fi_read uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { fi_read } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fi_read" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 96 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fi_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_as 3.3-V LVTTL B1 " "Pin vme_as uses I/O standard 3.3-V LVTTL at B1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_as } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_as" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 63 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_as } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_iackin 3.3-V LVTTL B3 " "Pin vme_iackin uses I/O standard 3.3-V LVTTL at B3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_iackin } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_iackin" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 73 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_iackin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_vack 3.3-V LVTTL D3 " "Pin vme_vack uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_vack } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_vack" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 61 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_vack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_iack 3.3-V LVTTL C3 " "Pin vme_iack uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_iack } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_iack" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 72 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_iack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_verr 3.3-V LVTTL E1 " "Pin vme_verr uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_verr } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_verr" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 78 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_verr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_sysrst 3.3-V LVTTL C2 " "Pin vme_sysrst uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_sysrst } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_sysrst" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 69 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_sysrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ds0 3.3-V LVTTL B8 " "Pin vme_ds0 uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ds0 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ds0" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 66 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ds0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ds1 3.3-V LVTTL A8 " "Pin vme_ds1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ds1 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ds1" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 67 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ds1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_wr 3.3-V LVTTL B2 " "Pin vme_wr uses I/O standard 3.3-V LVTTL at B2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_wr } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_wr" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 65 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk40M 3.3-V LVTTL A10 " "Pin clk40M uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk40M } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk40M" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 83 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk40M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[12\] 3.3-V LVTTL N15 " "Pin vme_add\[12\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[12\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[13\] 3.3-V LVTTL L15 " "Pin vme_add\[13\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[13\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[14\] 3.3-V LVTTL M14 " "Pin vme_add\[14\] uses I/O standard 3.3-V LVTTL at M14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[14\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[15\] 3.3-V LVTTL T14 " "Pin vme_add\[15\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[15\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[16\] 3.3-V LVTTL T13 " "Pin vme_add\[16\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[16] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[16\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[17\] 3.3-V LVTTL R13 " "Pin vme_add\[17\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[17] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[17\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[18\] 3.3-V LVTTL P13 " "Pin vme_add\[18\] uses I/O standard 3.3-V LVTTL at P13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[18] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[18\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[25\] 3.3-V LVTTL V11 " "Pin vme_add\[25\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[25] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[25\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[24\] 3.3-V LVTTL N12 " "Pin vme_add\[24\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[24] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[24\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[27\] 3.3-V LVTTL R11 " "Pin vme_add\[27\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[27] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[27\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[26\] 3.3-V LVTTL U11 " "Pin vme_add\[26\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[26] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[26\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[29\] 3.3-V LVTTL N11 " "Pin vme_add\[29\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[29] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[29\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[28\] 3.3-V LVTTL P11 " "Pin vme_add\[28\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[28] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[28\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[31\] 3.3-V LVTTL N10 " "Pin vme_add\[31\] uses I/O standard 3.3-V LVTTL at N10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[31] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[31\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[30\] 3.3-V LVTTL P10 " "Pin vme_add\[30\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[30] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[30\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[0\] 3.3-V LVTTL F6 " "Pin vme_am\[0\] uses I/O standard 3.3-V LVTTL at F6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[3\] 3.3-V LVTTL A5 " "Pin vme_am\[3\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[2\] 3.3-V LVTTL A4 " "Pin vme_am\[2\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[4\] 3.3-V LVTTL A6 " "Pin vme_am\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[5\] 3.3-V LVTTL A7 " "Pin vme_am\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[5\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[11\] 3.3-V LVTTL L16 " "Pin vme_add\[11\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[11\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[19\] 3.3-V LVTTL N13 " "Pin vme_add\[19\] uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[19] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[19\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[20\] 3.3-V LVTTL M13 " "Pin vme_add\[20\] uses I/O standard 3.3-V LVTTL at M13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[20] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[20\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[21\] 3.3-V LVTTL V12 " "Pin vme_add\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[21] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[21\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[22\] 3.3-V LVTTL U12 " "Pin vme_add\[22\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[22] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[22\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[23\] 3.3-V LVTTL P12 " "Pin vme_add\[23\] uses I/O standard 3.3-V LVTTL at P12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[23] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[23\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ga\[0\] 3.3-V LVTTL A12 " "Pin vme_ga\[0\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ga[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ga\[0\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 57 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ga[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_gap 3.3-V LVTTL F11 " "Pin vme_gap uses I/O standard 3.3-V LVTTL at F11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_gap } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_gap" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 56 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_gap } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ga\[1\] 3.3-V LVTTL B13 " "Pin vme_ga\[1\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ga[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ga\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 57 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ga[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ga\[2\] 3.3-V LVTTL A13 " "Pin vme_ga\[2\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ga[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ga\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 57 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ga[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ga\[3\] 3.3-V LVTTL C12 " "Pin vme_ga\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ga[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ga\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 57 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ga[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_ga\[4\] 3.3-V LVTTL F10 " "Pin vme_ga\[4\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_ga[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_ga\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 57 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_ga[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_am\[1\] 3.3-V LVTTL A3 " "Pin vme_am\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_am[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_am\[1\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_am[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[10\] 3.3-V LVTTL R16 " "Pin vme_add\[10\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[10\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[3\] 3.3-V LVTTL T17 " "Pin vme_add\[3\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[3\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[2\] 3.3-V LVTTL K18 " "Pin vme_add\[2\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[2\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[8\] 3.3-V LVTTL K17 " "Pin vme_add\[8\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[8\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[9\] 3.3-V LVTTL T16 " "Pin vme_add\[9\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[9\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[5\] 3.3-V LVTTL P17 " "Pin vme_add\[5\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[5\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[6\] 3.3-V LVTTL M17 " "Pin vme_add\[6\] uses I/O standard 3.3-V LVTTL at M17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[6\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[4\] 3.3-V LVTTL R17 " "Pin vme_add\[4\] uses I/O standard 3.3-V LVTTL at R17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[4\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vme_add\[7\] 3.3-V LVTTL L17 " "Pin vme_add\[7\] uses I/O standard 3.3-V LVTTL at L17" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { vme_add[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_add\[7\]" } } } } { "../tmdb_vme/tmdb_vme.vhd" "" { Text "Z:/Users/v/varaujof/Projects/ISE/tmdb/tmdb_vme/tmdb_vme.vhd" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_add[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429720585942 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1429720585942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/tmdb_vme.fit.smsg " "Generated suppressed messages file Z:/Users/v/varaujof/Projects/ISE/tmdb/Quartus/tmdb_vme.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429720588070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429720615957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 18:36:55 2015 " "Processing ended: Wed Apr 22 18:36:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429720615957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429720615957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429720615957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429720615957 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@localhost " "Can't contact license server \"1717@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1429720627279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429720627438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429720627689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 18:37:05 2015 " "Processing started: Wed Apr 22 18:37:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429720627689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429720627689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tmdb_vme -c tmdb_vme " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tmdb_vme -c tmdb_vme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429720627690 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429720632313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429720632909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429720641020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 18:37:21 2015 " "Processing ended: Wed Apr 22 18:37:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429720641020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429720641020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429720641020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429720641020 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429720643456 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@localhost " "Can't contact license server \"1717@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1429720646281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429720648560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429720648628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 18:37:24 2015 " "Processing started: Wed Apr 22 18:37:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429720648628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429720648628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tmdb_vme -c tmdb_vme " "Command: quartus_sta tmdb_vme -c tmdb_vme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429720648629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1429720648782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429720650996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429720651091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429720651092 ""}
{ "Info" "ISTA_SDC_FOUND" "tmdb_vme.sdc " "Reading SDC File: 'tmdb_vme.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1429720656350 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429720656442 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429720656442 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429720656442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1429720656444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429720657807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429720657815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1429720658885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.575 " "Worst-case setup slack is 14.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.575               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.575               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720660049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720660612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720660612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.778 " "Worst-case recovery slack is 18.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.778               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   18.778               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720661188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.702 " "Worst-case removal slack is 1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.702               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720661741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720661741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.186 " "Worst-case minimum pulse width slack is 12.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720662303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720662303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.186               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.186               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720662303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 clk_in  " "   12.357               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720662303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720662303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429720667177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429720667240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429720669117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429720673562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.255 " "Worst-case setup slack is 15.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720674757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720674757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.255               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.255               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720674757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720674757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720675338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.239 " "Worst-case recovery slack is 19.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.239               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.239               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720675934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720675934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.513 " "Worst-case removal slack is 1.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720676529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720676529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.513               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720676529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720676529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.190 " "Worst-case minimum pulse width slack is 12.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720677116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720677116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.190               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.190               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720677116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.332               0.000 clk_in  " "   12.332               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720677116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720677116 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429720682139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429720684819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.503 " "Worst-case setup slack is 20.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720685476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720685476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.503               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.503               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720685476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720685476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720686311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 22.037 " "Worst-case recovery slack is 22.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.037               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.037               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720686933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720686933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.716 " "Worst-case removal slack is 0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720687574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720687574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.716               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720687574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720687574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 11.906 " "Worst-case minimum pulse width slack is 11.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720688176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720688176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.906               0.000 clk_in  " "   11.906               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720688176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.281               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.281               0.000 clock_manager\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429720688176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429720688176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429720698624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429720698630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429720705259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 18:38:25 2015 " "Processing ended: Wed Apr 22 18:38:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429720705259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429720705259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429720705259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429720705259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429720711805 ""}
