Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan  1 00:09:13 2020
| Host         : sohun-XPS-13 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file ./report/MorrisLecar_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.386        0.000                      0                50928        0.193        0.000                      0                50928        3.750        0.000                       0                 31370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.386        0.000                      0                50928        0.193        0.000                      0                50928        3.750        0.000                       0                 31370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 4.518ns (48.357%)  route 4.825ns (51.643%))
  Logic Levels:           27  (CARRY4=22 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31408, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0/Q
                         net (fo=121, unplaced)       1.069     2.560    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/tmp_x_V_reg_232_reg[84]_rep__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.295     2.855 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_38/O
                         net (fo=2, unplaced)         0.913     3.768    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_38_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     3.892 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_32/O
                         net (fo=2, unplaced)         0.913     4.805    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_32_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124     4.929 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_22/O
                         net (fo=1, unplaced)         0.449     5.378    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_22_n_5
                         LUT5 (Prop_lut5_I4_O)        0.124     5.502 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_13/O
                         net (fo=1, unplaced)         0.449     5.951    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_13_n_5
                         LUT5 (Prop_lut5_I3_O)        0.124     6.075 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_5/O
                         net (fo=1, unplaced)         0.665     6.740    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220[0]_i_5_n_5
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.377 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.386    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[0]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.503 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.503    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[4]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.620    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[8]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.737    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[12]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.854    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[16]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.971    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[20]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.088 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.088    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[24]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.205 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.205    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[28]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.322 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.322    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[32]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.439 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.439    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[36]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.556 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.556    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[40]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.673 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.673    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[44]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.790    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[48]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.907    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[52]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.024 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.024    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[56]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.141 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.141    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[60]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.258 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[64]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.258    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[64]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.375 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[68]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.375    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[68]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[72]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.492    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[72]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[76]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.609    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[76]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[80]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.726    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[80]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.958 r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_i_1/O[0]
                         net (fo=4, unplaced)         0.358    10.316    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_i_1_n_12
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=31408, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.187    10.702    bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/agg_tmp11_i_0_reg_220_reg[84]_rep
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[53].pipe_reg[53][0]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31408, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[32].pipe_reg[32][0]_srl32_n_6
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[53].pipe_reg[53][0]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=31408, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[53].pipe_reg[53][0]_srl21/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U63/MorrisLecar_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[53].pipe_reg[53][0]_srl21
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U62/MorrisLecar_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_sinh_cosh_range_redux_cordic_double_s_fu_177/grp_big_mult_v3_111_17_s_fu_261/pps_V_U/MorrisLecar_big_mult_v3_111_17_s_pps_V_ram_U/ram_reg_0_15_0_0/SP/CLK



