

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Mon Oct 27 19:16:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       73|       73|        11|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 14 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln912_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln912_3"   --->   Operation 15 'read' 'trunc_ln912_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln912_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln912"   --->   Operation 16 'read' 'sext_ln912_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln912_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln912_1"   --->   Operation 17 'read' 'zext_ln912_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln922_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln922_1"   --->   Operation 18 'read' 'zext_ln922_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln912_cast = sext i62 %sext_ln912_read"   --->   Operation 19 'sext' 'sext_ln912_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln912_1_cast = zext i11 %zext_ln912_1_read"   --->   Operation 20 'zext' 'zext_ln912_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_8, i32 0, i32 0, void @empty_21, i32 0, i32 2048, void @empty_2, void @empty_27, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:916]   --->   Operation 32 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%icmp_ln916 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:916]   --->   Operation 34 'icmp' 'icmp_ln916' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln916 = add i7 %i2_1, i7 1" [src/srcnn.cpp:916]   --->   Operation 35 'add' 'add_ln916' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln916 = br i1 %icmp_ln916, void %for.inc69.split, void %for.inc78.exitStub" [src/srcnn.cpp:916]   --->   Operation 36 'br' 'br_ln916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i7 %i2_1" [src/srcnn.cpp:916]   --->   Operation 37 'zext' 'zext_ln916' <Predicate = (!icmp_ln916)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln922_1 = add i12 %zext_ln912_1_cast, i12 %zext_ln916" [src/srcnn.cpp:922]   --->   Operation 38 'add' 'add_ln922_1' <Predicate = (!icmp_ln916)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln922 = zext i12 %add_ln922_1" [src/srcnn.cpp:922]   --->   Operation 39 'zext' 'zext_ln922' <Predicate = (!icmp_ln916)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln922 = add i63 %zext_ln922, i63 %sext_ln912_cast" [src/srcnn.cpp:922]   --->   Operation 40 'add' 'add_ln922' <Predicate = (!icmp_ln916)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln922 = sext i63 %add_ln922" [src/srcnn.cpp:922]   --->   Operation 41 'sext' 'sext_ln922' <Predicate = (!icmp_ln916)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln922" [src/srcnn.cpp:922]   --->   Operation 42 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln916)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%switch_ln922 = switch i3 %trunc_ln912_3_read, void %arrayidx6812.case.7, i3 0, void %arrayidx6812.case.0, i3 1, void %arrayidx6812.case.1, i3 2, void %arrayidx6812.case.2, i3 3, void %arrayidx6812.case.3, i3 4, void %arrayidx6812.case.4, i3 5, void %arrayidx6812.case.5, i3 6, void %arrayidx6812.case.6" [src/srcnn.cpp:922]   --->   Operation 43 'switch' 'switch_ln922' <Predicate = (!icmp_ln916)> <Delay = 0.73>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln916 = store i7 %add_ln916, i7 %i2" [src/srcnn.cpp:916]   --->   Operation 44 'store' 'store_ln916' <Predicate = (!icmp_ln916)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln916 = br void %for.inc69" [src/srcnn.cpp:916]   --->   Operation 45 'br' 'br_ln916' <Predicate = (!icmp_ln916)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 46 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 47 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 49 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 50 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 51 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 52 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 53 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:922]   --->   Operation 53 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 54 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:922]   --->   Operation 54 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln922 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:922]   --->   Operation 55 'bitcast' 'bitcast_ln922' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln916)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.44>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln922_2 = zext i7 %i2_1" [src/srcnn.cpp:922]   --->   Operation 56 'zext' 'zext_ln922_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.76ns)   --->   "%add_ln922_2 = add i8 %zext_ln922_1_read, i8 %zext_ln922_2" [src/srcnn.cpp:922]   --->   Operation 57 'add' 'add_ln922_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln922_3 = zext i8 %add_ln922_2" [src/srcnn.cpp:922]   --->   Operation 58 'zext' 'zext_ln922_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 59 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 60 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 61 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 62 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 63 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 64 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 65 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln922_3" [src/srcnn.cpp:922]   --->   Operation 66 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln917 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_21" [src/srcnn.cpp:917]   --->   Operation 67 'specpipeline' 'specpipeline_ln917' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln916 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:916]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln916' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln916 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:916]   --->   Operation 69 'specloopname' 'specloopname_ln916' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/srcnn.cpp:922]   --->   Operation 70 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 6)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 71 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 6)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/srcnn.cpp:922]   --->   Operation 72 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 5)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 73 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 5)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/srcnn.cpp:922]   --->   Operation 74 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 4)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 75 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 4)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:922]   --->   Operation 76 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 3)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 77 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 3)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:922]   --->   Operation 78 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 2)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 79 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 2)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:922]   --->   Operation 80 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 1)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 81 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 1)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" [src/srcnn.cpp:922]   --->   Operation 82 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 0)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 83 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 0)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln922 = store i32 %bitcast_ln922, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/srcnn.cpp:922]   --->   Operation 84 'store' 'store_ln922' <Predicate = (trunc_ln912_3_read == 7)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln922 = br void %arrayidx6812.exit" [src/srcnn.cpp:922]   --->   Operation 85 'br' 'br_ln922' <Predicate = (trunc_ln912_3_read == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln922_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln912_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln912]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln912_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                                                      (alloca           ) [ 010000000000]
trunc_ln912_3_read                                      (read             ) [ 011111111111]
sext_ln912_read                                         (read             ) [ 000000000000]
zext_ln912_1_read                                       (read             ) [ 000000000000]
zext_ln922_1_read                                       (read             ) [ 011111111111]
sext_ln912_cast                                         (sext             ) [ 000000000000]
zext_ln912_1_cast                                       (zext             ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
i2_1                                                    (load             ) [ 011111111111]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
icmp_ln916                                              (icmp             ) [ 011111111110]
add_ln916                                               (add              ) [ 000000000000]
br_ln916                                                (br               ) [ 000000000000]
zext_ln916                                              (zext             ) [ 000000000000]
add_ln922_1                                             (add              ) [ 000000000000]
zext_ln922                                              (zext             ) [ 000000000000]
add_ln922                                               (add              ) [ 000000000000]
sext_ln922                                              (sext             ) [ 000000000000]
gmem_w2_addr                                            (getelementptr    ) [ 011111111110]
switch_ln922                                            (switch           ) [ 000000000000]
store_ln916                                             (store            ) [ 000000000000]
br_ln916                                                (br               ) [ 000000000000]
gmem_w2_load_1_req                                      (readreq          ) [ 000000000000]
gmem_w2_addr_read                                       (read             ) [ 000000000000]
bitcast_ln922                                           (bitcast          ) [ 010000000001]
zext_ln922_2                                            (zext             ) [ 000000000000]
add_ln922_2                                             (add              ) [ 000000000000]
zext_ln922_3                                            (zext             ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 (getelementptr    ) [ 000000000000]
specpipeline_ln917                                      (specpipeline     ) [ 000000000000]
speclooptripcount_ln916                                 (speclooptripcount) [ 000000000000]
specloopname_ln916                                      (specloopname     ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
store_ln922                                             (store            ) [ 000000000000]
br_ln922                                                (br               ) [ 000000000000]
ret_ln0                                                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln922_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln922_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln912_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln912">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln912"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln912_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln912_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln912_3_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln912_3_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln912_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln912_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln912_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln912_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln922_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln922_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="gmem_w2_addr_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="9"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln922_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln922_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln922_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln922_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln922_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln922_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln922_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln922_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln912_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="0"/>
<pin id="246" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln912_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln912_1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912_1_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i2_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln916_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln916/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln916_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln916/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln916_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln922_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln922_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln922_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln922/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln922_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="62" slack="0"/>
<pin id="289" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln922/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln922_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="63" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln922/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_w2_addr_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="63" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln916_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln916/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bitcast_ln922_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln922/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln922_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="10"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln922_2/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln922_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="10"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln922_2/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln922_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln922_3/11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln912_3_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="10"/>
<pin id="340" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln912_3_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln922_1_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="10"/>
<pin id="344" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln922_1_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="i2_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="10"/>
<pin id="349" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln916_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="9"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln916 "/>
</bind>
</comp>

<comp id="356" class="1005" name="gmem_w2_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="bitcast_ln922_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln922 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="88" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="88" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="88" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="182" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="175" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="168" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="161" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="154" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="147" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="140" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="189" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="110" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="116" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="257" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="248" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="244" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="266" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="135" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="334"><net_src comp="100" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="341"><net_src comp="104" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="122" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="350"><net_src comp="257" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="355"><net_src comp="260" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="296" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="365"><net_src comp="307" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="373"><net_src comp="362" pin="1"/><net_sink comp="238" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW2_inft : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln922_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln912_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : sext_ln912 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : trunc_ln912_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i2_1 : 1
		icmp_ln916 : 2
		add_ln916 : 2
		br_ln916 : 3
		zext_ln916 : 2
		add_ln922_1 : 3
		zext_ln922 : 4
		add_ln922 : 5
		sext_ln922 : 6
		gmem_w2_addr : 7
		store_ln916 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln922_2 : 1
		zext_ln922_3 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 : 3
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4
		store_ln922 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln916_fu_266        |    0    |    14   |
|    add   |       add_ln922_1_fu_276       |    0    |    18   |
|          |        add_ln922_fu_286        |    0    |    69   |
|          |       add_ln922_2_fu_314       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln916_fu_260       |    0    |    14   |
|----------|--------------------------------|---------|---------|
|          | trunc_ln912_3_read_read_fu_104 |    0    |    0    |
|          |   sext_ln912_read_read_fu_110  |    0    |    0    |
|   read   |  zext_ln912_1_read_read_fu_116 |    0    |    0    |
|          |  zext_ln922_1_read_read_fu_122 |    0    |    0    |
|          |  gmem_w2_addr_read_read_fu_135 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_128       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |     sext_ln912_cast_fu_244     |    0    |    0    |
|          |        sext_ln922_fu_292       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    zext_ln912_1_cast_fu_248    |    0    |    0    |
|          |        zext_ln916_fu_272       |    0    |    0    |
|   zext   |        zext_ln922_fu_282       |    0    |    0    |
|          |       zext_ln922_2_fu_311      |    0    |    0    |
|          |       zext_ln922_3_fu_319      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   130   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bitcast_ln922_reg_362  |   32   |
|   gmem_w2_addr_reg_356   |   32   |
|       i2_1_reg_347       |    7   |
|        i2_reg_331        |    7   |
|    icmp_ln916_reg_352    |    1   |
|trunc_ln912_3_read_reg_338|    3   |
| zext_ln922_1_read_reg_342|    8   |
+--------------------------+--------+
|           Total          |   90   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   130  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   90   |    -   |
+-----------+--------+--------+
|   Total   |   90   |   130  |
+-----------+--------+--------+
