

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st_1'
================================================================
* Date:           Fri Jun  5 20:27:27 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      988|     1110| 2.964 us | 3.330 us |  988|  1110|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_karastuba_mul_templa_1_fu_480  |karastuba_mul_templa_1  |      805|      927| 2.415 us | 2.781 us |  805|  927|   none   |
        |grp_karastuba_mul_templa_5_fu_490  |karastuba_mul_templa_5  |      734|      856| 2.202 us | 2.568 us |  496|  550| dataflow |
        |grp_karastuba_mul_templa_5_fu_502  |karastuba_mul_templa_5  |      734|      856| 2.202 us | 2.568 us |  496|  550| dataflow |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 2  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 3  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 4  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 5  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 6  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 7  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     234|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       70|     36|    29128|   30216|    0|
|Memory           |       22|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     749|    -|
|Register         |        -|      -|      678|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       92|     36|    29806|   31199|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|      4|        2|       5|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_karastuba_mul_templa_1_fu_480  |karastuba_mul_templa_1  |       26|     12|  10094|  10508|    0|
    |grp_karastuba_mul_templa_5_fu_490  |karastuba_mul_templa_5  |       22|     12|   9517|   9854|    0|
    |grp_karastuba_mul_templa_5_fu_502  |karastuba_mul_templa_5  |       22|     12|   9517|   9854|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |       70|     36|  29128|  30216|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_z0_digits_data_V_i_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |p_z2_digits_data_V_i_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |p_cross_mul_digits_da_U  |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs0_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs0_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                      |       22|  0|   0|    0|   224|  704|    11|        14336|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_563_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_12_fu_592_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_13_fu_609_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_14_fu_653_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_15_fu_673_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_16_fu_693_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_fu_546_p2                                         |     +    |      0|  0|  15|           5|           1|
    |icmp_ln262_fu_540_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln267_fu_557_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln272_fu_586_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln277_fu_603_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln294_fu_647_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln300_fu_667_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln306_fu_687_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_490_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_490_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_502_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_502_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln270_fu_569_p2                                 |    xor   |      0|  0|   6|           5|           6|
    |xor_ln280_fu_615_p2                                 |    xor   |      0|  0|   6|           5|           6|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0| 234|         113|          91|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_i_phi_fu_416_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i3_0_i_phi_fu_439_p4  |   9|          2|    5|         10|
    |i1_0_i_reg_412                   |   9|          2|    5|         10|
    |i2_0_i_reg_424                   |   9|          2|    5|         10|
    |i3_0_i_reg_435                   |   9|          2|    5|         10|
    |i4_0_i_reg_447                   |   9|          2|    6|         12|
    |i5_0_i_reg_458                   |   9|          2|    6|         12|
    |i6_0_i_reg_469                   |   9|          2|    6|         12|
    |i_0_i_reg_401                    |   9|          2|    5|         10|
    |inter_lhs_digits_dat_address0    |  15|          3|    5|         15|
    |inter_rhs_digits_dat_address0    |  15|          3|    5|         15|
    |lhs0_digits_data_V_address0      |  15|          3|    4|         12|
    |lhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0    |  15|          3|    4|         12|
    |lhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs1_digits_data_V_address0      |  15|          3|    4|         12|
    |lhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0    |  15|          3|    4|         12|
    |lhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs_digits_data_V_address0       |  15|          3|    5|         15|
    |p_cross_mul_digits_da_address0   |  15|          3|    5|         15|
    |p_cross_mul_digits_da_ce0        |  15|          3|    1|          3|
    |p_cross_mul_digits_da_we0        |   9|          2|    1|          2|
    |p_cross_mul_tmp_bits_fu_126      |   9|          2|   32|         64|
    |p_z0_digits_data_V_i_address0    |  15|          3|    5|         15|
    |p_z0_digits_data_V_i_ce0         |  15|          3|    1|          3|
    |p_z0_digits_data_V_i_we0         |   9|          2|    1|          2|
    |p_z0_tmp_bits_fu_110             |   9|          2|   32|         64|
    |p_z2_digits_data_V_i_address0    |  15|          3|    5|         15|
    |p_z2_digits_data_V_i_ce0         |  15|          3|    1|          3|
    |p_z2_digits_data_V_i_we0         |   9|          2|    1|          2|
    |p_z2_tmp_bits_fu_118             |   9|          2|   32|         64|
    |rhs0_digits_data_V_address0      |  15|          3|    4|         12|
    |rhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0    |  15|          3|    4|         12|
    |rhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs1_digits_data_V_address0      |  15|          3|    4|         12|
    |rhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0    |  15|          3|    4|         12|
    |rhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs_digits_data_V_address0       |  15|          3|    5|         15|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 749|        156|  241|        576|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  17|   0|   17|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_490_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_490_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_502_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_502_ap_ready  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_1_fu_480_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_490_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_502_ap_start_reg          |   1|   0|    1|          0|
    |i1_0_i_reg_412                                          |   5|   0|    5|          0|
    |i1_0_i_reg_412_pp1_iter1_reg                            |   5|   0|    5|          0|
    |i2_0_i_reg_424                                          |   5|   0|    5|          0|
    |i3_0_i_reg_435                                          |   5|   0|    5|          0|
    |i3_0_i_reg_435_pp3_iter1_reg                            |   5|   0|    5|          0|
    |i4_0_i_reg_447                                          |   6|   0|    6|          0|
    |i5_0_i_reg_458                                          |   6|   0|    6|          0|
    |i6_0_i_reg_469                                          |   6|   0|    6|          0|
    |i_0_i_reg_401                                           |   5|   0|    5|          0|
    |i_11_reg_789                                            |   5|   0|    5|          0|
    |i_13_reg_829                                            |   5|   0|    5|          0|
    |icmp_ln262_reg_764                                      |   1|   0|    1|          0|
    |icmp_ln262_reg_764_pp0_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln267_reg_785                                      |   1|   0|    1|          0|
    |icmp_ln267_reg_785_pp1_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln272_reg_804                                      |   1|   0|    1|          0|
    |icmp_ln272_reg_804_pp2_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln277_reg_825                                      |   1|   0|    1|          0|
    |icmp_ln277_reg_825_pp3_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln294_reg_844                                      |   1|   0|    1|          0|
    |icmp_ln294_reg_844_pp4_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln300_reg_873                                      |   1|   0|    1|          0|
    |icmp_ln300_reg_873_pp5_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln306_reg_902                                      |   1|   0|    1|          0|
    |icmp_ln306_reg_902_pp6_iter1_reg                        |   1|   0|    1|          0|
    |p_cross_mul_digits_da_4_reg_921                         |  64|   0|   64|          0|
    |p_cross_mul_tmp_bits_fu_126                             |  32|   0|   32|          0|
    |p_read1_cast_i_reg_754                                  |   2|   0|   32|         30|
    |p_read_cast_i_reg_759                                   |   2|   0|   32|         30|
    |p_z0_digits_data_V_i_1_reg_863                          |  64|   0|   64|          0|
    |p_z0_tmp_bits_fu_110                                    |  32|   0|   32|          0|
    |p_z0_tmp_bits_load_reg_868                              |  32|   0|   32|          0|
    |p_z2_digits_data_V_i_1_reg_892                          |  64|   0|   64|          0|
    |p_z2_tmp_bits_fu_118                                    |  32|   0|   32|          0|
    |p_z2_tmp_bits_load_reg_897                              |  32|   0|   32|          0|
    |reg_514                                                 |  64|   0|   64|          0|
    |reg_523                                                 |  64|   0|   64|          0|
    |zext_ln265_reg_773                                      |   5|   0|   64|         59|
    |zext_ln265_reg_773_pp0_iter1_reg                        |   5|   0|   64|         59|
    |zext_ln270_2_reg_794                                    |   5|   0|   64|         59|
    |zext_ln270_2_reg_794_pp1_iter1_reg                      |   5|   0|   64|         59|
    |zext_ln275_reg_813                                      |   5|   0|   64|         59|
    |zext_ln275_reg_813_pp2_iter1_reg                        |   5|   0|   64|         59|
    |zext_ln280_2_reg_834                                    |   5|   0|   64|         59|
    |zext_ln280_2_reg_834_pp3_iter1_reg                      |   5|   0|   64|         59|
    |zext_ln297_reg_853                                      |   6|   0|   64|         58|
    |zext_ln297_reg_853_pp4_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln303_reg_882                                      |   6|   0|   64|         58|
    |zext_ln303_reg_882_pp5_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln309_reg_911                                      |   6|   0|   64|         58|
    |zext_ln309_reg_911_pp6_iter1_reg                        |   6|   0|   64|         58|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 678|   0| 1558|        880|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_0                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_1                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_2                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_3                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_4                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|lhs_tmp_bits_read              |  in |    2|   ap_none  |    lhs_tmp_bits_read   |    scalar    |
|lhs_digits_data_V_address0     | out |    5|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0          | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0           |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_tmp_bits_read              |  in |    2|   ap_none  |    rhs_tmp_bits_read   |    scalar    |
|rhs_digits_data_V_address0     | out |    5|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0          | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0           |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|z0_digits_data_V_address0      | out |    5|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_we0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_d0            | out |   64|  ap_memory |    z0_digits_data_V    |     array    |
|z2_digits_data_V_address0      | out |    5|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_we0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_d0            | out |   64|  ap_memory |    z2_digits_data_V    |     array    |
|cross_mul_digits_dat_address0  | out |    5|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_ce0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_we0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_d0        | out |   64|  ap_memory |  cross_mul_digits_dat  |     array    |
|inter_lhs_digits_dat_address0  | out |    5|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_we0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_d0        | out |   64|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_rhs_digits_dat_address0  | out |    5|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_we0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_d0        | out |   64|  ap_memory |  inter_rhs_digits_dat  |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-3 : II = 1, D = 3, States = { 14 15 16 }
  Pipeline-4 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-5 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-6 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_4 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 32 'read' 'rhs_tmp_bits_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_4 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 33 'read' 'lhs_tmp_bits_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%lhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 34 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "%lhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 35 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "%rhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 36 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%rhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 37 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%lhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 38 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%lhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 39 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "%rhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 40 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%rhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 41 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits = alloca i32, align 4" [multest.cc:285->multest.cc:390]   --->   Operation 42 'alloca' 'p_z0_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%p_z0_digits_data_V_i = alloca [32 x i64], align 8"   --->   Operation 43 'alloca' 'p_z0_digits_data_V_i' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits = alloca i32, align 4" [multest.cc:286->multest.cc:390]   --->   Operation 44 'alloca' 'p_z2_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%p_z2_digits_data_V_i = alloca [32 x i64], align 8"   --->   Operation 45 'alloca' 'p_z2_digits_data_V_i' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits = alloca i32, align 4" [multest.cc:287->multest.cc:390]   --->   Operation 46 'alloca' 'p_cross_mul_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%p_cross_mul_digits_da = alloca [32 x i64], align 8"   --->   Operation 47 'alloca' 'p_cross_mul_digits_da' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read1_cast_i = zext i2 %rhs_tmp_bits_read_4 to i32"   --->   Operation 48 'zext' 'p_read1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_cast_i = zext i2 %lhs_tmp_bits_read_4 to i32"   --->   Operation 49 'zext' 'p_read_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.95ns)   --->   "br label %0" [multest.cc:262->multest.cc:390]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %entry ], [ %i, %hls_label_12 ]"   --->   Operation 51 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.82ns)   --->   "%icmp_ln262 = icmp eq i5 %i_0_i, -16" [multest.cc:262->multest.cc:390]   --->   Operation 52 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.94ns)   --->   "%i = add i5 %i_0_i, 1" [multest.cc:262->multest.cc:390]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln262, label %.preheader30.i.preheader, label %hls_label_12" [multest.cc:262->multest.cc:390]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i5 %i_0_i to i64" [multest.cc:265->multest.cc:390]   --->   Operation 56 'zext' 'zext_ln265' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 57 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 58 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 59 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 59 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [multest.cc:263->multest.cc:390]   --->   Operation 60 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:264->multest.cc:390]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat_3 = getelementptr [32 x i64]* %inter_lhs_digits_dat, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 62 'getelementptr' 'inter_lhs_digits_dat_3' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %inter_lhs_digits_dat_3, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 63 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_5 = getelementptr [16 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 64 'getelementptr' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_5, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 65 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [16 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 66 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 67 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)" [multest.cc:266->multest.cc:390]   --->   Operation 68 'specregionend' 'empty_39' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %0" [multest.cc:262->multest.cc:390]   --->   Operation 69 'br' <Predicate = (!icmp_ln262)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 70 [1/1] (0.95ns)   --->   "br label %.preheader30.i" [multest.cc:267->multest.cc:390]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 2.26>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i1_0_i = phi i5 [ %i_11, %hls_label_13 ], [ 0, %.preheader30.i.preheader ]"   --->   Operation 71 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.82ns)   --->   "%icmp_ln267 = icmp eq i5 %i1_0_i, -16" [multest.cc:267->multest.cc:390]   --->   Operation 72 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 73 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.94ns)   --->   "%i_11 = add i5 %i1_0_i, 1" [multest.cc:267->multest.cc:390]   --->   Operation 74 'add' 'i_11' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %.preheader29.i.preheader, label %hls_label_13" [multest.cc:267->multest.cc:390]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.49ns)   --->   "%xor_ln270 = xor i5 %i1_0_i, -16" [multest.cc:270->multest.cc:390]   --->   Operation 76 'xor' 'xor_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln270_2 = zext i5 %xor_ln270 to i64" [multest.cc:270->multest.cc:390]   --->   Operation 77 'zext' 'zext_ln270_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_2 = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln270_2" [multest.cc:270->multest.cc:390]   --->   Operation 78 'getelementptr' 'lhs_digits_data_V_ad_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 79 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 80 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 80 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [multest.cc:268->multest.cc:390]   --->   Operation 81 'specregionbegin' 'tmp_9_i' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:269->multest.cc:390]   --->   Operation 82 'specpipeline' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %i1_0_i to i64" [multest.cc:270->multest.cc:390]   --->   Operation 83 'zext' 'zext_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat_4 = getelementptr [32 x i64]* %inter_lhs_digits_dat, i64 0, i64 %zext_ln270_2" [multest.cc:270->multest.cc:390]   --->   Operation 84 'getelementptr' 'inter_lhs_digits_dat_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %inter_lhs_digits_dat_4, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 85 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_5 = getelementptr [16 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln270" [multest.cc:270->multest.cc:390]   --->   Operation 86 'getelementptr' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %lhs1_tmp_digits_data_5, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 87 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [16 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln270" [multest.cc:270->multest.cc:390]   --->   Operation 88 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 89 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_9_i)" [multest.cc:271->multest.cc:390]   --->   Operation 90 'specregionend' 'empty_41' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader30.i" [multest.cc:267->multest.cc:390]   --->   Operation 91 'br' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.95>
ST_9 : Operation 92 [1/1] (0.95ns)   --->   "br label %.preheader29.i" [multest.cc:272->multest.cc:390]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.95>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i2_0_i = phi i5 [ %i_12, %hls_label_14 ], [ 0, %.preheader29.i.preheader ]"   --->   Operation 93 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.82ns)   --->   "%icmp_ln272 = icmp eq i5 %i2_0_i, -16" [multest.cc:272->multest.cc:390]   --->   Operation 94 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 95 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.94ns)   --->   "%i_12 = add i5 %i2_0_i, 1" [multest.cc:272->multest.cc:390]   --->   Operation 96 'add' 'i_12' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader.i.preheader, label %hls_label_14" [multest.cc:272->multest.cc:390]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %i2_0_i to i64" [multest.cc:275->multest.cc:390]   --->   Operation 98 'zext' 'zext_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 99 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 100 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 101 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 101 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [multest.cc:273->multest.cc:390]   --->   Operation 102 'specregionbegin' 'tmp_i_43' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:274->multest.cc:390]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat_3 = getelementptr [32 x i64]* %inter_rhs_digits_dat, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 104 'getelementptr' 'inter_rhs_digits_dat_3' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %inter_rhs_digits_dat_3, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 105 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_5 = getelementptr [16 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 106 'getelementptr' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_5, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 107 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [16 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 108 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 109 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_i_43)" [multest.cc:276->multest.cc:390]   --->   Operation 110 'specregionend' 'empty_44' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader29.i" [multest.cc:272->multest.cc:390]   --->   Operation 111 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.95>
ST_13 : Operation 112 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:277->multest.cc:390]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.95>

State 14 <SV = 7> <Delay = 2.26>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%i3_0_i = phi i5 [ %i_13, %hls_label_15 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 113 'phi' 'i3_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.82ns)   --->   "%icmp_ln277 = icmp eq i5 %i3_0_i, -16" [multest.cc:277->multest.cc:390]   --->   Operation 114 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 115 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.94ns)   --->   "%i_13 = add i5 %i3_0_i, 1" [multest.cc:277->multest.cc:390]   --->   Operation 116 'add' 'i_13' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %1, label %hls_label_15" [multest.cc:277->multest.cc:390]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.49ns)   --->   "%xor_ln280 = xor i5 %i3_0_i, -16" [multest.cc:280->multest.cc:390]   --->   Operation 118 'xor' 'xor_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i5 %xor_ln280 to i64" [multest.cc:280->multest.cc:390]   --->   Operation 119 'zext' 'zext_ln280_2' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_2 = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln280_2" [multest.cc:280->multest.cc:390]   --->   Operation 120 'getelementptr' 'rhs_digits_data_V_ad_2' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 121 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 121 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 15 <SV = 8> <Delay = 1.76>
ST_15 : Operation 122 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 122 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 16 <SV = 9> <Delay = 1.76>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [multest.cc:278->multest.cc:390]   --->   Operation 123 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:279->multest.cc:390]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i5 %i3_0_i to i64" [multest.cc:280->multest.cc:390]   --->   Operation 125 'zext' 'zext_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat_4 = getelementptr [32 x i64]* %inter_rhs_digits_dat, i64 0, i64 %zext_ln280_2" [multest.cc:280->multest.cc:390]   --->   Operation 126 'getelementptr' 'inter_rhs_digits_dat_4' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %inter_rhs_digits_dat_4, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 127 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_5 = getelementptr [16 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln280" [multest.cc:280->multest.cc:390]   --->   Operation 128 'getelementptr' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %rhs1_tmp_digits_data_5, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 129 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [16 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln280" [multest.cc:280->multest.cc:390]   --->   Operation 130 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 131 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_1_i)" [multest.cc:281->multest.cc:390]   --->   Operation 132 'specregionend' 'empty_46' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:277->multest.cc:390]   --->   Operation 133 'br' <Predicate = (!icmp_ln277)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z2_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z0_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 0.95>
ST_18 : Operation 137 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [32 x i64]* %p_z0_digits_data_V_i)" [multest.cc:290->multest.cc:390]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 138 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [32 x i64]* %p_z2_digits_data_V_i)" [multest.cc:291->multest.cc:390]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 139 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [32 x i64]* %p_cross_mul_digits_da)" [multest.cc:292->multest.cc:390]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 0.95>
ST_19 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [32 x i64]* %p_z0_digits_data_V_i)" [multest.cc:290->multest.cc:390]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [32 x i64]* %p_z2_digits_data_V_i)" [multest.cc:291->multest.cc:390]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [32 x i64]* %p_cross_mul_digits_da)" [multest.cc:292->multest.cc:390]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 143 [1/1] (0.95ns)   --->   "br label %2" [multest.cc:294->multest.cc:390]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.95>

State 20 <SV = 11> <Delay = 1.76>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ 0, %1 ], [ %i_14, %hls_label_16 ]"   --->   Operation 144 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.82ns)   --->   "%icmp_ln294 = icmp eq i6 %i4_0_i, -32" [multest.cc:294->multest.cc:390]   --->   Operation 145 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 146 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (1.02ns)   --->   "%i_14 = add i6 %i4_0_i, 1" [multest.cc:294->multest.cc:390]   --->   Operation 147 'add' 'i_14' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln294, label %3, label %hls_label_16" [multest.cc:294->multest.cc:390]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i6 %i4_0_i to i64" [multest.cc:297->multest.cc:390]   --->   Operation 149 'zext' 'zext_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%p_z0_digits_data_V_i_s = getelementptr [32 x i64]* %p_z0_digits_data_V_i, i64 0, i64 %zext_ln297" [multest.cc:297->multest.cc:390]   --->   Operation 150 'getelementptr' 'p_z0_digits_data_V_i_s' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 151 [2/2] (1.76ns)   --->   "%p_z0_digits_data_V_i_1 = load i64* %p_z0_digits_data_V_i_s, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 151 'load' 'p_z0_digits_data_V_i_1' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 152 [1/2] (1.76ns)   --->   "%p_z0_digits_data_V_i_1 = load i64* %p_z0_digits_data_V_i_s, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 152 'load' 'p_z0_digits_data_V_i_1' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 22 <SV = 13> <Delay = 1.76>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [multest.cc:295->multest.cc:390]   --->   Operation 153 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:296->multest.cc:390]   --->   Operation 154 'specpipeline' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [32 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln297" [multest.cc:297->multest.cc:390]   --->   Operation 155 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (1.76ns)   --->   "store i64 %p_z0_digits_data_V_i_1, i64* %z0_digits_data_V_add, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 156 'store' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_2_i)" [multest.cc:298->multest.cc:390]   --->   Operation 157 'specregionend' 'empty_48' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "br label %2" [multest.cc:294->multest.cc:390]   --->   Operation 158 'br' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 0.95>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits_load = load i32* %p_z0_tmp_bits, align 8" [multest.cc:299->multest.cc:390]   --->   Operation 159 'load' 'p_z0_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.95ns)   --->   "br label %4" [multest.cc:300->multest.cc:390]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.95>

State 24 <SV = 13> <Delay = 1.76>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%i5_0_i = phi i6 [ 0, %3 ], [ %i_15, %hls_label_17 ]"   --->   Operation 161 'phi' 'i5_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.82ns)   --->   "%icmp_ln300 = icmp eq i6 %i5_0_i, -32" [multest.cc:300->multest.cc:390]   --->   Operation 162 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 163 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.02ns)   --->   "%i_15 = add i6 %i5_0_i, 1" [multest.cc:300->multest.cc:390]   --->   Operation 164 'add' 'i_15' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %5, label %hls_label_17" [multest.cc:300->multest.cc:390]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i6 %i5_0_i to i64" [multest.cc:303->multest.cc:390]   --->   Operation 166 'zext' 'zext_ln303' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%p_z2_digits_data_V_i_s = getelementptr [32 x i64]* %p_z2_digits_data_V_i, i64 0, i64 %zext_ln303" [multest.cc:303->multest.cc:390]   --->   Operation 167 'getelementptr' 'p_z2_digits_data_V_i_s' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 168 [2/2] (1.76ns)   --->   "%p_z2_digits_data_V_i_1 = load i64* %p_z2_digits_data_V_i_s, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 168 'load' 'p_z2_digits_data_V_i_1' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 25 <SV = 14> <Delay = 1.76>
ST_25 : Operation 169 [1/2] (1.76ns)   --->   "%p_z2_digits_data_V_i_1 = load i64* %p_z2_digits_data_V_i_s, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 169 'load' 'p_z2_digits_data_V_i_1' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 26 <SV = 15> <Delay = 1.76>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [multest.cc:301->multest.cc:390]   --->   Operation 170 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:302->multest.cc:390]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [32 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln303" [multest.cc:303->multest.cc:390]   --->   Operation 172 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.76ns)   --->   "store i64 %p_z2_digits_data_V_i_1, i64* %z2_digits_data_V_add, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 173 'store' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_3_i)" [multest.cc:304->multest.cc:390]   --->   Operation 174 'specregionend' 'empty_50' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "br label %4" [multest.cc:300->multest.cc:390]   --->   Operation 175 'br' <Predicate = (!icmp_ln300)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 0.95>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits_load = load i32* %p_z2_tmp_bits, align 8" [multest.cc:305->multest.cc:390]   --->   Operation 176 'load' 'p_z2_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.95ns)   --->   "br label %6" [multest.cc:306->multest.cc:390]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.95>

State 28 <SV = 15> <Delay = 1.76>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%i6_0_i = phi i6 [ 0, %5 ], [ %i_16, %hls_label_18 ]"   --->   Operation 178 'phi' 'i6_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.82ns)   --->   "%icmp_ln306 = icmp eq i6 %i6_0_i, -32" [multest.cc:306->multest.cc:390]   --->   Operation 179 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 180 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (1.02ns)   --->   "%i_16 = add i6 %i6_0_i, 1" [multest.cc:306->multest.cc:390]   --->   Operation 181 'add' 'i_16' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %karastuba_mul_MUL_st.1.exit, label %hls_label_18" [multest.cc:306->multest.cc:390]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i6 %i6_0_i to i64" [multest.cc:309->multest.cc:390]   --->   Operation 183 'zext' 'zext_ln309' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%p_cross_mul_digits_da_3 = getelementptr [32 x i64]* %p_cross_mul_digits_da, i64 0, i64 %zext_ln309" [multest.cc:309->multest.cc:390]   --->   Operation 184 'getelementptr' 'p_cross_mul_digits_da_3' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 185 [2/2] (1.76ns)   --->   "%p_cross_mul_digits_da_4 = load i64* %p_cross_mul_digits_da_3, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 185 'load' 'p_cross_mul_digits_da_4' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 29 <SV = 16> <Delay = 1.76>
ST_29 : Operation 186 [1/2] (1.76ns)   --->   "%p_cross_mul_digits_da_4 = load i64* %p_cross_mul_digits_da_3, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 186 'load' 'p_cross_mul_digits_da_4' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 30 <SV = 17> <Delay = 1.76>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [multest.cc:307->multest.cc:390]   --->   Operation 187 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:308->multest.cc:390]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_2 = getelementptr [32 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln309" [multest.cc:309->multest.cc:390]   --->   Operation 189 'getelementptr' 'cross_mul_digits_dat_2' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (1.76ns)   --->   "store i64 %p_cross_mul_digits_da_4, i64* %cross_mul_digits_dat_2, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 190 'store' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_4_i)" [multest.cc:310->multest.cc:390]   --->   Operation 191 'specregionend' 'empty_52' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "br label %6" [multest.cc:306->multest.cc:390]   --->   Operation 192 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 31 <SV = 16> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits_s = load i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:311->multest.cc:390]   --->   Operation 193 'load' 'p_cross_mul_tmp_bits_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i32, i32, i32, i32, i32 } undef, i32 %p_z0_tmp_bits_load, 0" [multest.cc:312->multest.cc:390]   --->   Operation 194 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_i, i32 %p_z2_tmp_bits_load, 1" [multest.cc:312->multest.cc:390]   --->   Operation 195 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_1_i, i32 %p_cross_mul_tmp_bits_s, 2" [multest.cc:312->multest.cc:390]   --->   Operation 196 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_2_i, i32 %p_read_cast_i, 3" [multest.cc:312->multest.cc:390]   --->   Operation 197 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_3_i, i32 %p_read1_cast_i, 4" [multest.cc:312->multest.cc:390]   --->   Operation 198 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32 } %mrv_4_i" [multest.cc:390]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z0_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z2_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inter_lhs_digits_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inter_rhs_digits_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_tmp_bits_read_4     (read             ) [ 00000000000000000000000000000000]
lhs_tmp_bits_read_4     (read             ) [ 00000000000000000000000000000000]
lhs0_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
lhs1_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
rhs0_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
rhs1_digits_data_V      (alloca           ) [ 00111111111111111111000000000000]
lhs0_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
lhs1_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
rhs0_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
rhs1_tmp_digits_data    (alloca           ) [ 00111111111111111111000000000000]
p_z0_tmp_bits           (alloca           ) [ 00111111111111111111111100000000]
p_z0_digits_data_V_i    (alloca           ) [ 00111111111111111111111000000000]
p_z2_tmp_bits           (alloca           ) [ 00111111111111111111111111110000]
p_z2_digits_data_V_i    (alloca           ) [ 00111111111111111111111111100000]
p_cross_mul_tmp_bits    (alloca           ) [ 00111111111111111111111111111111]
p_cross_mul_digits_da   (alloca           ) [ 00111111111111111111111111111110]
p_read1_cast_i          (zext             ) [ 00111111111111111111111111111111]
p_read_cast_i           (zext             ) [ 00111111111111111111111111111111]
br_ln262                (br               ) [ 01111000000000000000000000000000]
i_0_i                   (phi              ) [ 00100000000000000000000000000000]
icmp_ln262              (icmp             ) [ 00111000000000000000000000000000]
empty                   (speclooptripcount) [ 00000000000000000000000000000000]
i                       (add              ) [ 01111000000000000000000000000000]
br_ln262                (br               ) [ 00000000000000000000000000000000]
zext_ln265              (zext             ) [ 00111000000000000000000000000000]
lhs_digits_data_V_ad    (getelementptr    ) [ 00110000000000000000000000000000]
lhs_digits_data_V_lo    (load             ) [ 00101000000000000000000000000000]
tmp_i                   (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln264      (specpipeline     ) [ 00000000000000000000000000000000]
inter_lhs_digits_dat_3  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
lhs0_tmp_digits_data_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
lhs0_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln265             (store            ) [ 00000000000000000000000000000000]
empty_39                (specregionend    ) [ 00000000000000000000000000000000]
br_ln262                (br               ) [ 01111000000000000000000000000000]
br_ln267                (br               ) [ 00000111100000000000000000000000]
i1_0_i                  (phi              ) [ 00000011100000000000000000000000]
icmp_ln267              (icmp             ) [ 00000011100000000000000000000000]
empty_40                (speclooptripcount) [ 00000000000000000000000000000000]
i_11                    (add              ) [ 00000111100000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000]
xor_ln270               (xor              ) [ 00000000000000000000000000000000]
zext_ln270_2            (zext             ) [ 00000011100000000000000000000000]
lhs_digits_data_V_ad_2  (getelementptr    ) [ 00000011000000000000000000000000]
lhs_digits_data_V_lo_2  (load             ) [ 00000010100000000000000000000000]
tmp_9_i                 (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln269      (specpipeline     ) [ 00000000000000000000000000000000]
zext_ln270              (zext             ) [ 00000000000000000000000000000000]
inter_lhs_digits_dat_4  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
lhs1_tmp_digits_data_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
lhs1_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln270             (store            ) [ 00000000000000000000000000000000]
empty_41                (specregionend    ) [ 00000000000000000000000000000000]
br_ln267                (br               ) [ 00000111100000000000000000000000]
br_ln272                (br               ) [ 00000000011110000000000000000000]
i2_0_i                  (phi              ) [ 00000000001000000000000000000000]
icmp_ln272              (icmp             ) [ 00000000001110000000000000000000]
empty_42                (speclooptripcount) [ 00000000000000000000000000000000]
i_12                    (add              ) [ 00000000011110000000000000000000]
br_ln272                (br               ) [ 00000000000000000000000000000000]
zext_ln275              (zext             ) [ 00000000001110000000000000000000]
rhs_digits_data_V_ad    (getelementptr    ) [ 00000000001100000000000000000000]
rhs_digits_data_V_lo    (load             ) [ 00000000001010000000000000000000]
tmp_i_43                (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln274      (specpipeline     ) [ 00000000000000000000000000000000]
inter_rhs_digits_dat_3  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
rhs0_tmp_digits_data_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
rhs0_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln275             (store            ) [ 00000000000000000000000000000000]
empty_44                (specregionend    ) [ 00000000000000000000000000000000]
br_ln272                (br               ) [ 00000000011110000000000000000000]
br_ln277                (br               ) [ 00000000000001111000000000000000]
i3_0_i                  (phi              ) [ 00000000000000111000000000000000]
icmp_ln277              (icmp             ) [ 00000000000000111000000000000000]
empty_45                (speclooptripcount) [ 00000000000000000000000000000000]
i_13                    (add              ) [ 00000000000001111000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000]
xor_ln280               (xor              ) [ 00000000000000000000000000000000]
zext_ln280_2            (zext             ) [ 00000000000000111000000000000000]
rhs_digits_data_V_ad_2  (getelementptr    ) [ 00000000000000110000000000000000]
rhs_digits_data_V_lo_2  (load             ) [ 00000000000000101000000000000000]
tmp_1_i                 (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln279      (specpipeline     ) [ 00000000000000000000000000000000]
zext_ln280              (zext             ) [ 00000000000000000000000000000000]
inter_rhs_digits_dat_4  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
rhs1_tmp_digits_data_5  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
rhs1_digits_data_V_a    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln280             (store            ) [ 00000000000000000000000000000000]
empty_46                (specregionend    ) [ 00000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000001111000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000]
call_ln290              (call             ) [ 00000000000000000000000000000000]
call_ln291              (call             ) [ 00000000000000000000000000000000]
call_ln292              (call             ) [ 00000000000000000000000000000000]
br_ln294                (br               ) [ 00000000000000000001111000000000]
i4_0_i                  (phi              ) [ 00000000000000000000100000000000]
icmp_ln294              (icmp             ) [ 00000000000000000000111000000000]
empty_47                (speclooptripcount) [ 00000000000000000000000000000000]
i_14                    (add              ) [ 00000000000000000001111000000000]
br_ln294                (br               ) [ 00000000000000000000000000000000]
zext_ln297              (zext             ) [ 00000000000000000000111000000000]
p_z0_digits_data_V_i_s  (getelementptr    ) [ 00000000000000000000110000000000]
p_z0_digits_data_V_i_1  (load             ) [ 00000000000000000000101000000000]
tmp_2_i                 (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln296      (specpipeline     ) [ 00000000000000000000000000000000]
z0_digits_data_V_add    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln297             (store            ) [ 00000000000000000000000000000000]
empty_48                (specregionend    ) [ 00000000000000000000000000000000]
br_ln294                (br               ) [ 00000000000000000001111000000000]
p_z0_tmp_bits_load      (load             ) [ 00000000000000000000000011111111]
br_ln300                (br               ) [ 00000000000000000000000111100000]
i5_0_i                  (phi              ) [ 00000000000000000000000010000000]
icmp_ln300              (icmp             ) [ 00000000000000000000000011100000]
empty_49                (speclooptripcount) [ 00000000000000000000000000000000]
i_15                    (add              ) [ 00000000000000000000000111100000]
br_ln300                (br               ) [ 00000000000000000000000000000000]
zext_ln303              (zext             ) [ 00000000000000000000000011100000]
p_z2_digits_data_V_i_s  (getelementptr    ) [ 00000000000000000000000011000000]
p_z2_digits_data_V_i_1  (load             ) [ 00000000000000000000000010100000]
tmp_3_i                 (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln302      (specpipeline     ) [ 00000000000000000000000000000000]
z2_digits_data_V_add    (getelementptr    ) [ 00000000000000000000000000000000]
store_ln303             (store            ) [ 00000000000000000000000000000000]
empty_50                (specregionend    ) [ 00000000000000000000000000000000]
br_ln300                (br               ) [ 00000000000000000000000111100000]
p_z2_tmp_bits_load      (load             ) [ 00000000000000000000000000001111]
br_ln306                (br               ) [ 00000000000000000000000000011110]
i6_0_i                  (phi              ) [ 00000000000000000000000000001000]
icmp_ln306              (icmp             ) [ 00000000000000000000000000001110]
empty_51                (speclooptripcount) [ 00000000000000000000000000000000]
i_16                    (add              ) [ 00000000000000000000000000011110]
br_ln306                (br               ) [ 00000000000000000000000000000000]
zext_ln309              (zext             ) [ 00000000000000000000000000001110]
p_cross_mul_digits_da_3 (getelementptr    ) [ 00000000000000000000000000001100]
p_cross_mul_digits_da_4 (load             ) [ 00000000000000000000000000001010]
tmp_4_i                 (specregionbegin  ) [ 00000000000000000000000000000000]
specpipeline_ln308      (specpipeline     ) [ 00000000000000000000000000000000]
cross_mul_digits_dat_2  (getelementptr    ) [ 00000000000000000000000000000000]
store_ln309             (store            ) [ 00000000000000000000000000000000]
empty_52                (specregionend    ) [ 00000000000000000000000000000000]
br_ln306                (br               ) [ 00000000000000000000000000011110]
p_cross_mul_tmp_bits_s  (load             ) [ 00000000000000000000000000000000]
mrv_i                   (insertvalue      ) [ 00000000000000000000000000000000]
mrv_1_i                 (insertvalue      ) [ 00000000000000000000000000000000]
mrv_2_i                 (insertvalue      ) [ 00000000000000000000000000000000]
mrv_3_i                 (insertvalue      ) [ 00000000000000000000000000000000]
mrv_4_i                 (insertvalue      ) [ 00000000000000000000000000000000]
ret_ln390               (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z0_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z0_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="z2_digits_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_digits_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cross_mul_digits_dat">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inter_lhs_digits_dat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_lhs_digits_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inter_rhs_digits_dat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_rhs_digits_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="lhs0_digits_data_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lhs1_digits_data_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rhs0_digits_data_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rhs1_digits_data_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lhs0_tmp_digits_data_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="lhs1_tmp_digits_data_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rhs0_tmp_digits_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rhs1_tmp_digits_data_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_z0_tmp_bits_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z0_tmp_bits/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_z0_digits_data_V_i_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z0_digits_data_V_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_z2_tmp_bits_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z2_tmp_bits/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_z2_digits_data_V_i_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_z2_digits_data_V_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_cross_mul_tmp_bits_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_cross_mul_tmp_bits/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_cross_mul_digits_da_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_cross_mul_digits_da/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rhs_tmp_bits_read_4_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_tmp_bits_read_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lhs_tmp_bits_read_4_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_tmp_bits_read_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lhs_digits_data_V_ad_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/2 lhs_digits_data_V_lo_2/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="inter_lhs_digits_dat_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="2"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_lhs_digits_dat_3/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 store_ln270/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="lhs0_tmp_digits_data_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="2"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_5/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln265_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lhs0_digits_data_V_a_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="2"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_V_a/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln265_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="1"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lhs_digits_data_V_ad_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_2/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="inter_lhs_digits_dat_4_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="2"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_lhs_digits_dat_4/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lhs1_tmp_digits_data_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_5/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln270_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lhs1_digits_data_V_a_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_V_a/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln270_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="rhs_digits_data_V_ad_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/10 rhs_digits_data_V_lo_2/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="inter_rhs_digits_dat_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="2"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_rhs_digits_dat_3/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="1"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 store_ln280/16 "/>
</bind>
</comp>

<comp id="262" class="1004" name="rhs0_tmp_digits_data_5_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="2"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_5/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln275_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="1"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="rhs0_digits_data_V_a_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="2"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_V_a/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln275_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="1"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="rhs_digits_data_V_ad_2_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_2/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="inter_rhs_digits_dat_4_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="2"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_rhs_digits_dat_4/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="rhs1_tmp_digits_data_5_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_5/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln280_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/16 "/>
</bind>
</comp>

<comp id="314" class="1004" name="rhs1_digits_data_V_a_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_V_a/16 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln280_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="1"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/16 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_z0_digits_data_V_i_s_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_z0_digits_data_V_i_s/20 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z0_digits_data_V_i_1/20 "/>
</bind>
</comp>

<comp id="338" class="1004" name="z0_digits_data_V_add_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="2"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/22 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln297_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="1"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/22 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_z2_digits_data_V_i_s_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_z2_digits_data_V_i_s/24 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z2_digits_data_V_i_1/24 "/>
</bind>
</comp>

<comp id="363" class="1004" name="z2_digits_data_V_add_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="2"/>
<pin id="367" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/26 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln303_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="1"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/26 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_cross_mul_digits_da_3_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_cross_mul_digits_da_3/28 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cross_mul_digits_da_4/28 "/>
</bind>
</comp>

<comp id="388" class="1004" name="cross_mul_digits_dat_2_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="2"/>
<pin id="392" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat_2/30 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln309_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="1"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/30 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_0_i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_0_i_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i1_0_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i1_0_i_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/6 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i2_0_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="1"/>
<pin id="426" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="i2_0_i_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/10 "/>
</bind>
</comp>

<comp id="435" class="1005" name="i3_0_i_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i3_0_i (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="i3_0_i_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0_i/14 "/>
</bind>
</comp>

<comp id="447" class="1005" name="i4_0_i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="1"/>
<pin id="449" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i4_0_i (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="i4_0_i_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_i/20 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i5_0_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i5_0_i (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="i5_0_i_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0_i/24 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i6_0_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="1"/>
<pin id="471" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i6_0_i (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="i6_0_i_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0_i/28 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_karastuba_mul_templa_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="484" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="486" dir="0" index="5" bw="32" slack="9"/>
<pin id="487" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="488" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln292/18 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_karastuba_mul_templa_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="0" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="496" dir="0" index="5" bw="32" slack="9"/>
<pin id="497" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="498" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln290/18 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_karastuba_mul_templa_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="0" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="506" dir="0" index="3" bw="1" slack="0"/>
<pin id="507" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="508" dir="0" index="5" bw="32" slack="9"/>
<pin id="509" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln291/18 "/>
</bind>
</comp>

<comp id="514" class="1005" name="reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo lhs_digits_data_V_lo_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo rhs_digits_data_V_lo_2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_read1_cast_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read1_cast_i/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_read_cast_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read_cast_i/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln262_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln262/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln265_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln267_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="i_11_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln270_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln270/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln270_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270_2/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln270_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="2"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln272_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_12_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln275_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln277_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="i_13_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln280_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln280/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln280_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_2/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln280_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="2"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/16 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln288_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="8"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln288_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="8"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln288_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="8"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln294_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln294/20 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_14_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/20 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln297_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/20 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_z0_tmp_bits_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="12"/>
<pin id="666" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z0_tmp_bits_load/23 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln300_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="0" index="1" bw="6" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/24 "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_15_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/24 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln303_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303/24 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_z2_tmp_bits_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="14"/>
<pin id="686" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_z2_tmp_bits_load/27 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln306_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="6" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/28 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_16_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/28 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln309_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309/28 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_cross_mul_tmp_bits_s_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="16"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cross_mul_tmp_bits_s/31 "/>
</bind>
</comp>

<comp id="707" class="1004" name="mrv_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="160" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="4"/>
<pin id="710" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/31 "/>
</bind>
</comp>

<comp id="712" class="1004" name="mrv_1_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="160" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="2"/>
<pin id="715" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/31 "/>
</bind>
</comp>

<comp id="717" class="1004" name="mrv_2_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="160" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/31 "/>
</bind>
</comp>

<comp id="723" class="1004" name="mrv_3_i_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="160" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="16"/>
<pin id="726" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/31 "/>
</bind>
</comp>

<comp id="728" class="1004" name="mrv_4_i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="160" slack="0"/>
<pin id="730" dir="0" index="1" bw="2" slack="16"/>
<pin id="731" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/31 "/>
</bind>
</comp>

<comp id="733" class="1005" name="p_z0_tmp_bits_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="8"/>
<pin id="735" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_z0_tmp_bits "/>
</bind>
</comp>

<comp id="740" class="1005" name="p_z2_tmp_bits_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="8"/>
<pin id="742" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_z2_tmp_bits "/>
</bind>
</comp>

<comp id="747" class="1005" name="p_cross_mul_tmp_bits_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="8"/>
<pin id="749" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_cross_mul_tmp_bits "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_read1_cast_i_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="16"/>
<pin id="756" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="p_read1_cast_i "/>
</bind>
</comp>

<comp id="759" class="1005" name="p_read_cast_i_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="16"/>
<pin id="761" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="p_read_cast_i "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln262_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln262 "/>
</bind>
</comp>

<comp id="768" class="1005" name="i_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="0"/>
<pin id="770" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="773" class="1005" name="zext_ln265_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="2"/>
<pin id="775" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln265 "/>
</bind>
</comp>

<comp id="780" class="1005" name="lhs_digits_data_V_ad_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln267_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln267 "/>
</bind>
</comp>

<comp id="789" class="1005" name="i_11_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="0"/>
<pin id="791" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln270_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="2"/>
<pin id="796" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln270_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="lhs_digits_data_V_ad_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln272_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="808" class="1005" name="i_12_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln275_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="2"/>
<pin id="815" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln275 "/>
</bind>
</comp>

<comp id="820" class="1005" name="rhs_digits_data_V_ad_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="1"/>
<pin id="822" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln277_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln277 "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_13_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln280_2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="2"/>
<pin id="836" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln280_2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="rhs_digits_data_V_ad_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln294_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln294 "/>
</bind>
</comp>

<comp id="848" class="1005" name="i_14_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="0"/>
<pin id="850" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="853" class="1005" name="zext_ln297_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="2"/>
<pin id="855" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln297 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_z0_digits_data_V_i_s_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="1"/>
<pin id="860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_z0_digits_data_V_i_s "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_z0_digits_data_V_i_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_z0_digits_data_V_i_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_z0_tmp_bits_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="4"/>
<pin id="870" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_z0_tmp_bits_load "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln300_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln300 "/>
</bind>
</comp>

<comp id="877" class="1005" name="i_15_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="0"/>
<pin id="879" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="882" class="1005" name="zext_ln303_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="2"/>
<pin id="884" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln303 "/>
</bind>
</comp>

<comp id="887" class="1005" name="p_z2_digits_data_V_i_s_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="1"/>
<pin id="889" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_z2_digits_data_V_i_s "/>
</bind>
</comp>

<comp id="892" class="1005" name="p_z2_digits_data_V_i_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_z2_digits_data_V_i_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_z2_tmp_bits_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_z2_tmp_bits_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="icmp_ln306_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="906" class="1005" name="i_16_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="0"/>
<pin id="908" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="911" class="1005" name="zext_ln309_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="2"/>
<pin id="913" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln309 "/>
</bind>
</comp>

<comp id="916" class="1005" name="p_cross_mul_digits_da_3_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_cross_mul_digits_da_3 "/>
</bind>
</comp>

<comp id="921" class="1005" name="p_cross_mul_digits_da_4_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cross_mul_digits_da_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="22" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="22" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="446"><net_src comp="439" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="58" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="153" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="526"><net_src comp="243" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="535"><net_src comp="134" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="140" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="405" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="405" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="405" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="561"><net_src comp="416" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="24" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="416" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="30" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="416" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="24" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="583"><net_src comp="412" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="590"><net_src comp="428" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="24" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="428" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="30" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="428" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="607"><net_src comp="439" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="24" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="439" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="30" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="439" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="24" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="629"><net_src comp="435" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="636"><net_src comp="44" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="44" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="451" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="64" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="451" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="451" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="671"><net_src comp="462" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="64" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="462" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="68" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="462" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="691"><net_src comp="473" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="64" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="473" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="68" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="473" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="704" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="110" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="490" pin=5"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="743"><net_src comp="118" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="502" pin=5"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="750"><net_src comp="126" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="480" pin=5"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="757"><net_src comp="532" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="762"><net_src comp="536" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="767"><net_src comp="540" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="546" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="776"><net_src comp="552" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="783"><net_src comp="146" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="788"><net_src comp="557" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="563" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="797"><net_src comp="575" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="802"><net_src comp="196" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="807"><net_src comp="586" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="592" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="816"><net_src comp="598" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="823"><net_src comp="236" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="828"><net_src comp="603" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="609" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="837"><net_src comp="621" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="842"><net_src comp="286" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="847"><net_src comp="647" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="653" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="856"><net_src comp="659" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="861"><net_src comp="326" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="866"><net_src comp="332" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="871"><net_src comp="664" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="876"><net_src comp="667" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="673" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="885"><net_src comp="679" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="890"><net_src comp="351" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="895"><net_src comp="357" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="900"><net_src comp="684" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="905"><net_src comp="687" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="693" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="914"><net_src comp="699" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="919"><net_src comp="376" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="924"><net_src comp="382" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="395" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_digits_data_V | {}
	Port: rhs_digits_data_V | {}
	Port: z0_digits_data_V | {22 }
	Port: z2_digits_data_V | {26 }
	Port: cross_mul_digits_dat | {30 }
	Port: inter_lhs_digits_dat | {4 8 }
	Port: inter_rhs_digits_dat | {12 16 }
 - Input state : 
	Port: karastuba_mul_MUL_st.1 : lhs_tmp_bits_read | {1 }
	Port: karastuba_mul_MUL_st.1 : lhs_digits_data_V | {2 3 6 7 }
	Port: karastuba_mul_MUL_st.1 : rhs_tmp_bits_read | {1 }
	Port: karastuba_mul_MUL_st.1 : rhs_digits_data_V | {10 11 14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln262 : 1
		i : 1
		br_ln262 : 2
		zext_ln265 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
	State 3
	State 4
		store_ln265 : 1
		store_ln265 : 1
		store_ln265 : 1
		empty_39 : 1
	State 5
	State 6
		icmp_ln267 : 1
		i_11 : 1
		br_ln267 : 2
		xor_ln270 : 1
		zext_ln270_2 : 1
		lhs_digits_data_V_ad_2 : 2
		lhs_digits_data_V_lo_2 : 3
	State 7
	State 8
		store_ln270 : 1
		lhs1_tmp_digits_data_5 : 1
		store_ln270 : 2
		lhs1_digits_data_V_a : 1
		store_ln270 : 2
		empty_41 : 1
	State 9
	State 10
		icmp_ln272 : 1
		i_12 : 1
		br_ln272 : 2
		zext_ln275 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
	State 11
	State 12
		store_ln275 : 1
		store_ln275 : 1
		store_ln275 : 1
		empty_44 : 1
	State 13
	State 14
		icmp_ln277 : 1
		i_13 : 1
		br_ln277 : 2
		xor_ln280 : 1
		zext_ln280_2 : 1
		rhs_digits_data_V_ad_2 : 2
		rhs_digits_data_V_lo_2 : 3
	State 15
	State 16
		store_ln280 : 1
		rhs1_tmp_digits_data_5 : 1
		store_ln280 : 2
		rhs1_digits_data_V_a : 1
		store_ln280 : 2
		empty_46 : 1
	State 17
	State 18
	State 19
	State 20
		icmp_ln294 : 1
		i_14 : 1
		br_ln294 : 2
		zext_ln297 : 1
		p_z0_digits_data_V_i_s : 2
		p_z0_digits_data_V_i_1 : 3
	State 21
	State 22
		store_ln297 : 1
		empty_48 : 1
	State 23
	State 24
		icmp_ln300 : 1
		i_15 : 1
		br_ln300 : 2
		zext_ln303 : 1
		p_z2_digits_data_V_i_s : 2
		p_z2_digits_data_V_i_1 : 3
	State 25
	State 26
		store_ln303 : 1
		empty_50 : 1
	State 27
	State 28
		icmp_ln306 : 1
		i_16 : 1
		br_ln306 : 2
		zext_ln309 : 1
		p_cross_mul_digits_da_3 : 2
		p_cross_mul_digits_da_4 : 3
	State 29
	State 30
		store_ln309 : 1
		empty_52 : 1
	State 31
		mrv_1_i : 1
		mrv_2_i : 2
		mrv_3_i : 3
		mrv_4_i : 4
		ret_ln390 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_karastuba_mul_templa_1_fu_480 |    26   |    12   | 81.2312 |  11939  |   7969  |    0    |
|   call   | grp_karastuba_mul_templa_5_fu_490 |    22   |    12   | 75.5192 |  11251  |   7449  |    0    |
|          | grp_karastuba_mul_templa_5_fu_502 |    22   |    12   | 75.5192 |  11251  |   7449  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_546             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_11_fu_563            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_12_fu_592            |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |            i_13_fu_609            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_14_fu_653            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_15_fu_673            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_16_fu_693            |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln262_fu_540         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln267_fu_557         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln272_fu_586         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln277_fu_603         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln294_fu_647         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln300_fu_667         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln306_fu_687         |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          xor_ln270_fu_569         |    0    |    0    |    0    |    0    |    5    |    0    |
|          |          xor_ln280_fu_615         |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |  rhs_tmp_bits_read_4_read_fu_134  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  lhs_tmp_bits_read_4_read_fu_140  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_read1_cast_i_fu_532       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        p_read_cast_i_fu_536       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln265_fu_552         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln270_2_fu_575        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln270_fu_580         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln275_fu_598         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln280_2_fu_621        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln280_fu_626         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln297_fu_659         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln303_fu_679         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln309_fu_699         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |            mrv_i_fu_707           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           mrv_1_i_fu_712          |    0    |    0    |    0    |    0    |    0    |    0    |
|insertvalue|           mrv_2_i_fu_717          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           mrv_3_i_fu_723          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           mrv_4_i_fu_728          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    70   |    36   |  232.27 |  34441  |  23059  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  lhs0_digits_data_V |    2   |    0   |    0   |    0   |
| lhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
|  lhs1_digits_data_V |    2   |    0   |    0   |    0   |
| lhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
|p_cross_mul_digits_da|    2   |    0   |    0   |    0   |
| p_z0_digits_data_V_i|    2   |    0   |    0   |    0   |
| p_z2_digits_data_V_i|    2   |    0   |    0   |    0   |
|  rhs0_digits_data_V |    2   |    0   |    0   |    0   |
| rhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
|  rhs1_digits_data_V |    2   |    0   |    0   |    0   |
| rhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   22   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         i1_0_i_reg_412        |    5   |
|         i2_0_i_reg_424        |    5   |
|         i3_0_i_reg_435        |    5   |
|         i4_0_i_reg_447        |    6   |
|         i5_0_i_reg_458        |    6   |
|         i6_0_i_reg_469        |    6   |
|         i_0_i_reg_401         |    5   |
|          i_11_reg_789         |    5   |
|          i_12_reg_808         |    5   |
|          i_13_reg_829         |    5   |
|          i_14_reg_848         |    6   |
|          i_15_reg_877         |    6   |
|          i_16_reg_906         |    6   |
|           i_reg_768           |    5   |
|       icmp_ln262_reg_764      |    1   |
|       icmp_ln267_reg_785      |    1   |
|       icmp_ln272_reg_804      |    1   |
|       icmp_ln277_reg_825      |    1   |
|       icmp_ln294_reg_844      |    1   |
|       icmp_ln300_reg_873      |    1   |
|       icmp_ln306_reg_902      |    1   |
| lhs_digits_data_V_ad_2_reg_799|    5   |
|  lhs_digits_data_V_ad_reg_780 |    5   |
|p_cross_mul_digits_da_3_reg_916|    5   |
|p_cross_mul_digits_da_4_reg_921|   64   |
|  p_cross_mul_tmp_bits_reg_747 |   32   |
|     p_read1_cast_i_reg_754    |   32   |
|     p_read_cast_i_reg_759     |   32   |
| p_z0_digits_data_V_i_1_reg_863|   64   |
| p_z0_digits_data_V_i_s_reg_858|    5   |
|   p_z0_tmp_bits_load_reg_868  |   32   |
|     p_z0_tmp_bits_reg_733     |   32   |
| p_z2_digits_data_V_i_1_reg_892|   64   |
| p_z2_digits_data_V_i_s_reg_887|    5   |
|   p_z2_tmp_bits_load_reg_897  |   32   |
|     p_z2_tmp_bits_reg_740     |   32   |
|            reg_514            |   64   |
|            reg_523            |   64   |
| rhs_digits_data_V_ad_2_reg_839|    5   |
|  rhs_digits_data_V_ad_reg_820 |    5   |
|       zext_ln265_reg_773      |   64   |
|      zext_ln270_2_reg_794     |   64   |
|       zext_ln275_reg_813      |   64   |
|      zext_ln280_2_reg_834     |   64   |
|       zext_ln297_reg_853      |   64   |
|       zext_ln303_reg_882      |   64   |
|       zext_ln309_reg_911      |   64   |
+-------------------------------+--------+
|             Total             |  1110  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_166 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_243 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_256 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_332 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_357 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   5  |   10   ||    9    |
|   i1_0_i_reg_412  |  p0  |   2  |   5  |   10   ||    9    |
|   i3_0_i_reg_435  |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  8.737  ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   70   |   36   |   232  |  34441 |  23059 |    0   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   105  |    -   |
|  Register |    -   |    -   |    -   |  1110  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   92   |   36   |   241  |  35551 |  23164 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
