
5. Printing statistics.

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                          37
     $eq                            30
     $mux                            1
     $pmux                           8

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc408 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738 ===

   Number of wires:                306
   Number of wire bits:           1779
   Number of public wires:         269
   Number of public wire bits:    1742
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $and                           30
     $not                           13
     $or                             4
     $reduce_or                      4
     $sdff                           4

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         4608
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w10_d8_S ===

   Number of wires:                 46
   Number of wire bits:            161
   Number of public wires:          17
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w10_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            113
   Number of public wires:          13
   Number of public wire bits:     105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          80
     $eq                            21
     $logic_not                      3
     $pmux                          10

=== td_fused_top_fifo_w16_d2_S_x2 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x2_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            125
   Number of public wires:          17
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w1_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             23
   Number of public wires:          13
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                            21
     $logic_not                      3
     $pmux                           1

=== td_fused_top_fifo_w5_d8_S ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w5_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             63
   Number of public wires:          13
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          40
     $eq                            21
     $logic_not                      3
     $pmux                           5

=== td_fused_top_fifo_w7_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w7_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             32
   Number of public wires:           7
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          14
     $not                            1
     $pmux                           7

=== td_fused_top_fifo_w7_d7_S ===

   Number of wires:                 46
   Number of wire bits:            149
   Number of public wires:          17
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w7_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             74
   Number of public wires:          12
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          49
     $eq                            15
     $logic_not                      3
     $pmux                           7

=== td_fused_top_start_for_tdf5_readFilters40_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf5_readFilters40_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf5_110 ===

   Number of wires:                126
   Number of wire bits:           1604
   Number of public wires:         100
   Number of public wire bits:    1470
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           38
     $and                           11
     $eq                            38
     $logic_not                     19
     $mux                           80
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         38

=== td_fused_top_tdf5_accum_1 ===

   Number of wires:                217
   Number of wire bits:           1829
   Number of public wires:         124
   Number of public wire bits:    1398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $add                           12
     $and                           31
     $dffe                         275
     $eq                            79
     $logic_not                      3
     $lt                             8
     $mux                          533
     $not                            8
     $or                            64
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf5_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf5_adjust ===

   Number of wires:                 70
   Number of wire bits:            450
   Number of public wires:          42
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf5_dot_product ===

   Number of wires:                176
   Number of wire bits:            659
   Number of public wires:         123
   Number of public wire bits:     563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $add                           44
     $and                           18
     $dff                           45
     $dffe                          99
     $eq                            29
     $mux                          101
     $not                           12
     $or                             3
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1
     $sub                           12

=== td_fused_top_tdf5_get_next_ijk ===

   Number of wires:                112
   Number of wire bits:            388
   Number of public wires:          73
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                          116
     $and                           14
     $eq                            56
     $logic_not                      2
     $mux                           15
     $not                           14
     $or                            10
     $reduce_bool                    2
     $reduce_or                      6
     $sdff                           1
     $sdffce                        84
     $sdffe                          1

=== td_fused_top_tdf5_poolOutputs ===

   Number of wires:                 85
   Number of wire bits:            313
   Number of public wires:          51
   Number of public wire bits:     267
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            9
     $dffe                          32
     $eq                            16
     $mux                           23
     $not                           10
     $or                             6
     $pmux                           4
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf5_readFilters40 ===

   Number of wires:                155
   Number of wire bits:            654
   Number of public wires:          97
   Number of public wire bits:     553
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                118
     $add                           73
     $and                           18
     $dff                           18
     $dffe                          49
     $eq                            29
     $mux                           90
     $not                           13
     $or                             7
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           25

=== td_fused_top_tdf5_readInputs41 ===

   Number of wires:                281
   Number of wire bits:           1847
   Number of public wires:         203
   Number of public wire bits:    1647
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          214
     $and                           24
     $dffe                         152
     $eq                            32
     $gt                            89
     $mux                          369
     $not                           11
     $or                            26
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        40
     $sdffe                          3
     $sub                           18

=== td_fused_top_tdf5_writeOutputs_unaligned ===

   Number of wires:                 80
   Number of wire bits:            597
   Number of public wires:          48
   Number of public wire bits:     564
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           57
     $and                           19
     $dffe                          65
     $eq                            42
     $logic_not                      2
     $mux                           73
     $not                            2
     $or                             2
     $pmux                           2
     $sdff                           2
     $sdffce                        32
     $sdffe                         16
     $sub                           10

=== design hierarchy ===

   td_fused_top_tdf5_110             1
     td_fused_top_dataflow_in_loop_TOP_LOOP37738      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore_ram      0
       $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc408      0
       td_fused_top_fifo_w10_d8_S      0
         td_fused_top_fifo_w10_d8_S_shiftReg      0
       td_fused_top_fifo_w16_d2_S_x2      0
         td_fused_top_fifo_w16_d2_S_x2_shiftReg      0
       td_fused_top_fifo_w1_d8_S_x      0
         td_fused_top_fifo_w1_d8_S_x_shiftReg      0
       td_fused_top_fifo_w5_d8_S      0
         td_fused_top_fifo_w5_d8_S_shiftReg      0
       td_fused_top_fifo_w7_d2_S_x      0
         td_fused_top_fifo_w7_d2_S_x_shiftReg      0
       td_fused_top_fifo_w7_d7_S      0
         td_fused_top_fifo_w7_d7_S_shiftReg      0
       td_fused_top_start_for_tdf5_readFilters40_U0      0
         td_fused_top_start_for_tdf5_readFilters40_U0_shiftReg      0
       td_fused_top_tdf5_accum_1      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf5_accum_2      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf5_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
           td_fused_top_ap_hadd_3_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf5_dot_product      0
         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
           td_fused_top_ap_hmul_2_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf5_get_next_ijk      0
       td_fused_top_tdf5_poolOutputs      0
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      0
           td_fused_top_ap_hcmp_0_no_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         td_fused_top_tdf5_writeOutputs_unaligned      0
       td_fused_top_tdf5_readFilters40      0
       td_fused_top_tdf5_readInputs41      0

   Number of wires:                126
   Number of wire bits:           1604
   Number of public wires:         100
   Number of public wire bits:    1470
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           38
     $and                           11
     $eq                            38
     $logic_not                     19
     $mux                           80
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         38

