#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb  3 22:42:04 2025
# Process ID: 3112
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/dual_port_ram_synth_1
# Command line: vivado.exe -log dual_port_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_port_ram.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/dual_port_ram_synth_1/dual_port_ram.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/dual_port_ram_synth_1\vivado.jou
#-----------------------------------------------------------
source dual_port_ram.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dual_port_ram, cache-ID = a8606716aac4ff8f.
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 22:42:08 2025...
