{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 23:36:19 2017 " "Info: Processing started: Wed May 31 23:36:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-a " "Info: Found design unit 1: Reg-a" {  } { { "Reg.vhd" "" { Text "E:/MIPS/Reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "E:/MIPS/Reg.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L_Reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file L_Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L_Reg " "Info: Found entity 1: L_Reg" {  } { { "L_Reg.bdf" "" { Schematic "E:/MIPS/L_Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIPS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.bdf" "" { Schematic "E:/MIPS/MIPS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_8-Behavioral " "Info: Found design unit 1: decoder3_8-Behavioral" {  } { { "decoder3_8.vhd" "" { Text "E:/MIPS/decoder3_8.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Info: Found entity 1: decoder3_8" {  } { { "decoder3_8.vhd" "" { Text "E:/MIPS/decoder3_8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "E:/MIPS/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "E:/MIPS/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "E:/MIPS/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behav " "Info: Found design unit 1: ALU-behav" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_s.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg_s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_s " "Info: Found entity 1: Reg_s" {  } { { "Reg_s.bdf" "" { Schematic "E:/MIPS/Reg_s.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX31.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MUX31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX31-behav " "Info: Found design unit 1: MUX31-behav" {  } { { "MUX31.vhd" "" { Text "E:/MIPS/MUX31.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Info: Found entity 1: MUX31" {  } { { "MUX31.vhd" "" { Text "E:/MIPS/MUX31.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "E:/MIPS/lpm_latch0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "E:/MIPS/lpm_latch0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stmp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Stmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stmp " "Info: Found entity 1: Stmp" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/MIPS/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/MIPS/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "E:/MIPS/Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "E:/MIPS/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "E:/MIPS/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Info: Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "E:/MIPS/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "E:/MIPS/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MUX2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-one " "Info: Found design unit 1: MUX2_1-one" {  } { { "MUX2_1.vhd" "" { Text "E:/MIPS/MUX2_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "E:/MIPS/MUX2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch1-SYN " "Info: Found design unit 1: lpm_latch1-SYN" {  } { { "lpm_latch1.vhd" "" { Text "E:/MIPS/lpm_latch1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch1 " "Info: Found entity 1: lpm_latch1" {  } { { "lpm_latch1.vhd" "" { Text "E:/MIPS/lpm_latch1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2-one " "Info: Found design unit 1: Shift2-one" {  } { { "Shift2.vhd" "" { Text "E:/MIPS/Shift2.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shift2 " "Info: Found entity 1: Shift2" {  } { { "Shift2.vhd" "" { Text "E:/MIPS/Shift2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend-one " "Info: Found design unit 1: Extend-one" {  } { { "Extend.vhd" "" { Text "E:/MIPS/Extend.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Info: Found entity 1: Extend" {  } { { "Extend.vhd" "" { Text "E:/MIPS/Extend.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "E:/MIPS/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "E:/MIPS/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "E:/MIPS/lpm_mux1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "E:/MIPS/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "E:/MIPS/lpm_mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "E:/MIPS/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Info: Found design unit 1: lpm_mux3-SYN" {  } { { "lpm_mux3.vhd" "" { Text "E:/MIPS/lpm_mux3.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.vhd" "" { Text "E:/MIPS/lpm_mux3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch2-SYN " "Info: Found design unit 1: lpm_latch2-SYN" {  } { { "lpm_latch2.vhd" "" { Text "E:/MIPS/lpm_latch2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch2 " "Info: Found entity 1: lpm_latch2" {  } { { "lpm_latch2.vhd" "" { Text "E:/MIPS/lpm_latch2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Info: Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "E:/MIPS/test1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALUControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-one " "Info: Found design unit 1: ALUControl-one" {  } { { "ALUControl.vhd" "" { Text "E:/MIPS/ALUControl.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Info: Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "E:/MIPS/ALUControl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shiftto28.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shiftto28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shiftto28-one " "Info: Found design unit 1: Shiftto28-one" {  } { { "Shiftto28.vhd" "" { Text "E:/MIPS/Shiftto28.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shiftto28 " "Info: Found entity 1: Shiftto28" {  } { { "Shiftto28.vhd" "" { Text "E:/MIPS/Shiftto28.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Combine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Combine-one " "Info: Found design unit 1: Combine-one" {  } { { "Combine.vhd" "" { Text "E:/MIPS/Combine.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Combine " "Info: Found entity 1: Combine" {  } { { "Combine.vhd" "" { Text "E:/MIPS/Combine.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq2-SYN " "Info: Found design unit 1: lpm_ram_dq2-SYN" {  } { { "lpm_ram_dq2.vhd" "" { Text "E:/MIPS/lpm_ram_dq2.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq2 " "Info: Found entity 1: lpm_ram_dq2" {  } { { "lpm_ram_dq2.vhd" "" { Text "E:/MIPS/lpm_ram_dq2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lMemory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmemory-SYN " "Info: Found design unit 1: lmemory-SYN" {  } { { "lMemory.vhd" "" { Text "E:/MIPS/lMemory.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lMemory " "Info: Found entity 1: lMemory" {  } { { "lMemory.vhd" "" { Text "E:/MIPS/lMemory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul_c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ul_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ul_c-behave " "Info: Found design unit 1: ul_c-behave" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ul_c " "Info: Found entity 1: ul_c" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stmp_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stmp_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stmp_test " "Info: Found entity 1: stmp_test" {  } { { "stmp_test.bdf" "" { Schematic "E:/MIPS/stmp_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Translate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Translate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Translate-behave " "Info: Found design unit 1: Translate-behave" {  } { { "Translate.vhd" "" { Text "E:/MIPS/Translate.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Translate " "Info: Found entity 1: Translate" {  } { { "Translate.vhd" "" { Text "E:/MIPS/Translate.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DMA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Info: Found entity 1: DMA" {  } { { "DMA.bdf" "" { Schematic "E:/MIPS/DMA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch4-SYN " "Info: Found design unit 1: lpm_latch4-SYN" {  } { { "lpm_latch4.vhd" "" { Text "E:/MIPS/lpm_latch4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch4 " "Info: Found entity 1: lpm_latch4" {  } { { "lpm_latch4.vhd" "" { Text "E:/MIPS/lpm_latch4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri1-SYN " "Info: Found design unit 1: lpm_bustri1-SYN" {  } { { "lpm_bustri1.vhd" "" { Text "E:/MIPS/lpm_bustri1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.vhd" "" { Text "E:/MIPS/lpm_bustri1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq3-SYN " "Info: Found design unit 1: lpm_ram_dq3-SYN" {  } { { "lpm_ram_dq3.vhd" "" { Text "E:/MIPS/lpm_ram_dq3.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq3 " "Info: Found entity 1: lpm_ram_dq3" {  } { { "lpm_ram_dq3.vhd" "" { Text "E:/MIPS/lpm_ram_dq3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDMA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MDMA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDMA " "Info: Found entity 1: MDMA" {  } { { "MDMA.bdf" "" { Schematic "E:/MIPS/MDMA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behav " "Info: Found design unit 1: ADD-behav" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDTest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADDTest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDTest " "Info: Found entity 1: ADDTest" {  } { { "ADDTest.bdf" "" { Schematic "E:/MIPS/ADDTest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "E:/MIPS/lpm_mux4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "E:/MIPS/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "E:/MIPS/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "E:/MIPS/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IsEqule.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IsEqule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IsEqule-behav " "Info: Found design unit 1: IsEqule-behav" {  } { { "IsEqule.vhd" "" { Text "E:/MIPS/IsEqule.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IsEqule " "Info: Found entity 1: IsEqule" {  } { { "IsEqule.vhd" "" { Text "E:/MIPS/IsEqule.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMAControl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DMAControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMAControl-behave " "Info: Found design unit 1: DMAControl-behave" {  } { { "DMAControl.vhd" "" { Text "E:/MIPS/DMAControl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DMAControl " "Info: Found entity 1: DMAControl" {  } { { "DMAControl.vhd" "" { Text "E:/MIPS/DMAControl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_n-a " "Info: Found design unit 1: Reg_n-a" {  } { { "Reg_n.vhd" "" { Text "E:/MIPS/Reg_n.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_n " "Info: Found entity 1: Reg_n" {  } { { "Reg_n.vhd" "" { Text "E:/MIPS/Reg_n.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testBustri1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testBustri1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testBustri1 " "Info: Found entity 1: testBustri1" {  } { { "testBustri1.bdf" "" { Schematic "E:/MIPS/testBustri1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImemoryTes.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ImemoryTes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ImemoryTes " "Info: Found entity 1: ImemoryTes" {  } { { "ImemoryTes.bdf" "" { Schematic "E:/MIPS/ImemoryTes.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUTest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUTest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Info: Found entity 1: ALUTest" {  } { { "ALUTest.bdf" "" { Schematic "E:/MIPS/ALUTest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CounterReg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CounterReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterReg-a " "Info: Found design unit 1: CounterReg-a" {  } { { "CounterReg.vhd" "" { Text "E:/MIPS/CounterReg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CounterReg " "Info: Found entity 1: CounterReg" {  } { { "CounterReg.vhd" "" { Text "E:/MIPS/CounterReg.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combine32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Combine32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Combine32-one " "Info: Found design unit 1: Combine32-one" {  } { { "Combine32.vhd" "" { Text "E:/MIPS/Combine32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Combine32 " "Info: Found entity 1: Combine32" {  } { { "Combine32.vhd" "" { Text "E:/MIPS/Combine32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControlTest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUControlTest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControlTest " "Info: Found entity 1: ALUControlTest" {  } { { "ALUControlTest.bdf" "" { Schematic "E:/MIPS/ALUControlTest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "E:/MIPS/lpm_counter2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "E:/MIPS/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCControl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PCControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCControl-behav " "Info: Found design unit 1: PCControl-behav" {  } { { "PCControl.vhd" "" { Text "E:/MIPS/PCControl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PCControl " "Info: Found entity 1: PCControl" {  } { { "PCControl.vhd" "" { Text "E:/MIPS/PCControl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Set0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Set0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set0-a " "Info: Found design unit 1: Set0-a" {  } { { "Set0.vhd" "" { Text "E:/MIPS/Set0.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Set0 " "Info: Found entity 1: Set0" {  } { { "Set0.vhd" "" { Text "E:/MIPS/Set0.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MFDMA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MFDMA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MFDMA " "Info: Found entity 1: MFDMA" {  } { { "MFDMA.bdf" "" { Schematic "E:/MIPS/MFDMA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Info: Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst1 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst1\"" {  } { { "MIPS.bdf" "inst1" { Schematic "E:/MIPS/MIPS.bdf" { { 312 384 544 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst1\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst1\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "E:/MIPS/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst1\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst1\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "E:/MIPS/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst1\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst1\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "E:/MIPS/lpm_latch0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Translate Translate:inst17 " "Info: Elaborating entity \"Translate\" for hierarchy \"Translate:inst17\"" {  } { { "MIPS.bdf" "inst17" { Schematic "E:/MIPS/MIPS.bdf" { { 792 56 224 1112 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ul_c ul_c:inst57 " "Info: Elaborating entity \"ul_c\" for hierarchy \"ul_c:inst57\"" {  } { { "MIPS.bdf" "inst57" { Schematic "E:/MIPS/MIPS.bdf" { { 792 -312 -176 984 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stmp Stmp:inst3 " "Info: Elaborating entity \"Stmp\" for hierarchy \"Stmp:inst3\"" {  } { { "MIPS.bdf" "inst3" { Schematic "E:/MIPS/MIPS.bdf" { { 824 -736 -616 984 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MFDMA MFDMA:inst29 " "Info: Elaborating entity \"MFDMA\" for hierarchy \"MFDMA:inst29\"" {  } { { "MIPS.bdf" "inst29" { Schematic "E:/MIPS/MIPS.bdf" { { 872 880 1080 1000 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsEqule MFDMA:inst29\|IsEqule:inst1 " "Info: Elaborating entity \"IsEqule\" for hierarchy \"MFDMA:inst29\|IsEqule:inst1\"" {  } { { "MFDMA.bdf" "inst1" { Schematic "E:/MIPS/MFDMA.bdf" { { 424 656 776 520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD MFDMA:inst29\|ADD:inst5 " "Info: Elaborating entity \"ADD\" for hierarchy \"MFDMA:inst29\|ADD:inst5\"" {  } { { "MFDMA.bdf" "inst5" { Schematic "E:/MIPS/MFDMA.bdf" { { 280 336 464 408 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_s Reg_s:inst43 " "Info: Elaborating entity \"Reg_s\" for hierarchy \"Reg_s:inst43\"" {  } { { "MIPS.bdf" "inst43" { Schematic "E:/MIPS/MIPS.bdf" { { 288 728 920 480 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX31 Reg_s:inst43\|MUX31:inst1 " "Info: Elaborating entity \"MUX31\" for hierarchy \"Reg_s:inst43\|MUX31:inst1\"" {  } { { "Reg_s.bdf" "inst1" { Schematic "E:/MIPS/Reg_s.bdf" { { 208 280 432 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_Reg Reg_s:inst43\|L_Reg:inst " "Info: Elaborating entity \"L_Reg\" for hierarchy \"Reg_s:inst43\|L_Reg:inst\"" {  } { { "Reg_s.bdf" "inst" { Schematic "E:/MIPS/Reg_s.bdf" { { 88 544 760 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg inst90 " "Warning: Port \"clk\" of type Reg and instance \"inst90\" is missing source signal" {  } { { "L_Reg.bdf" "" { Schematic "E:/MIPS/L_Reg.bdf" { { 1576 440 632 1672 "inst90" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\"" {  } { { "L_Reg.bdf" "inst17" { Schematic "E:/MIPS/L_Reg.bdf" { { -144 1216 1296 -104 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "E:/MIPS/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "E:/MIPS/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"Reg_s:inst43\|L_Reg:inst\|lpm_bustri0:inst17\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "E:/MIPS/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 Reg_s:inst43\|L_Reg:inst\|74138:inst1 " "Info: Elaborating entity \"74138\" for hierarchy \"Reg_s:inst43\|L_Reg:inst\|74138:inst1\"" {  } { { "L_Reg.bdf" "inst1" { Schematic "E:/MIPS/L_Reg.bdf" { { 0 160 280 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_s:inst43\|L_Reg:inst\|74138:inst1 " "Info: Elaborated megafunction instantiation \"Reg_s:inst43\|L_Reg:inst\|74138:inst1\"" {  } { { "L_Reg.bdf" "" { Schematic "E:/MIPS/L_Reg.bdf" { { 0 160 280 160 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg_s:inst43\|L_Reg:inst\|Reg:inst28 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg_s:inst43\|L_Reg:inst\|Reg:inst28\"" {  } { { "L_Reg.bdf" "inst28" { Schematic "E:/MIPS/L_Reg.bdf" { { -152 936 1128 -56 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst19 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst19\"" {  } { { "MIPS.bdf" "inst19" { Schematic "E:/MIPS/MIPS.bdf" { { 424 536 688 504 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux1.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "E:/MIPS/lpm_mux1.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "E:/MIPS/lpm_mux1.vhd" 135 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t7e " "Info: Found entity 1: mux_t7e" {  } { { "db/mux_t7e.tdf" "" { Text "E:/MIPS/db/mux_t7e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t7e lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\|mux_t7e:auto_generated " "Info: Elaborating entity \"mux_t7e\" for hierarchy \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\|mux_t7e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MIPS.bdf" "inst" { Schematic "E:/MIPS/MIPS.bdf" { { 280 1296 1424 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A32 ALU.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at ALU.vhd(13): used implicit default value for signal \"A32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU.vhd(19) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(19): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F32 ALU.vhd(23) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(23): signal \"F32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/MIPS/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterReg CounterReg:inst49 " "Info: Elaborating entity \"CounterReg\" for hierarchy \"CounterReg:inst49\"" {  } { { "MIPS.bdf" "inst49" { Schematic "E:/MIPS/MIPS.bdf" { { 336 -696 -504 464 "inst49" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 lpm_mux3:inst23 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"lpm_mux3:inst23\"" {  } { { "MIPS.bdf" "inst23" { Schematic "E:/MIPS/MIPS.bdf" { { 80 1736 1888 176 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux3:inst23\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux3:inst23\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux3.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux3.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux3:inst23\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux3:inst23\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux3.vhd" "" { Text "E:/MIPS/lpm_mux3.vhd" 166 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux3:inst23\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux3:inst23\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux3.vhd" "" { Text "E:/MIPS/lpm_mux3.vhd" 166 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_v7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v7e " "Info: Found entity 1: mux_v7e" {  } { { "db/mux_v7e.tdf" "" { Text "E:/MIPS/db/mux_v7e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_v7e lpm_mux3:inst23\|LPM_MUX:lpm_mux_component\|mux_v7e:auto_generated " "Info: Elaborating entity \"mux_v7e\" for hierarchy \"lpm_mux3:inst23\|LPM_MUX:lpm_mux_component\|mux_v7e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combine32 Combine32:inst56 " "Info: Elaborating entity \"Combine32\" for hierarchy \"Combine32:inst56\"" {  } { { "MIPS.bdf" "inst56" { Schematic "E:/MIPS/MIPS.bdf" { { -72 1488 1624 24 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Combine32.vhd(13) " "Warning (10492): VHDL Process Statement warning at Combine32.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Combine32.vhd" "" { Text "E:/MIPS/Combine32.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combine Combine:inst30 " "Info: Elaborating entity \"Combine\" for hierarchy \"Combine:inst30\"" {  } { { "MIPS.bdf" "inst30" { Schematic "E:/MIPS/MIPS.bdf" { { 88 1312 1440 184 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Combine.vhd(13) " "Warning (10492): VHDL Process Statement warning at Combine.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Combine.vhd" "" { Text "E:/MIPS/Combine.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftto28 Shiftto28:inst53 " "Info: Elaborating entity \"Shiftto28\" for hierarchy \"Shiftto28:inst53\"" {  } { { "MIPS.bdf" "inst53" { Schematic "E:/MIPS/MIPS.bdf" { { 88 1088 1216 184 "inst53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst14 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst14\"" {  } { { "MIPS.bdf" "inst14" { Schematic "E:/MIPS/MIPS.bdf" { { 392 1040 1192 504 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst14\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst14\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux0.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst14\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst14\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "E:/MIPS/lpm_mux0.vhd" 201 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst14\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst14\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "E:/MIPS/lpm_mux0.vhd" 201 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_08e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_08e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_08e " "Info: Found entity 1: mux_08e" {  } { { "db/mux_08e.tdf" "" { Text "E:/MIPS/db/mux_08e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_08e lpm_mux0:inst14\|LPM_MUX:lpm_mux_component\|mux_08e:auto_generated " "Info: Elaborating entity \"mux_08e\" for hierarchy \"lpm_mux0:inst14\|LPM_MUX:lpm_mux_component\|mux_08e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:inst8 " "Info: Elaborating entity \"Extend\" for hierarchy \"Extend:inst8\"" {  } { { "MIPS.bdf" "inst8" { Schematic "E:/MIPS/MIPS.bdf" { { 552 720 848 648 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2 Shift2:inst12 " "Info: Elaborating entity \"Shift2\" for hierarchy \"Shift2:inst12\"" {  } { { "MIPS.bdf" "inst12" { Schematic "E:/MIPS/MIPS.bdf" { { 552 880 1008 648 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:inst26 " "Info: Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:inst26\"" {  } { { "MIPS.bdf" "inst26" { Schematic "E:/MIPS/MIPS.bdf" { { 488 1608 1736 584 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lMemory lMemory:inst5 " "Info: Elaborating entity \"lMemory\" for hierarchy \"lMemory:inst5\"" {  } { { "MIPS.bdf" "inst5" { Schematic "E:/MIPS/MIPS.bdf" { { 312 112 272 440 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lMemory:inst5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lMemory:inst5\|altsyncram:altsyncram_component\"" {  } { { "lMemory.vhd" "altsyncram_component" { Text "E:/MIPS/lMemory.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lMemory:inst5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lMemory:inst5\|altsyncram:altsyncram_component\"" {  } { { "lMemory.vhd" "" { Text "E:/MIPS/lMemory.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lMemory:inst5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lMemory:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memory.mif " "Info: Parameter \"init_file\" = \"Memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lMemory.vhd" "" { Text "E:/MIPS/lMemory.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5tk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tk1 " "Info: Found entity 1: altsyncram_5tk1" {  } { { "db/altsyncram_5tk1.tdf" "" { Text "E:/MIPS/db/altsyncram_5tk1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tk1 lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated " "Info: Elaborating entity \"altsyncram_5tk1\" for hierarchy \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_04b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04b2 " "Info: Found entity 1: altsyncram_04b2" {  } { { "db/altsyncram_04b2.tdf" "" { Text "E:/MIPS/db/altsyncram_04b2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04b2 lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|altsyncram_04b2:altsyncram1 " "Info: Elaborating entity \"altsyncram_04b2\" for hierarchy \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|altsyncram_04b2:altsyncram1\"" {  } { { "db/altsyncram_5tk1.tdf" "altsyncram1" { Text "E:/MIPS/db/altsyncram_5tk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 512 Memory.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (512) in the Memory Initialization File \"Memory.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "lMemory.vhd" "" { Text "E:/MIPS/lMemory.vhd" 92 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5tk1.tdf" "mgl_prim2" { Text "E:/MIPS/db/altsyncram_5tk1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5tk1.tdf" "" { Text "E:/MIPS/db/altsyncram_5tk1.tdf" 38 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Info: Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Info: Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Info: Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_5tk1.tdf" "" { Text "E:/MIPS/db/altsyncram_5tk1.tdf" 38 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"lMemory:inst5\|altsyncram:altsyncram_component\|altsyncram_5tk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "d:/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 603 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAControl DMAControl:inst4 " "Info: Elaborating entity \"DMAControl\" for hierarchy \"DMAControl:inst4\"" {  } { { "MIPS.bdf" "inst4" { Schematic "E:/MIPS/MIPS.bdf" { { 840 448 592 936 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 lpm_mux5:inst39 " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"lpm_mux5:inst39\"" {  } { { "MIPS.bdf" "inst39" { Schematic "E:/MIPS/MIPS.bdf" { { 384 -32 48 464 "inst39" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux5:inst39\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux5:inst39\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux5.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux5.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux5:inst39\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux5:inst39\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux5.vhd" "" { Text "E:/MIPS/lpm_mux5.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux5:inst39\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux5:inst39\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.vhd" "" { Text "E:/MIPS/lpm_mux5.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_96e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_96e " "Info: Found entity 1: mux_96e" {  } { { "db/mux_96e.tdf" "" { Text "E:/MIPS/db/mux_96e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_96e lpm_mux5:inst39\|LPM_MUX:lpm_mux_component\|mux_96e:auto_generated " "Info: Elaborating entity \"mux_96e\" for hierarchy \"lpm_mux5:inst39\|LPM_MUX:lpm_mux_component\|mux_96e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 lpm_mux4:inst45 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"lpm_mux4:inst45\"" {  } { { "MIPS.bdf" "inst45" { Schematic "E:/MIPS/MIPS.bdf" { { 272 -112 24 352 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux4:inst45\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux4:inst45\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux4.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux4:inst45\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux4:inst45\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "" { Text "E:/MIPS/lpm_mux4.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux4:inst45\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux4:inst45\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.vhd" "" { Text "E:/MIPS/lpm_mux4.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g6e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g6e " "Info: Found entity 1: mux_g6e" {  } { { "db/mux_g6e.tdf" "" { Text "E:/MIPS/db/mux_g6e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g6e lpm_mux4:inst45\|LPM_MUX:lpm_mux_component\|mux_g6e:auto_generated " "Info: Elaborating entity \"mux_g6e\" for hierarchy \"lpm_mux4:inst45\|LPM_MUX:lpm_mux_component\|mux_g6e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst18 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst18\"" {  } { { "MIPS.bdf" "inst18" { Schematic "E:/MIPS/MIPS.bdf" { { 96 520 656 176 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux2:inst18\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux2:inst18\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "lpm_mux_component" { Text "E:/MIPS/lpm_mux2.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst18\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst18\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "" { Text "E:/MIPS/lpm_mux2.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst18\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst18\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "E:/MIPS/lpm_mux2.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d6e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_d6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d6e " "Info: Found entity 1: mux_d6e" {  } { { "db/mux_d6e.tdf" "" { Text "E:/MIPS/db/mux_d6e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d6e lpm_mux2:inst18\|LPM_MUX:lpm_mux_component\|mux_d6e:auto_generated " "Info: Elaborating entity \"mux_d6e\" for hierarchy \"lpm_mux2:inst18\|LPM_MUX:lpm_mux_component\|mux_d6e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[31\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[31\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[30\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[30\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[29\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[29\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[28\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[28\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[27\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[27\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[26\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[26\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[25\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[25\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[24\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[24\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[23\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[23\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[22\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[22\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[21\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[21\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[20\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[20\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[19\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[19\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[18\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[18\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[17\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[17\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[16\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[16\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[15\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[15\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[14\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[14\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[13\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[13\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[12\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[12\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[11\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[11\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[10\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[10\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[9\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[9\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[8\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[8\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[7\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[7\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[6\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[6\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[5\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[5\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[4\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[4\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[3\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[3\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[2\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[2\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[1\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[1\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[0\]\" " "Warning: Converted tri-state node \"Reg_s:inst43\|L_Reg:inst\|gdfx_temp0\[0\]\" into a selector" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[31\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[31\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[30\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[30\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[29\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[29\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[28\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[28\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[27\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[27\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[26\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[26\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[25\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[25\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[24\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[24\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[23\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[23\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[22\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[22\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[21\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[21\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[20\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[20\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[19\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[19\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[18\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[18\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[17\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[17\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[16\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[16\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[17\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[17\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch Reg_s:inst43\|lpm_latch0:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Stmp:inst3\|inst1 " "Warning: Ports D and ENA on the latch are fed by the same signal Stmp:inst3\|inst1" {  } { { "Stmp.bdf" "" { Schematic "E:/MIPS/Stmp.bdf" { { 248 472 536 328 "inst1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[31\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[30\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[29\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[28\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[27\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[26\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[25\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[24\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[23\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[22\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[21\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[20\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[19\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[18\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[17\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[16\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ul_c:inst57\|Q\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal ul_c:inst57\|Q\[9\]" {  } { { "ul_c.vhd" "" { Text "E:/MIPS/ul_c.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch lpm_latch0:inst25\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]" {  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[0\] MFDMA:inst29\|ADD:inst4\|F\[0\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[0\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[0\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[0\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[0\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[1\] MFDMA:inst29\|ADD:inst4\|F\[1\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[1\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[1\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[1\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[1\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[2\] MFDMA:inst29\|ADD:inst4\|F\[2\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[2\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[2\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[2\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[2\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[3\] MFDMA:inst29\|ADD:inst4\|F\[3\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[3\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[3\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[3\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[3\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[4\] MFDMA:inst29\|ADD:inst4\|F\[4\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[4\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[4\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[4\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[4\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[5\] MFDMA:inst29\|ADD:inst4\|F\[5\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[5\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[5\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[5\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[5\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[6\] MFDMA:inst29\|ADD:inst4\|F\[6\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[6\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[6\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[6\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[6\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MFDMA:inst29\|ADD:inst4\|F\[7\] MFDMA:inst29\|ADD:inst4\|F\[7\]~_emulated MFDMA:inst29\|ADD:inst4\|F\[7\]~latch " "Warning (13310): Register \"MFDMA:inst29\|ADD:inst4\|F\[7\]\" is converted into an equivalent circuit using register \"MFDMA:inst29\|ADD:inst4\|F\[7\]~_emulated\" and latch \"MFDMA:inst29\|ADD:inst4\|F\[7\]~latch\"" {  } { { "ADD.vhd" "" { Text "E:/MIPS/ADD.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "d:/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2741 " "Info: Implemented 2741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2621 " "Info: Implemented 2621 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Info: Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 23:37:19 2017 " "Info: Processing ended: Wed May 31 23:37:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Info: Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Info: Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
