

================================================================
== Vitis HLS Report for 'compute_3'
================================================================
* Date:           Fri Jul 18 13:03:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.071 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2439574|  2439574|  24.569 ms|  24.569 ms|  2439574|  2439574|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_load_params_func_1_fu_74        |load_params_func_1        |    27767|    27767|   0.278 ms|   0.278 ms|    27767|    27767|                                              no|
        |grp_prepare_input_buf_func_1_fu_90  |prepare_input_buf_func_1  |    55687|    55687|   0.557 ms|   0.557 ms|    55687|    55687|                                              no|
        |grp_convolution_func_1_fu_98        |convolution_func_1        |  2359304|  2359304|  23.593 ms|  23.593 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_write_output_func_1_fu_106      |write_output_func_1       |    24578|    24578|   0.246 ms|   0.246 ms|    24577|    24577|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.0>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_bias"   --->   Operation 7 'read' 'this_bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_weights_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_weights"   --->   Operation 8 'read' 'this_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.77ns)   --->   "%input_buf = alloca i32 1" [cnn_layer.cpp:115]   --->   Operation 9 'alloca' 'input_buf' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 10 [1/1] (2.77ns)   --->   "%output_buf = alloca i32 1" [cnn_layer.cpp:116]   --->   Operation 10 'alloca' 'output_buf' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%local_weights = alloca i32 1" [cnn_layer.cpp:118]   --->   Operation 11 'alloca' 'local_weights' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "%local_bias = alloca i32 1" [cnn_layer.cpp:119]   --->   Operation 12 'alloca' 'local_bias' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 13 [2/2] (7.30ns)   --->   "%call_ln121 = call void @load_params_func.1, i16 %gmem4, i32 %this_weights_read, i16 %gmem5, i32 %this_bias_read, i16 %local_weights, i16 %local_bias" [cnn_layer.cpp:121]   --->   Operation 13 'call' 'call_ln121' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln122 = call void @prepare_input_buf_func.1, i16 %conv1_out, i16 %input_buf" [cnn_layer.cpp:122]   --->   Operation 14 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln121 = call void @load_params_func.1, i16 %gmem4, i32 %this_weights_read, i16 %gmem5, i32 %this_bias_read, i16 %local_weights, i16 %local_bias" [cnn_layer.cpp:121]   --->   Operation 15 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln122 = call void @prepare_input_buf_func.1, i16 %conv1_out, i16 %input_buf" [cnn_layer.cpp:122]   --->   Operation 16 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln123 = call void @convolution_func.1, i16 %input_buf, i16 %local_weights, i16 %local_bias, i15 %output_buf" [cnn_layer.cpp:123]   --->   Operation 17 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln123 = call void @convolution_func.1, i16 %input_buf, i16 %local_weights, i16 %local_bias, i15 %output_buf" [cnn_layer.cpp:123]   --->   Operation 18 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln124 = call void @write_output_func.1, i15 %output_buf, i16 %conv2_out" [cnn_layer.cpp:124]   --->   Operation 19 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.12>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv2_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem5, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (4.12ns)   --->   "%call_ln124 = call void @write_output_func.1, i15 %output_buf, i16 %conv2_out" [cnn_layer.cpp:124]   --->   Operation 24 'call' 'call_ln124' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [cnn_layer.cpp:125]   --->   Operation 25 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ this_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ this_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
this_bias_read    (read         ) [ 0010000]
this_weights_read (read         ) [ 0010000]
input_buf         (alloca       ) [ 0011100]
output_buf        (alloca       ) [ 0011111]
local_weights     (alloca       ) [ 0011100]
local_bias        (alloca       ) [ 0011100]
call_ln121        (call         ) [ 0000000]
call_ln122        (call         ) [ 0000000]
call_ln123        (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln124        (call         ) [ 0000000]
ret_ln125         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_params_func.1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_input_buf_func.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_func.1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_output_func.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_buf_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buf/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_buf_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buf/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="local_weights_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="local_bias_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_bias/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="this_bias_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_bias_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="this_weights_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_weights_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_load_params_func_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="16" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="16" slack="0"/>
<pin id="81" dir="0" index="6" bw="16" slack="0"/>
<pin id="82" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln121/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_prepare_input_buf_func_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_convolution_func_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="104" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln123/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_output_func_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/5 "/>
</bind>
</comp>

<comp id="113" class="1005" name="this_bias_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_bias_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="this_weights_read_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_weights_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="62" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="88"><net_src comp="54" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="89"><net_src comp="58" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="46" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_out | {5 6 }
 - Input state : 
	Port: compute.3 : gmem4 | {1 2 }
	Port: compute.3 : this_weights | {1 }
	Port: compute.3 : gmem5 | {1 2 }
	Port: compute.3 : this_bias | {1 }
	Port: compute.3 : conv1_out | {1 2 }
  - Chain level:
	State 1
		call_ln121 : 1
		call_ln122 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |    grp_load_params_func_1_fu_74    |    0    |  2.596  |   232   |   210   |
|   call   | grp_prepare_input_buf_func_1_fu_90 |    0    |    0    |   112   |   350   |
|          |    grp_convolution_func_1_fu_98    |    1    | 6.51707 |   364   |   693   |
|          |   grp_write_output_func_1_fu_106   |    0    |  1.298  |    54   |   120   |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |      this_bias_read_read_fu_62     |    0    |    0    |    0    |    0    |
|          |    this_weights_read_read_fu_68    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    1    | 10.4111 |   762   |   1373  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  input_buf  |   16   |    0   |    0   |    0   |
|  local_bias |    0   |   16   |    8   |    0   |
|local_weights|   16   |    0   |    0   |    0   |
|  output_buf |    8   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   40   |   16   |    8   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  this_bias_read_reg_113 |   32   |
|this_weights_read_reg_118|   32   |
+-------------------------+--------+
|          Total          |   64   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------||---------|
| grp_load_params_func_1_fu_74 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
| grp_load_params_func_1_fu_74 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Total            |      |      |      |   128  ||  2.596  ||    0    ||    18   |
|------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   10   |   762  |  1373  |    -   |
|   Memory  |   40   |    -   |    -   |   16   |    8   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   40   |    1   |   13   |   842  |  1399  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
