=====
SETUP
29.303
14.947
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.235
5.280
uvga/currentScrolledRow_1_s
5.280
5.843
uvga/n525_s1
6.653
7.685
uvga/n525_s0
8.175
8.801
uvga/ucharBuffer/sp_inst_1
14.947
=====
SETUP
29.793
14.458
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.235
5.280
uvga/currentScrolledRow_1_s
5.280
5.843
uvga/n525_s1
6.653
7.685
uvga/n525_s0
8.175
8.801
uvga/ucharBuffer/sp_inst_0
14.458
=====
SETUP
30.027
13.866
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n754_s19
6.906
8.005
uvga/n754_s17
8.005
8.154
uvga/n754_s13
8.154
8.317
uvga/n756_s22
9.786
10.412
uvga/n756_s20
10.418
11.450
uvga/pixel_s0
13.866
=====
SETUP
30.136
14.114
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.573
5.274
uvga/n526_s1
5.985
6.610
uvga/n526_s0
7.029
8.128
uvga/ucharBuffer/sp_inst_0
14.114
=====
SETUP
30.450
13.800
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.573
5.274
uvga/n526_s1
5.985
6.610
uvga/n526_s0
7.029
8.128
uvga/ucharBuffer/sp_inst_1
13.800
=====
SETUP
31.574
12.677
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_6_s0
12.677
=====
SETUP
31.574
12.677
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_7_s0
12.677
=====
SETUP
31.587
12.663
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_4_s0
12.663
=====
SETUP
31.941
12.309
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_0_s0
12.309
=====
SETUP
31.941
12.309
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_1_s0
12.309
=====
SETUP
31.941
12.309
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_2_s0
12.309
=====
SETUP
31.941
12.309
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_3_s0
12.309
=====
SETUP
31.941
12.309
44.250
uuart0/rxClockDividerReg_1_s1
2.627
3.085
uuart0/n226_s4
3.901
4.962
uuart0/n156_s2
5.387
6.486
uuart0/n154_s3
7.002
8.063
uuart0/rxClockDividerReg_10_s4
8.500
9.322
uuart0/rxDataReg_7_s4
11.299
11.924
uuart0/rxDataReg_5_s0
12.309
=====
SETUP
32.185
12.065
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.235
5.280
uvga/currentScrolledRow_1_s
5.280
5.337
uvga/currentScrolledRow_2_s
5.337
5.394
uvga/currentScrolledRow_3_s
5.394
5.451
uvga/currentScrolledRow_4_s
5.451
6.014
uvga/n522_s1
7.153
8.252
uvga/n522_s0
9.073
10.105
uvga/ucharBuffer/sp_inst_0
12.065
=====
SETUP
32.680
11.570
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledRow_0_s
4.235
5.280
uvga/currentScrolledRow_1_s
5.280
5.337
uvga/currentScrolledRow_2_s
5.337
5.394
uvga/currentScrolledRow_3_s
5.394
5.451
uvga/currentScrolledRow_4_s
5.451
6.014
uvga/n522_s1
7.153
8.252
uvga/n522_s0
9.073
10.105
uvga/ucharBuffer/sp_inst_1
11.570
=====
SETUP
32.823
11.427
44.250
uvga/uhvsync/counterX_8_s0
2.627
3.085
uvga/inDisplayArea_r0_s2
4.071
5.170
uvga/n912_s0
5.985
6.611
uvga/n919_s0
7.781
8.407
uvga/n633_s1
10.050
11.076
uvga/currentScanCharRow_0_s0
11.427
=====
SETUP
32.823
11.427
44.250
uvga/uhvsync/counterX_8_s0
2.627
3.085
uvga/inDisplayArea_r0_s2
4.071
5.170
uvga/n912_s0
5.985
6.611
uvga/n919_s0
7.781
8.407
uvga/n633_s1
10.050
11.076
uvga/currentScanCharRow_1_s0
11.427
=====
SETUP
32.823
11.427
44.250
uvga/uhvsync/counterX_8_s0
2.627
3.085
uvga/inDisplayArea_r0_s2
4.071
5.170
uvga/n912_s0
5.985
6.611
uvga/n919_s0
7.781
8.407
uvga/n633_s1
10.050
11.076
uvga/currentScanCharRow_2_s0
11.427
=====
SETUP
32.823
11.427
44.250
uvga/uhvsync/counterX_8_s0
2.627
3.085
uvga/inDisplayArea_r0_s2
4.071
5.170
uvga/n912_s0
5.985
6.611
uvga/n919_s0
7.781
8.407
uvga/n633_s1
10.050
11.076
uvga/currentScanCharRow_3_s0
11.427
=====
SETUP
32.823
11.427
44.250
uvga/uhvsync/counterX_8_s0
2.627
3.085
uvga/inDisplayArea_r0_s2
4.071
5.170
uvga/n912_s0
5.985
6.611
uvga/n919_s0
7.781
8.407
uvga/n633_s1
10.050
11.076
uvga/currentScanCharRow_4_s0
11.427
=====
SETUP
32.896
11.354
44.250
uvga/currentCursorRow_2_s1
2.627
3.085
uvga/n39_s5
4.248
5.347
uvga/currentCursorRow_4_s10
6.162
7.261
uvga/currentCursorRow_4_s7
7.266
8.365
uvga/currentCursorRow_4_s6
9.170
10.231
uvga/currentCursorRow_2_s1
11.354
=====
SETUP
33.029
11.221
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n374_s6
5.696
6.518
uvga/scrollRow_4_s11
7.328
8.427
uvga/scrollRow_4_s9
8.432
9.458
uvga/scrollRow_4_s7
9.877
10.502
uvga/scrollRow_0_s3
11.221
=====
SETUP
33.029
11.221
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n374_s6
5.696
6.518
uvga/scrollRow_4_s11
7.328
8.427
uvga/scrollRow_4_s9
8.432
9.458
uvga/scrollRow_4_s7
9.877
10.502
uvga/scrollRow_1_s1
11.221
=====
SETUP
33.029
11.221
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n374_s6
5.696
6.518
uvga/scrollRow_4_s11
7.328
8.427
uvga/scrollRow_4_s9
8.432
9.458
uvga/scrollRow_4_s7
9.877
10.502
uvga/scrollRow_2_s1
11.221
=====
SETUP
33.029
11.221
44.250
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/n374_s6
5.696
6.518
uvga/scrollRow_4_s11
7.328
8.427
uvga/scrollRow_4_s9
8.432
9.458
uvga/scrollRow_4_s7
9.877
10.502
uvga/scrollRow_3_s1
11.221
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_7_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.132
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_3_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_0_s
3.132
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_2_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_0_s
3.132
=====
HOLD
0.583
3.166
2.582
ukbd/ps2kbd/kbdcode_6_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.166
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.903
3.275
uvga/uhvsync/counterX_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/userResetn_s1
2.567
2.901
uvga/uheartbeat/n23_s1
2.903
3.275
uvga/uheartbeat/userResetn_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_3_s1
2.567
2.901
uuart0/n227_s2
2.903
3.275
uuart0/rxClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_7_s1
2.567
2.901
uuart0/n223_s3
2.903
3.275
uuart0/rxClockDividerReg_7_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_18_s1
2.567
2.901
uuart0/n212_s2
2.903
3.275
uuart0/rxClockDividerReg_18_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_10_s1
2.567
2.901
uuart0/n154_s1
2.903
3.275
uuart0/rxClockDividerReg_10_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_0_s1
2.567
2.901
uarb/ArbFifo/cnt_c_0_s15
2.903
3.275
uarb/ArbFifo/cnt_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_3_s1
2.567
2.901
uarb/ArbFifo/cnt_c_3_s13
2.903
3.275
uarb/ArbFifo/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_3_s1
2.567
2.901
ukbd/ps2kbd/n49_s1
2.903
3.275
ukbd/ps2kbd/data_count_3_s1
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.904
3.276
uvga/uhvsync/counterY_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_1_s1
2.567
2.901
uvga/ucharbufinit/n93_s1
2.904
3.276
uvga/ucharbufinit/initCursorRow_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_2_s0
2.567
2.901
uvga/ucharbufinit/n99_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_2_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_3_s0
2.567
2.901
uvga/ucharbufinit/n98_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/currentScanCharRow_3_s0
2.567
2.901
uvga/nextCurrentScanCharRow_3_s0
2.904
3.276
uvga/currentScanCharRow_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/currentScanCharCol_0_s0
2.567
2.901
uvga/nextCurrentScanCharCol_0_s2
2.904
3.276
uvga/currentScanCharCol_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/charHeightCounter_3_s0
2.567
2.901
uvga/nextCharHeightCounter_3_s0
2.904
3.276
uvga/charHeightCounter_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_6_s1
2.567
2.901
uuart0/n224_s2
2.904
3.276
uuart0/rxClockDividerReg_6_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_13_s1
2.567
2.901
uuart0/n217_s2
2.904
3.276
uuart0/rxClockDividerReg_13_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_6_s1
2.567
2.901
uuart0/n448_s1
2.904
3.276
uuart0/txClockDividerReg_6_s1
3.276
