INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/COEN122L/Project/Project.srcs/sources_1/new/IF_ID_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/COEN122L/Project/Project.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/COEN122L/Project/Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sean/COEN122L/Project/Project.srcs/sim_1/new/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullTest
INFO: [VRFC 10-2458] undeclared symbol ALU_Buff_out, assumed default net type wire [C:/Users/Sean/COEN122L/Project/Project.srcs/sim_1/new/Data_Path.v:19]
INFO: [VRFC 10-2458] undeclared symbol Data_Buff_out, assumed default net type wire [C:/Users/Sean/COEN122L/Project/Project.srcs/sim_1/new/Data_Path.v:19]
INFO: [VRFC 10-2458] undeclared symbol Or_out, assumed default net type wire [C:/Users/Sean/COEN122L/Project/Project.srcs/sim_1/new/Data_Path.v:19]
