|GameModule
CLOCK_50 => CLOCK_50.IN5
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= control:comb_42.LEDR
LEDR[1] <= control:comb_42.LEDR
LEDR[2] <= control:comb_42.LEDR
LEDR[3] <= control:comb_42.LEDR
LEDR[4] <= control:comb_42.LEDR
LEDR[5] <= <GND>
LEDR[6] <= start.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= right_control_speed.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= right_drop.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= translator:t0.reset
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B


|GameModule|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|GameModule|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_d8m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d8m1:auto_generated.data_a[0]
data_a[1] => altsyncram_d8m1:auto_generated.data_a[1]
data_a[2] => altsyncram_d8m1:auto_generated.data_a[2]
data_a[3] => altsyncram_d8m1:auto_generated.data_a[3]
data_a[4] => altsyncram_d8m1:auto_generated.data_a[4]
data_a[5] => altsyncram_d8m1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_d8m1:auto_generated.address_a[0]
address_a[1] => altsyncram_d8m1:auto_generated.address_a[1]
address_a[2] => altsyncram_d8m1:auto_generated.address_a[2]
address_a[3] => altsyncram_d8m1:auto_generated.address_a[3]
address_a[4] => altsyncram_d8m1:auto_generated.address_a[4]
address_a[5] => altsyncram_d8m1:auto_generated.address_a[5]
address_a[6] => altsyncram_d8m1:auto_generated.address_a[6]
address_a[7] => altsyncram_d8m1:auto_generated.address_a[7]
address_a[8] => altsyncram_d8m1:auto_generated.address_a[8]
address_a[9] => altsyncram_d8m1:auto_generated.address_a[9]
address_a[10] => altsyncram_d8m1:auto_generated.address_a[10]
address_a[11] => altsyncram_d8m1:auto_generated.address_a[11]
address_a[12] => altsyncram_d8m1:auto_generated.address_a[12]
address_a[13] => altsyncram_d8m1:auto_generated.address_a[13]
address_a[14] => altsyncram_d8m1:auto_generated.address_a[14]
address_b[0] => altsyncram_d8m1:auto_generated.address_b[0]
address_b[1] => altsyncram_d8m1:auto_generated.address_b[1]
address_b[2] => altsyncram_d8m1:auto_generated.address_b[2]
address_b[3] => altsyncram_d8m1:auto_generated.address_b[3]
address_b[4] => altsyncram_d8m1:auto_generated.address_b[4]
address_b[5] => altsyncram_d8m1:auto_generated.address_b[5]
address_b[6] => altsyncram_d8m1:auto_generated.address_b[6]
address_b[7] => altsyncram_d8m1:auto_generated.address_b[7]
address_b[8] => altsyncram_d8m1:auto_generated.address_b[8]
address_b[9] => altsyncram_d8m1:auto_generated.address_b[9]
address_b[10] => altsyncram_d8m1:auto_generated.address_b[10]
address_b[11] => altsyncram_d8m1:auto_generated.address_b[11]
address_b[12] => altsyncram_d8m1:auto_generated.address_b[12]
address_b[13] => altsyncram_d8m1:auto_generated.address_b[13]
address_b[14] => altsyncram_d8m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d8m1:auto_generated.clock0
clock1 => altsyncram_d8m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_b[0] <= altsyncram_d8m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d8m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d8m1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d8m1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d8m1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d8m1:auto_generated.q_b[5]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d8m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
q_b[0] <= mux_lfb:mux3.result[0]
q_b[1] <= mux_lfb:mux3.result[1]
q_b[2] <= mux_lfb:mux3.result[2]
q_b[3] <= mux_lfb:mux3.result[3]
q_b[4] <= mux_lfb:mux3.result[4]
q_b[5] <= mux_lfb:mux3.result[5]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d8m1:auto_generated|decode_7la:decode2
data[0] => w_anode180w[1].IN0
data[0] => w_anode193w[1].IN1
data[0] => w_anode201w[1].IN0
data[0] => w_anode209w[1].IN1
data[1] => w_anode180w[2].IN0
data[1] => w_anode193w[2].IN0
data[1] => w_anode201w[2].IN1
data[1] => w_anode209w[2].IN1
enable => w_anode180w[1].IN0
enable => w_anode193w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode209w[1].IN0
eq[0] <= w_anode180w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode193w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode201w[2].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d8m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode218w[1].IN0
data[0] => w_anode232w[1].IN1
data[0] => w_anode241w[1].IN0
data[0] => w_anode250w[1].IN1
data[1] => w_anode218w[2].IN0
data[1] => w_anode232w[2].IN0
data[1] => w_anode241w[2].IN1
data[1] => w_anode250w[2].IN1
eq[0] <= w_anode218w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode232w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode241w[2].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d8m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode180w[1].IN0
data[0] => w_anode193w[1].IN1
data[0] => w_anode201w[1].IN0
data[0] => w_anode209w[1].IN1
data[1] => w_anode180w[2].IN0
data[1] => w_anode193w[2].IN0
data[1] => w_anode201w[2].IN1
data[1] => w_anode209w[2].IN1
enable => w_anode180w[1].IN0
enable => w_anode193w[1].IN0
enable => w_anode201w[1].IN0
enable => w_anode209w[1].IN0
eq[0] <= w_anode180w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode193w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode201w[2].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d8m1:auto_generated|mux_lfb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|GameModule|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|GameModule|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|GameModule|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|GameModule|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_B[9].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_G[0].DATAIN
pixel_colour[2] => VGA_G[8].DATAIN
pixel_colour[2] => VGA_G[6].DATAIN
pixel_colour[2] => VGA_G[4].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[9].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[5].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_R[0].DATAIN
pixel_colour[4] => VGA_R[8].DATAIN
pixel_colour[4] => VGA_R[6].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_R[2].DATAIN
pixel_colour[5] => VGA_R[1].DATAIN
pixel_colour[5] => VGA_R[9].DATAIN
pixel_colour[5] => VGA_R[7].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_R[3].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|translator:t0
clk => current~1.DATAIN
command[0] => Equal0.IN7
command[0] => Equal1.IN7
command[0] => Equal2.IN3
command[0] => Equal3.IN7
command[0] => Equal4.IN4
command[0] => Equal5.IN4
command[0] => Equal6.IN7
command[1] => Equal0.IN6
command[1] => Equal1.IN4
command[1] => Equal2.IN2
command[1] => Equal3.IN6
command[1] => Equal4.IN3
command[1] => Equal5.IN3
command[1] => Equal6.IN3
command[2] => Equal0.IN5
command[2] => Equal1.IN3
command[2] => Equal2.IN7
command[2] => Equal3.IN2
command[2] => Equal4.IN7
command[2] => Equal5.IN7
command[2] => Equal6.IN6
command[3] => Equal0.IN4
command[3] => Equal1.IN6
command[3] => Equal2.IN1
command[3] => Equal3.IN1
command[3] => Equal4.IN6
command[3] => Equal5.IN2
command[3] => Equal6.IN2
command[4] => Equal0.IN3
command[4] => Equal1.IN2
command[4] => Equal2.IN0
command[4] => Equal3.IN0
command[4] => Equal4.IN2
command[4] => Equal5.IN6
command[4] => Equal6.IN1
command[5] => Equal0.IN2
command[5] => Equal1.IN1
command[5] => Equal2.IN6
command[5] => Equal3.IN5
command[5] => Equal4.IN1
command[5] => Equal5.IN1
command[5] => Equal6.IN5
command[6] => Equal0.IN1
command[6] => Equal1.IN0
command[6] => Equal2.IN5
command[6] => Equal3.IN4
command[6] => Equal4.IN0
command[6] => Equal5.IN0
command[6] => Equal6.IN0
command[7] => Equal0.IN0
command[7] => Equal1.IN5
command[7] => Equal2.IN4
command[7] => Equal3.IN3
command[7] => Equal4.IN5
command[7] => Equal5.IN5
command[7] => Equal6.IN4
pressing => Selector2.IN3
pressing => Selector4.IN3
pressing => Selector1.IN1
reset <= reset$latch.DB_MAX_OUTPUT_PORT_TYPE
start <= start$latch.DB_MAX_OUTPUT_PORT_TYPE
left_drop <= left_drop$latch.DB_MAX_OUTPUT_PORT_TYPE
right_drop <= right_drop$latch.DB_MAX_OUTPUT_PORT_TYPE
left_control_speed <= left_control_speed$latch.DB_MAX_OUTPUT_PORT_TYPE
right_control_speed <= right_control_speed$latch.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|control:comb_42
drop => Equal0.IN2
drop => Equal1.IN2
drop => Selector10.IN3
drop => next_state.S_CUT.DATAB
drop_left => Equal2.IN2
drop_left => Equal3.IN2
drop_left => Selector17.IN3
drop_left => next_state.S_CUT_RIGHT.DATAB
clk => frame_counter:f0.clk
clk => l_tens[0].CLK
clk => l_tens[1].CLK
clk => l_tens[2].CLK
clk => l_tens[3].CLK
clk => l_ones[0].CLK
clk => l_ones[1].CLK
clk => l_ones[2].CLK
clk => l_ones[3].CLK
clk => gameover_status~reg0.CLK
clk => go_redraw.CLK
clk => direction[0].CLK
clk => tens[0].CLK
clk => tens[1].CLK
clk => tens[2].CLK
clk => tens[3].CLK
clk => ones[0].CLK
clk => ones[1].CLK
clk => ones[2].CLK
clk => ones[3].CLK
clk => done_clear_current[0].CLK
clk => L[0]~reg0.CLK
clk => L[1]~reg0.CLK
clk => L[2]~reg0.CLK
clk => L[3]~reg0.CLK
clk => L[4]~reg0.CLK
clk => L[5]~reg0.CLK
clk => L[6]~reg0.CLK
clk => L[7]~reg0.CLK
clk => color_code[0]~reg0.CLK
clk => color_code[1]~reg0.CLK
clk => color_code[2]~reg0.CLK
clk => color_code[3]~reg0.CLK
clk => c_9[0].CLK
clk => c_9[1].CLK
clk => c_9[2].CLK
clk => c_9[3].CLK
clk => c_8[0].CLK
clk => c_8[1].CLK
clk => c_8[2].CLK
clk => c_8[3].CLK
clk => c_7[0].CLK
clk => c_7[1].CLK
clk => c_7[2].CLK
clk => c_7[3].CLK
clk => c_6[0].CLK
clk => c_6[1].CLK
clk => c_6[2].CLK
clk => c_6[3].CLK
clk => c_5[0].CLK
clk => c_5[1].CLK
clk => c_5[2].CLK
clk => c_5[3].CLK
clk => c_4[0].CLK
clk => c_4[1].CLK
clk => c_4[2].CLK
clk => c_4[3].CLK
clk => c_3[0].CLK
clk => c_3[1].CLK
clk => c_3[2].CLK
clk => c_3[3].CLK
clk => c_2[0].CLK
clk => c_2[1].CLK
clk => c_2[2].CLK
clk => c_2[3].CLK
clk => c_1[0].CLK
clk => c_1[1].CLK
clk => c_1[2].CLK
clk => c_1[3].CLK
clk => c_0[0].CLK
clk => c_0[1].CLK
clk => c_0[2].CLK
clk => c_0[3].CLK
clk => l_L_9[0].CLK
clk => l_L_9[1].CLK
clk => l_L_9[2].CLK
clk => l_L_9[3].CLK
clk => l_L_9[4].CLK
clk => l_L_9[5].CLK
clk => l_L_9[6].CLK
clk => l_L_9[7].CLK
clk => l_L_8[0].CLK
clk => l_L_8[1].CLK
clk => l_L_8[2].CLK
clk => l_L_8[3].CLK
clk => l_L_8[4].CLK
clk => l_L_8[5].CLK
clk => l_L_8[6].CLK
clk => l_L_8[7].CLK
clk => l_L_7[0].CLK
clk => l_L_7[1].CLK
clk => l_L_7[2].CLK
clk => l_L_7[3].CLK
clk => l_L_7[4].CLK
clk => l_L_7[5].CLK
clk => l_L_7[6].CLK
clk => l_L_7[7].CLK
clk => l_L_6[0].CLK
clk => l_L_6[1].CLK
clk => l_L_6[2].CLK
clk => l_L_6[3].CLK
clk => l_L_6[4].CLK
clk => l_L_6[5].CLK
clk => l_L_6[6].CLK
clk => l_L_6[7].CLK
clk => l_L_5[0].CLK
clk => l_L_5[1].CLK
clk => l_L_5[2].CLK
clk => l_L_5[3].CLK
clk => l_L_5[4].CLK
clk => l_L_5[5].CLK
clk => l_L_5[6].CLK
clk => l_L_5[7].CLK
clk => l_L_4[0].CLK
clk => l_L_4[1].CLK
clk => l_L_4[2].CLK
clk => l_L_4[3].CLK
clk => l_L_4[4].CLK
clk => l_L_4[5].CLK
clk => l_L_4[6].CLK
clk => l_L_4[7].CLK
clk => l_L_3[0].CLK
clk => l_L_3[1].CLK
clk => l_L_3[2].CLK
clk => l_L_3[3].CLK
clk => l_L_3[4].CLK
clk => l_L_3[5].CLK
clk => l_L_3[6].CLK
clk => l_L_3[7].CLK
clk => l_L_2[0].CLK
clk => l_L_2[1].CLK
clk => l_L_2[2].CLK
clk => l_L_2[3].CLK
clk => l_L_2[4].CLK
clk => l_L_2[5].CLK
clk => l_L_2[6].CLK
clk => l_L_2[7].CLK
clk => l_L_1[0].CLK
clk => l_L_1[1].CLK
clk => l_L_1[2].CLK
clk => l_L_1[3].CLK
clk => l_L_1[4].CLK
clk => l_L_1[5].CLK
clk => l_L_1[6].CLK
clk => l_L_1[7].CLK
clk => l_L_0[0].CLK
clk => l_L_0[1].CLK
clk => l_L_0[2].CLK
clk => l_L_0[3].CLK
clk => l_L_0[4].CLK
clk => l_L_0[5].CLK
clk => l_L_0[6].CLK
clk => l_L_0[7].CLK
clk => l_X_9[0].CLK
clk => l_X_9[1].CLK
clk => l_X_9[2].CLK
clk => l_X_9[3].CLK
clk => l_X_9[4].CLK
clk => l_X_9[5].CLK
clk => l_X_9[6].CLK
clk => l_X_9[7].CLK
clk => l_X_8[0].CLK
clk => l_X_8[1].CLK
clk => l_X_8[2].CLK
clk => l_X_8[3].CLK
clk => l_X_8[4].CLK
clk => l_X_8[5].CLK
clk => l_X_8[6].CLK
clk => l_X_8[7].CLK
clk => l_X_7[0].CLK
clk => l_X_7[1].CLK
clk => l_X_7[2].CLK
clk => l_X_7[3].CLK
clk => l_X_7[4].CLK
clk => l_X_7[5].CLK
clk => l_X_7[6].CLK
clk => l_X_7[7].CLK
clk => l_X_6[0].CLK
clk => l_X_6[1].CLK
clk => l_X_6[2].CLK
clk => l_X_6[3].CLK
clk => l_X_6[4].CLK
clk => l_X_6[5].CLK
clk => l_X_6[6].CLK
clk => l_X_6[7].CLK
clk => l_X_5[0].CLK
clk => l_X_5[1].CLK
clk => l_X_5[2].CLK
clk => l_X_5[3].CLK
clk => l_X_5[4].CLK
clk => l_X_5[5].CLK
clk => l_X_5[6].CLK
clk => l_X_5[7].CLK
clk => l_X_4[0].CLK
clk => l_X_4[1].CLK
clk => l_X_4[2].CLK
clk => l_X_4[3].CLK
clk => l_X_4[4].CLK
clk => l_X_4[5].CLK
clk => l_X_4[6].CLK
clk => l_X_4[7].CLK
clk => l_X_3[0].CLK
clk => l_X_3[1].CLK
clk => l_X_3[2].CLK
clk => l_X_3[3].CLK
clk => l_X_3[4].CLK
clk => l_X_3[5].CLK
clk => l_X_3[6].CLK
clk => l_X_3[7].CLK
clk => l_X_2[0].CLK
clk => l_X_2[1].CLK
clk => l_X_2[2].CLK
clk => l_X_2[3].CLK
clk => l_X_2[4].CLK
clk => l_X_2[5].CLK
clk => l_X_2[6].CLK
clk => l_X_2[7].CLK
clk => l_X_1[0].CLK
clk => l_X_1[1].CLK
clk => l_X_1[2].CLK
clk => l_X_1[3].CLK
clk => l_X_1[4].CLK
clk => l_X_1[5].CLK
clk => l_X_1[6].CLK
clk => l_X_1[7].CLK
clk => l_X_0[0].CLK
clk => l_X_0[1].CLK
clk => l_X_0[2].CLK
clk => l_X_0[3].CLK
clk => l_X_0[4].CLK
clk => l_X_0[5].CLK
clk => l_X_0[6].CLK
clk => l_X_0[7].CLK
clk => L_9[0].CLK
clk => L_9[1].CLK
clk => L_9[2].CLK
clk => L_9[3].CLK
clk => L_9[4].CLK
clk => L_9[5].CLK
clk => L_9[6].CLK
clk => L_9[7].CLK
clk => L_8[0].CLK
clk => L_8[1].CLK
clk => L_8[2].CLK
clk => L_8[3].CLK
clk => L_8[4].CLK
clk => L_8[5].CLK
clk => L_8[6].CLK
clk => L_8[7].CLK
clk => L_7[0].CLK
clk => L_7[1].CLK
clk => L_7[2].CLK
clk => L_7[3].CLK
clk => L_7[4].CLK
clk => L_7[5].CLK
clk => L_7[6].CLK
clk => L_7[7].CLK
clk => L_6[0].CLK
clk => L_6[1].CLK
clk => L_6[2].CLK
clk => L_6[3].CLK
clk => L_6[4].CLK
clk => L_6[5].CLK
clk => L_6[6].CLK
clk => L_6[7].CLK
clk => L_5[0].CLK
clk => L_5[1].CLK
clk => L_5[2].CLK
clk => L_5[3].CLK
clk => L_5[4].CLK
clk => L_5[5].CLK
clk => L_5[6].CLK
clk => L_5[7].CLK
clk => L_4[0].CLK
clk => L_4[1].CLK
clk => L_4[2].CLK
clk => L_4[3].CLK
clk => L_4[4].CLK
clk => L_4[5].CLK
clk => L_4[6].CLK
clk => L_4[7].CLK
clk => L_3[0].CLK
clk => L_3[1].CLK
clk => L_3[2].CLK
clk => L_3[3].CLK
clk => L_3[4].CLK
clk => L_3[5].CLK
clk => L_3[6].CLK
clk => L_3[7].CLK
clk => L_2[0].CLK
clk => L_2[1].CLK
clk => L_2[2].CLK
clk => L_2[3].CLK
clk => L_2[4].CLK
clk => L_2[5].CLK
clk => L_2[6].CLK
clk => L_2[7].CLK
clk => L_1[0].CLK
clk => L_1[1].CLK
clk => L_1[2].CLK
clk => L_1[3].CLK
clk => L_1[4].CLK
clk => L_1[5].CLK
clk => L_1[6].CLK
clk => L_1[7].CLK
clk => L_0[0].CLK
clk => L_0[1].CLK
clk => L_0[2].CLK
clk => L_0[3].CLK
clk => L_0[4].CLK
clk => L_0[5].CLK
clk => L_0[6].CLK
clk => L_0[7].CLK
clk => X_9[0].CLK
clk => X_9[1].CLK
clk => X_9[2].CLK
clk => X_9[3].CLK
clk => X_9[4].CLK
clk => X_9[5].CLK
clk => X_9[6].CLK
clk => X_9[7].CLK
clk => X_8[0].CLK
clk => X_8[1].CLK
clk => X_8[2].CLK
clk => X_8[3].CLK
clk => X_8[4].CLK
clk => X_8[5].CLK
clk => X_8[6].CLK
clk => X_8[7].CLK
clk => X_7[0].CLK
clk => X_7[1].CLK
clk => X_7[2].CLK
clk => X_7[3].CLK
clk => X_7[4].CLK
clk => X_7[5].CLK
clk => X_7[6].CLK
clk => X_7[7].CLK
clk => X_6[0].CLK
clk => X_6[1].CLK
clk => X_6[2].CLK
clk => X_6[3].CLK
clk => X_6[4].CLK
clk => X_6[5].CLK
clk => X_6[6].CLK
clk => X_6[7].CLK
clk => X_5[0].CLK
clk => X_5[1].CLK
clk => X_5[2].CLK
clk => X_5[3].CLK
clk => X_5[4].CLK
clk => X_5[5].CLK
clk => X_5[6].CLK
clk => X_5[7].CLK
clk => X_4[0].CLK
clk => X_4[1].CLK
clk => X_4[2].CLK
clk => X_4[3].CLK
clk => X_4[4].CLK
clk => X_4[5].CLK
clk => X_4[6].CLK
clk => X_4[7].CLK
clk => X_3[0].CLK
clk => X_3[1].CLK
clk => X_3[2].CLK
clk => X_3[3].CLK
clk => X_3[4].CLK
clk => X_3[5].CLK
clk => X_3[6].CLK
clk => X_3[7].CLK
clk => X_2[0].CLK
clk => X_2[1].CLK
clk => X_2[2].CLK
clk => X_2[3].CLK
clk => X_2[4].CLK
clk => X_2[5].CLK
clk => X_2[6].CLK
clk => X_2[7].CLK
clk => X_1[0].CLK
clk => X_1[1].CLK
clk => X_1[2].CLK
clk => X_1[3].CLK
clk => X_1[4].CLK
clk => X_1[5].CLK
clk => X_1[6].CLK
clk => X_1[7].CLK
clk => X_0[0].CLK
clk => X_0[1].CLK
clk => X_0[2].CLK
clk => X_0[3].CLK
clk => X_0[4].CLK
clk => X_0[5].CLK
clk => X_0[6].CLK
clk => X_0[7].CLK
clk => l_L_c[0].CLK
clk => l_L_c[1].CLK
clk => l_L_c[2].CLK
clk => l_L_c[3].CLK
clk => l_L_c[4].CLK
clk => l_L_c[5].CLK
clk => l_L_c[6].CLK
clk => l_L_c[7].CLK
clk => l_X_c[0].CLK
clk => l_X_c[1].CLK
clk => l_X_c[2].CLK
clk => l_X_c[3].CLK
clk => l_X_c[4].CLK
clk => l_X_c[5].CLK
clk => l_X_c[6].CLK
clk => l_X_c[7].CLK
clk => C_c[0].CLK
clk => C_c[1].CLK
clk => C_c[2].CLK
clk => C_c[3].CLK
clk => L_c[0].CLK
clk => L_c[1].CLK
clk => L_c[2].CLK
clk => L_c[3].CLK
clk => L_c[4].CLK
clk => L_c[5].CLK
clk => L_c[6].CLK
clk => L_c[7].CLK
clk => X_c[0].CLK
clk => X_c[1].CLK
clk => X_c[2].CLK
clk => X_c[3].CLK
clk => X_c[4].CLK
clk => X_c[5].CLK
clk => X_c[6].CLK
clk => X_c[7].CLK
clk => l_score[0].CLK
clk => l_score[1].CLK
clk => l_score[2].CLK
clk => l_score[3].CLK
clk => l_score[4].CLK
clk => l_score[5].CLK
clk => l_score[6].CLK
clk => score_to_draw[0]~reg0.CLK
clk => score_to_draw[1]~reg0.CLK
clk => score_to_draw[2]~reg0.CLK
clk => score_to_draw[3]~reg0.CLK
clk => Y[0]~reg0.CLK
clk => Y[1]~reg0.CLK
clk => Y[2]~reg0.CLK
clk => Y[3]~reg0.CLK
clk => Y[4]~reg0.CLK
clk => Y[5]~reg0.CLK
clk => Y[6]~reg0.CLK
clk => X[0]~reg0.CLK
clk => X[1]~reg0.CLK
clk => X[2]~reg0.CLK
clk => X[3]~reg0.CLK
clk => X[4]~reg0.CLK
clk => X[5]~reg0.CLK
clk => X[6]~reg0.CLK
clk => X[7]~reg0.CLK
clk => rank_5_tens[0].CLK
clk => rank_5_tens[1].CLK
clk => rank_5_tens[2].CLK
clk => rank_5_tens[3].CLK
clk => rank_5_ones[0].CLK
clk => rank_5_ones[1].CLK
clk => rank_5_ones[2].CLK
clk => rank_5_ones[3].CLK
clk => rank_4_tens[0].CLK
clk => rank_4_tens[1].CLK
clk => rank_4_tens[2].CLK
clk => rank_4_tens[3].CLK
clk => rank_4_ones[0].CLK
clk => rank_4_ones[1].CLK
clk => rank_4_ones[2].CLK
clk => rank_4_ones[3].CLK
clk => rank_3_tens[0].CLK
clk => rank_3_tens[1].CLK
clk => rank_3_tens[2].CLK
clk => rank_3_tens[3].CLK
clk => rank_3_ones[0].CLK
clk => rank_3_ones[1].CLK
clk => rank_3_ones[2].CLK
clk => rank_3_ones[3].CLK
clk => rank_2_tens[0].CLK
clk => rank_2_tens[1].CLK
clk => rank_2_tens[2].CLK
clk => rank_2_tens[3].CLK
clk => rank_2_ones[0].CLK
clk => rank_2_ones[1].CLK
clk => rank_2_ones[2].CLK
clk => rank_2_ones[3].CLK
clk => rank_1_tens[0].CLK
clk => rank_1_tens[1].CLK
clk => rank_1_tens[2].CLK
clk => rank_1_tens[3].CLK
clk => rank_1_ones[0].CLK
clk => rank_1_ones[1].CLK
clk => rank_1_ones[2].CLK
clk => rank_1_ones[3].CLK
clk => done_draw_current[0].CLK
clk => rank_5[0].CLK
clk => rank_5[1].CLK
clk => rank_5[2].CLK
clk => rank_5[3].CLK
clk => rank_5[4].CLK
clk => rank_5[5].CLK
clk => rank_5[6].CLK
clk => rank_4[0].CLK
clk => rank_4[1].CLK
clk => rank_4[2].CLK
clk => rank_4[3].CLK
clk => rank_4[4].CLK
clk => rank_4[5].CLK
clk => rank_4[6].CLK
clk => rank_3[0].CLK
clk => rank_3[1].CLK
clk => rank_3[2].CLK
clk => rank_3[3].CLK
clk => rank_3[4].CLK
clk => rank_3[5].CLK
clk => rank_3[6].CLK
clk => rank_2[0].CLK
clk => rank_2[1].CLK
clk => rank_2[2].CLK
clk => rank_2[3].CLK
clk => rank_2[4].CLK
clk => rank_2[5].CLK
clk => rank_2[6].CLK
clk => rank_1[0].CLK
clk => rank_1[1].CLK
clk => rank_1[2].CLK
clk => rank_1[3].CLK
clk => rank_1[4].CLK
clk => rank_1[5].CLK
clk => rank_1[6].CLK
clk => clear_half_screen_right~reg0.CLK
clk => clear_half_screen~reg0.CLK
clk => draw_gameover~reg0.CLK
clk => draw_number~reg0.CLK
clk => draw_line~reg0.CLK
clk => draw_start~reg0.CLK
clk => draw_rectangle~reg0.CLK
clk => clear_all~reg0.CLK
clk => clear_current~reg0.CLK
clk => frequency[0].CLK
clk => frequency[1].CLK
clk => frequency[2].CLK
clk => frequency[3].CLK
clk => frequency[4].CLK
clk => frequency[5].CLK
clk => frequency[6].CLK
clk => frequency[7].CLK
clk => frequency[8].CLK
clk => frequency[9].CLK
clk => frequency[10].CLK
clk => frequency[11].CLK
clk => frequency[12].CLK
clk => frequency[13].CLK
clk => frequency[14].CLK
clk => frequency[15].CLK
clk => frequency[16].CLK
clk => frequency[17].CLK
clk => frequency[18].CLK
clk => frequency[19].CLK
clk => frequency[20].CLK
clk => frequency[21].CLK
clk => frequency[22].CLK
clk => frequency[23].CLK
clk => frequency[24].CLK
clk => frequency[25].CLK
clk => score[0].CLK
clk => score[1].CLK
clk => score[2].CLK
clk => score[3].CLK
clk => score[4].CLK
clk => score[5].CLK
clk => score[6].CLK
clk => done_draw_score[0].CLK
clk => done_update_score[0].CLK
clk => game_over[0].CLK
clk => done_draw_line[0].CLK
clk => done_draw_gameover[0].CLK
clk => done_reset_variable[0].CLK
clk => done_draw_start[0].CLK
clk => done_clear_right[0].CLK
clk => done_clear_left[0].CLK
clk => done_draw_bottom[0].CLK
clk => score_board_counter~22.DATAIN
clk => draw_all_counter~41.DATAIN
clk => current_state~1.DATAIN
resetn => frame_counter:f0.resetn
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => draw_all_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => score_board_counter.OUTPUTSELECT
resetn => done_draw_bottom.OUTPUTSELECT
resetn => done_clear_left.OUTPUTSELECT
resetn => done_clear_right.OUTPUTSELECT
resetn => done_draw_start.OUTPUTSELECT
resetn => done_reset_variable.OUTPUTSELECT
resetn => done_draw_gameover.OUTPUTSELECT
resetn => done_draw_line.OUTPUTSELECT
resetn => game_over.OUTPUTSELECT
resetn => done_update_score.OUTPUTSELECT
resetn => done_draw_score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => frequency.OUTPUTSELECT
resetn => clear_current.OUTPUTSELECT
resetn => clear_all.OUTPUTSELECT
resetn => draw_rectangle.OUTPUTSELECT
resetn => draw_start.OUTPUTSELECT
resetn => draw_line.OUTPUTSELECT
resetn => draw_number.OUTPUTSELECT
resetn => draw_gameover.OUTPUTSELECT
resetn => clear_half_screen.OUTPUTSELECT
resetn => clear_half_screen_right.OUTPUTSELECT
start_game => Selector2.IN1
start_game => Selector22.IN1
start_game => Selector21.IN1
start_game => Selector3.IN2
start_game => Selector1.IN2
start_game => Selector0.IN2
done => draw_start.OUTPUTSELECT
done => done_draw_start.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => done_draw_line.OUTPUTSELECT
done => draw_line.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => draw_all_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => score_board_counter.OUTPUTSELECT
done => draw_gameover.OUTPUTSELECT
done => done_draw_gameover.OUTPUTSELECT
done => done_clear_current.DATAB
done => done_draw_current.DATAB
done => done_clear_left.DATAB
done => done_clear_current.DATAB
done => done_draw_current.DATAB
done => done_clear_right.DATAB
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => l_X_c.OUTPUTSELECT
done => clear_current.DATAB
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => X_c.OUTPUTSELECT
done => clear_current.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => go_redraw.OUTPUTSELECT
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_rectangle.DATAB
done => draw_start.OUTPUTSELECT
done => done_draw_start.OUTPUTSELECT
done => done_draw_line.OUTPUTSELECT
done => draw_line.OUTPUTSELECT
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_number.DATAB
done => draw_gameover.OUTPUTSELECT
done => done_draw_gameover.OUTPUTSELECT
done => clear_half_screen.DATAB
done => clear_half_screen_right.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
control_speed_left => frequency.DATAB
clear_current <= clear_current~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_all <= clear_all~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_rectangle <= draw_rectangle~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_start <= draw_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_line <= draw_line~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_number <= draw_number~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_gameover <= draw_gameover~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_half_screen <= clear_half_screen~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_half_screen_right <= clear_half_screen_right~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameover_status <= gameover_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_code[0] <= color_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_code[1] <= color_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_code[2] <= color_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_code[3] <= color_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[0] <= L[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[1] <= L[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[2] <= L[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[3] <= L[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[4] <= L[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[5] <= L[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[6] <= L[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
L[7] <= L[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_to_draw[0] <= score_to_draw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_to_draw[1] <= score_to_draw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_to_draw[2] <= score_to_draw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_to_draw[3] <= score_to_draw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|control:comb_42|frame_counter:f0
clk => refresh~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => refresh.OUTPUTSELECT
frequency[0] => counter.DATAB
frequency[0] => counter.DATAB
frequency[1] => counter.DATAB
frequency[1] => counter.DATAB
frequency[2] => counter.DATAB
frequency[2] => counter.DATAB
frequency[3] => counter.DATAB
frequency[3] => counter.DATAB
frequency[4] => counter.DATAB
frequency[4] => counter.DATAB
frequency[5] => counter.DATAB
frequency[5] => counter.DATAB
frequency[6] => counter.DATAB
frequency[6] => counter.DATAB
frequency[7] => counter.DATAB
frequency[7] => counter.DATAB
frequency[8] => counter.DATAB
frequency[8] => counter.DATAB
frequency[9] => counter.DATAB
frequency[9] => counter.DATAB
frequency[10] => counter.DATAB
frequency[10] => counter.DATAB
frequency[11] => counter.DATAB
frequency[11] => counter.DATAB
frequency[12] => counter.DATAB
frequency[12] => counter.DATAB
frequency[13] => counter.DATAB
frequency[13] => counter.DATAB
frequency[14] => counter.DATAB
frequency[14] => counter.DATAB
frequency[15] => counter.DATAB
frequency[15] => counter.DATAB
frequency[16] => counter.DATAB
frequency[16] => counter.DATAB
frequency[17] => counter.DATAB
frequency[17] => counter.DATAB
frequency[18] => counter.DATAB
frequency[18] => counter.DATAB
frequency[19] => counter.DATAB
frequency[19] => counter.DATAB
frequency[20] => counter.DATAB
frequency[20] => counter.DATAB
frequency[21] => counter.DATAB
frequency[21] => counter.DATAB
frequency[22] => counter.DATAB
frequency[22] => counter.DATAB
frequency[23] => counter.DATAB
frequency[23] => counter.DATAB
frequency[24] => counter.DATAB
frequency[24] => counter.DATAB
frequency[25] => counter.DATAB
frequency[25] => counter.DATAB
refresh <= refresh~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|draw:comb_44
clk => start:s0.clock
clk => lose:comb_3.clock
clk => win:comb_4.clock
clk => score_0:comb_5.clock
clk => score_1:comb_6.clock
clk => score_2:comb_7.clock
clk => score_3:comb_8.clock
clk => score_4:comb_9.clock
clk => score_5:comb_10.clock
clk => score_6:comb_11.clock
clk => score_7:comb_12.clock
clk => score_8:comb_13.clock
clk => score_9:comb_14.clock
clk => pos_Y[0]~reg0.CLK
clk => pos_Y[1]~reg0.CLK
clk => pos_Y[2]~reg0.CLK
clk => pos_Y[3]~reg0.CLK
clk => pos_Y[4]~reg0.CLK
clk => pos_Y[5]~reg0.CLK
clk => pos_Y[6]~reg0.CLK
clk => pos_X[0]~reg0.CLK
clk => pos_X[1]~reg0.CLK
clk => pos_X[2]~reg0.CLK
clk => pos_X[3]~reg0.CLK
clk => pos_X[4]~reg0.CLK
clk => pos_X[5]~reg0.CLK
clk => pos_X[6]~reg0.CLK
clk => pos_X[7]~reg0.CLK
clk => color_out[0]~reg0.CLK
clk => color_out[1]~reg0.CLK
clk => color_out[2]~reg0.CLK
clk => color_out[3]~reg0.CLK
clk => color_out[4]~reg0.CLK
clk => color_out[5]~reg0.CLK
clk => gameover_done_left[0].CLK
clk => score_address[0].CLK
clk => score_address[1].CLK
clk => score_address[2].CLK
clk => score_address[3].CLK
clk => score_address[4].CLK
clk => score_address[5].CLK
clk => start_address[0].CLK
clk => start_address[1].CLK
clk => start_address[2].CLK
clk => start_address[3].CLK
clk => start_address[4].CLK
clk => start_address[5].CLK
clk => start_address[6].CLK
clk => start_address[7].CLK
clk => start_address[8].CLK
clk => start_address[9].CLK
clk => start_address[10].CLK
clk => start_address[11].CLK
clk => start_address[12].CLK
clk => start_address[13].CLK
clk => start_address[14].CLK
clk => done~reg0.CLK
clk => vertical_counter[0].CLK
clk => vertical_counter[1].CLK
clk => vertical_counter[2].CLK
clk => vertical_counter[3].CLK
clk => vertical_counter[4].CLK
clk => vertical_counter[5].CLK
clk => vertical_counter[6].CLK
clk => horizontal_couter[0].CLK
clk => horizontal_couter[1].CLK
clk => horizontal_couter[2].CLK
clk => horizontal_couter[3].CLK
clk => horizontal_couter[4].CLK
clk => horizontal_couter[5].CLK
clk => horizontal_couter[6].CLK
clk => horizontal_couter[7].CLK
clk => writeEn~reg0.CLK
resetn => writeEn.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => horizontal_couter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => vertical_counter.OUTPUTSELECT
resetn => done.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => start_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => score_address.OUTPUTSELECT
resetn => pos_Y[5]~reg0.ENA
resetn => pos_Y[4]~reg0.ENA
resetn => pos_Y[3]~reg0.ENA
resetn => pos_Y[2]~reg0.ENA
resetn => pos_Y[1]~reg0.ENA
resetn => pos_Y[0]~reg0.ENA
resetn => pos_Y[6]~reg0.ENA
resetn => pos_X[0]~reg0.ENA
resetn => pos_X[1]~reg0.ENA
resetn => pos_X[2]~reg0.ENA
resetn => pos_X[3]~reg0.ENA
resetn => pos_X[4]~reg0.ENA
resetn => pos_X[5]~reg0.ENA
resetn => pos_X[6]~reg0.ENA
resetn => pos_X[7]~reg0.ENA
resetn => color_out[0]~reg0.ENA
resetn => color_out[1]~reg0.ENA
resetn => color_out[2]~reg0.ENA
resetn => color_out[3]~reg0.ENA
resetn => color_out[4]~reg0.ENA
resetn => color_out[5]~reg0.ENA
resetn => gameover_done_left[0].ENA
clear_current => color_out.OUTPUTSELECT
clear_current => color_out.OUTPUTSELECT
clear_current => color_out.OUTPUTSELECT
clear_current => color_out.OUTPUTSELECT
clear_current => color_out.OUTPUTSELECT
clear_current => color_out.OUTPUTSELECT
clear_current => writeEn.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => horizontal_couter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => vertical_counter.OUTPUTSELECT
clear_current => done.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_X.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => pos_Y.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => start_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => score_address.OUTPUTSELECT
clear_current => gameover_done_left.OUTPUTSELECT
clear_current => always0.IN0
clear_all => always0.IN1
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => color_out.OUTPUTSELECT
draw_rectangle => writeEn.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => horizontal_couter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => vertical_counter.OUTPUTSELECT
draw_rectangle => done.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_X.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => pos_Y.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => start_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => score_address.OUTPUTSELECT
draw_rectangle => gameover_done_left.OUTPUTSELECT
draw_rectangle => always0.IN1
draw_start => writeEn.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => horizontal_couter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => vertical_counter.OUTPUTSELECT
draw_start => done.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => color_out.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => start_address.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_X.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => pos_Y.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => score_address.OUTPUTSELECT
draw_start => gameover_done_left.OUTPUTSELECT
draw_start => always0.IN1
draw_line => writeEn.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => horizontal_couter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => vertical_counter.OUTPUTSELECT
draw_line => done.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => color_out.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_X.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => pos_Y.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => start_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => score_address.OUTPUTSELECT
draw_line => gameover_done_left.OUTPUTSELECT
draw_line => always0.IN1
draw_number => writeEn.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => color_out.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => horizontal_couter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => vertical_counter.OUTPUTSELECT
draw_number => done.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => score_address.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_X.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => pos_Y.OUTPUTSELECT
draw_number => gameover_done_left.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => start_address.OUTPUTSELECT
draw_number => always0.IN1
draw_gameover => writeEn.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => horizontal_couter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => vertical_counter.OUTPUTSELECT
draw_gameover => gameover_done_left.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => start_address.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => color_out.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_X.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => pos_Y.OUTPUTSELECT
draw_gameover => done.OUTPUTSELECT
draw_gameover => always0.IN1
clear_half_screen => writeEn.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => horizontal_couter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => vertical_counter.OUTPUTSELECT
clear_half_screen => done.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => color_out.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_X.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => pos_Y.OUTPUTSELECT
clear_half_screen => always0.IN1
clear_half_screen_right => writeEn.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => horizontal_couter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => vertical_counter.OUTPUTSELECT
clear_half_screen_right => done.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => color_out.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_X.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => pos_Y.OUTPUTSELECT
clear_half_screen_right => always0.IN1
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
gameover_status => color_out.OUTPUTSELECT
color_code[0] => Equal0.IN3
color_code[0] => Equal1.IN0
color_code[0] => Equal2.IN3
color_code[0] => Equal3.IN1
color_code[0] => Equal4.IN3
color_code[0] => Equal5.IN1
color_code[0] => Equal6.IN3
color_code[0] => Equal7.IN2
color_code[0] => Equal8.IN3
color_code[0] => Equal9.IN1
color_code[0] => Equal10.IN3
color_code[0] => Equal11.IN2
color_code[0] => Equal12.IN3
color_code[1] => Equal0.IN2
color_code[1] => Equal1.IN3
color_code[1] => Equal2.IN0
color_code[1] => Equal3.IN0
color_code[1] => Equal4.IN2
color_code[1] => Equal5.IN3
color_code[1] => Equal6.IN1
color_code[1] => Equal7.IN1
color_code[1] => Equal8.IN2
color_code[1] => Equal9.IN3
color_code[1] => Equal10.IN1
color_code[1] => Equal11.IN1
color_code[1] => Equal12.IN2
color_code[2] => Equal0.IN1
color_code[2] => Equal1.IN2
color_code[2] => Equal2.IN2
color_code[2] => Equal3.IN3
color_code[2] => Equal4.IN0
color_code[2] => Equal5.IN0
color_code[2] => Equal6.IN0
color_code[2] => Equal7.IN0
color_code[2] => Equal8.IN1
color_code[2] => Equal9.IN2
color_code[2] => Equal10.IN2
color_code[2] => Equal11.IN3
color_code[2] => Equal12.IN1
color_code[3] => Equal0.IN0
color_code[3] => Equal1.IN1
color_code[3] => Equal2.IN1
color_code[3] => Equal3.IN2
color_code[3] => Equal4.IN1
color_code[3] => Equal5.IN2
color_code[3] => Equal6.IN2
color_code[3] => Equal7.IN3
color_code[3] => Equal8.IN0
color_code[3] => Equal9.IN0
color_code[3] => Equal10.IN0
color_code[3] => Equal11.IN0
color_code[3] => Equal12.IN0
Y[0] => Add2.IN7
Y[1] => Add2.IN6
Y[2] => Add2.IN5
Y[3] => Add2.IN4
Y[4] => Add2.IN3
Y[5] => Add2.IN2
Y[6] => Add2.IN1
X[0] => Add1.IN8
X[1] => Add1.IN7
X[2] => Add1.IN6
X[3] => Add1.IN5
X[4] => Add1.IN4
X[5] => Add1.IN3
X[6] => Add1.IN2
X[7] => Add1.IN1
L[0] => Equal13.IN7
L[1] => Equal13.IN6
L[2] => Equal13.IN5
L[3] => Equal13.IN4
L[4] => Equal13.IN3
L[5] => Equal13.IN2
L[6] => Equal13.IN1
L[7] => Equal13.IN0
score_to_draw[0] => Equal19.IN6
score_to_draw[0] => Equal20.IN0
score_to_draw[0] => Equal21.IN6
score_to_draw[0] => Equal22.IN1
score_to_draw[0] => Equal23.IN6
score_to_draw[0] => Equal24.IN1
score_to_draw[0] => Equal25.IN6
score_to_draw[0] => Equal26.IN2
score_to_draw[0] => Equal27.IN6
score_to_draw[0] => Equal28.IN1
score_to_draw[1] => Equal19.IN5
score_to_draw[1] => Equal20.IN6
score_to_draw[1] => Equal21.IN0
score_to_draw[1] => Equal22.IN0
score_to_draw[1] => Equal23.IN5
score_to_draw[1] => Equal24.IN6
score_to_draw[1] => Equal25.IN1
score_to_draw[1] => Equal26.IN1
score_to_draw[1] => Equal27.IN5
score_to_draw[1] => Equal28.IN6
score_to_draw[2] => Equal19.IN4
score_to_draw[2] => Equal20.IN5
score_to_draw[2] => Equal21.IN5
score_to_draw[2] => Equal22.IN6
score_to_draw[2] => Equal23.IN0
score_to_draw[2] => Equal24.IN0
score_to_draw[2] => Equal25.IN0
score_to_draw[2] => Equal26.IN0
score_to_draw[2] => Equal27.IN4
score_to_draw[2] => Equal28.IN5
score_to_draw[3] => Equal19.IN3
score_to_draw[3] => Equal20.IN4
score_to_draw[3] => Equal21.IN4
score_to_draw[3] => Equal22.IN5
score_to_draw[3] => Equal23.IN4
score_to_draw[3] => Equal24.IN5
score_to_draw[3] => Equal25.IN5
score_to_draw[3] => Equal26.IN6
score_to_draw[3] => Equal27.IN0
score_to_draw[3] => Equal28.IN0
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[0] <= color_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[1] <= color_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[2] <= color_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[3] <= color_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[4] <= color_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_out[5] <= color_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[0] <= pos_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[1] <= pos_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[2] <= pos_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[3] <= pos_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[4] <= pos_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[5] <= pos_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_Y[6] <= pos_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[0] <= pos_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[1] <= pos_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[2] <= pos_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[3] <= pos_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[4] <= pos_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[5] <= pos_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[6] <= pos_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos_X[7] <= pos_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|draw:comb_44|start:s0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|start:s0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9gf1:auto_generated.address_a[0]
address_a[1] => altsyncram_9gf1:auto_generated.address_a[1]
address_a[2] => altsyncram_9gf1:auto_generated.address_a[2]
address_a[3] => altsyncram_9gf1:auto_generated.address_a[3]
address_a[4] => altsyncram_9gf1:auto_generated.address_a[4]
address_a[5] => altsyncram_9gf1:auto_generated.address_a[5]
address_a[6] => altsyncram_9gf1:auto_generated.address_a[6]
address_a[7] => altsyncram_9gf1:auto_generated.address_a[7]
address_a[8] => altsyncram_9gf1:auto_generated.address_a[8]
address_a[9] => altsyncram_9gf1:auto_generated.address_a[9]
address_a[10] => altsyncram_9gf1:auto_generated.address_a[10]
address_a[11] => altsyncram_9gf1:auto_generated.address_a[11]
address_a[12] => altsyncram_9gf1:auto_generated.address_a[12]
address_a[13] => altsyncram_9gf1:auto_generated.address_a[13]
address_a[14] => altsyncram_9gf1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9gf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9gf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9gf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9gf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9gf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9gf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9gf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|start:s0|altsyncram:altsyncram_component|altsyncram_9gf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]


|GameModule|draw:comb_44|start:s0|altsyncram:altsyncram_component|altsyncram_9gf1:auto_generated|decode_01a:rden_decode
data[0] => w_anode218w[1].IN0
data[0] => w_anode232w[1].IN1
data[0] => w_anode241w[1].IN0
data[0] => w_anode250w[1].IN1
data[1] => w_anode218w[2].IN0
data[1] => w_anode232w[2].IN0
data[1] => w_anode241w[2].IN1
data[1] => w_anode250w[2].IN1
eq[0] <= w_anode218w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode232w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode241w[2].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|draw:comb_44|start:s0|altsyncram:altsyncram_component|altsyncram_9gf1:auto_generated|mux_lfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|GameModule|draw:comb_44|lose:comb_3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|lose:comb_3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bff1:auto_generated.address_a[0]
address_a[1] => altsyncram_bff1:auto_generated.address_a[1]
address_a[2] => altsyncram_bff1:auto_generated.address_a[2]
address_a[3] => altsyncram_bff1:auto_generated.address_a[3]
address_a[4] => altsyncram_bff1:auto_generated.address_a[4]
address_a[5] => altsyncram_bff1:auto_generated.address_a[5]
address_a[6] => altsyncram_bff1:auto_generated.address_a[6]
address_a[7] => altsyncram_bff1:auto_generated.address_a[7]
address_a[8] => altsyncram_bff1:auto_generated.address_a[8]
address_a[9] => altsyncram_bff1:auto_generated.address_a[9]
address_a[10] => altsyncram_bff1:auto_generated.address_a[10]
address_a[11] => altsyncram_bff1:auto_generated.address_a[11]
address_a[12] => altsyncram_bff1:auto_generated.address_a[12]
address_a[13] => altsyncram_bff1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bff1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bff1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bff1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bff1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bff1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bff1:auto_generated.q_a[4]
q_a[5] <= altsyncram_bff1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|lose:comb_3|altsyncram:altsyncram_component|altsyncram_bff1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
q_a[3] <= mux_jfb:mux2.result[3]
q_a[4] <= mux_jfb:mux2.result[4]
q_a[5] <= mux_jfb:mux2.result[5]


|GameModule|draw:comb_44|lose:comb_3|altsyncram:altsyncram_component|altsyncram_bff1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|draw:comb_44|lose:comb_3|altsyncram:altsyncram_component|altsyncram_bff1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0


|GameModule|draw:comb_44|win:comb_4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|win:comb_4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6cf1:auto_generated.address_a[0]
address_a[1] => altsyncram_6cf1:auto_generated.address_a[1]
address_a[2] => altsyncram_6cf1:auto_generated.address_a[2]
address_a[3] => altsyncram_6cf1:auto_generated.address_a[3]
address_a[4] => altsyncram_6cf1:auto_generated.address_a[4]
address_a[5] => altsyncram_6cf1:auto_generated.address_a[5]
address_a[6] => altsyncram_6cf1:auto_generated.address_a[6]
address_a[7] => altsyncram_6cf1:auto_generated.address_a[7]
address_a[8] => altsyncram_6cf1:auto_generated.address_a[8]
address_a[9] => altsyncram_6cf1:auto_generated.address_a[9]
address_a[10] => altsyncram_6cf1:auto_generated.address_a[10]
address_a[11] => altsyncram_6cf1:auto_generated.address_a[11]
address_a[12] => altsyncram_6cf1:auto_generated.address_a[12]
address_a[13] => altsyncram_6cf1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6cf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6cf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6cf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6cf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6cf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6cf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6cf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|win:comb_4|altsyncram:altsyncram_component|altsyncram_6cf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
q_a[3] <= mux_jfb:mux2.result[3]
q_a[4] <= mux_jfb:mux2.result[4]
q_a[5] <= mux_jfb:mux2.result[5]


|GameModule|draw:comb_44|win:comb_4|altsyncram:altsyncram_component|altsyncram_6cf1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|GameModule|draw:comb_44|win:comb_4|altsyncram:altsyncram_component|altsyncram_6cf1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0


|GameModule|draw:comb_44|score_0:comb_5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_0:comb_5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_lkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_lkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_lkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_lkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_lkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_0:comb_5|altsyncram:altsyncram_component|altsyncram_lkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_1:comb_6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_1:comb_6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_mkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_mkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_mkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_mkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_mkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_1:comb_6|altsyncram:altsyncram_component|altsyncram_mkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_2:comb_7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_2:comb_7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_nkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_nkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_nkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_nkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_nkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_2:comb_7|altsyncram:altsyncram_component|altsyncram_nkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_3:comb_8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_3:comb_8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_okf1:auto_generated.address_a[0]
address_a[1] => altsyncram_okf1:auto_generated.address_a[1]
address_a[2] => altsyncram_okf1:auto_generated.address_a[2]
address_a[3] => altsyncram_okf1:auto_generated.address_a[3]
address_a[4] => altsyncram_okf1:auto_generated.address_a[4]
address_a[5] => altsyncram_okf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_okf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_okf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_okf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_okf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_okf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_okf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_okf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_3:comb_8|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_4:comb_9
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_4:comb_9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_pkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_pkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_pkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_pkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_pkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_4:comb_9|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_5:comb_10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_5:comb_10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_qkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_qkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_qkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_qkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_qkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_5:comb_10|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_6:comb_11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_6:comb_11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_rkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_rkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_rkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_rkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_rkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_6:comb_11|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_7:comb_12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_7:comb_12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_skf1:auto_generated.address_a[0]
address_a[1] => altsyncram_skf1:auto_generated.address_a[1]
address_a[2] => altsyncram_skf1:auto_generated.address_a[2]
address_a[3] => altsyncram_skf1:auto_generated.address_a[3]
address_a[4] => altsyncram_skf1:auto_generated.address_a[4]
address_a[5] => altsyncram_skf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_skf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_skf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_skf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_skf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_skf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_skf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_skf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_7:comb_12|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_8:comb_13
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_8:comb_13|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_tkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_tkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_tkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_tkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_tkf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tkf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_8:comb_13|altsyncram:altsyncram_component|altsyncram_tkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|draw:comb_44|score_9:comb_14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|GameModule|draw:comb_44|score_9:comb_14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ukf1:auto_generated.address_a[0]
address_a[1] => altsyncram_ukf1:auto_generated.address_a[1]
address_a[2] => altsyncram_ukf1:auto_generated.address_a[2]
address_a[3] => altsyncram_ukf1:auto_generated.address_a[3]
address_a[4] => altsyncram_ukf1:auto_generated.address_a[4]
address_a[5] => altsyncram_ukf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ukf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ukf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ukf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ukf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ukf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ukf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ukf1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GameModule|draw:comb_44|score_9:comb_14|altsyncram:altsyncram_component|altsyncram_ukf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|GameModule|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|GameModule|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GameModule|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


