blk_mem_gen_5.v,verilog,xil_defaultlib,../../../../FinalProject.gen/sources_1/ip/blk_mem_gen_5_2/sim/blk_mem_gen_5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
