// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module waverforms_generic_asin_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return,
        grp_fu_244_p_din0,
        grp_fu_244_p_dout0,
        grp_fu_244_p_ce
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;
output  [31:0] grp_fu_244_p_din0;
input  [63:0] grp_fu_244_p_dout0;
output   grp_fu_244_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] din_sign_fu_184_p3;
reg   [0:0] din_sign_reg_865;
wire   [7:0] din_exp_fu_192_p4;
reg   [7:0] din_exp_reg_870;
wire   [31:0] inabs_1_fu_228_p3;
wire   [0:0] icmp_ln80_fu_237_p2;
reg   [0:0] icmp_ln80_reg_880;
wire   [0:0] icmp_ln83_fu_243_p2;
reg   [0:0] icmp_ln83_reg_884;
wire   [0:0] tmp_fu_249_p3;
reg   [0:0] tmp_reg_888;
wire   [0:0] icmp_ln84_fu_257_p2;
reg   [0:0] icmp_ln84_reg_892;
wire   [54:0] t_ph_fu_483_p13;
reg   [54:0] t_ph_reg_897;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln102_fu_515_p2;
reg   [0:0] icmp_ln102_reg_905;
wire    ap_CS_fsm_state4;
wire   [54:0] sub_ln102_fu_521_p2;
reg   [54:0] sub_ln102_reg_909;
wire   [0:0] tmp_11_fu_527_p3;
reg   [0:0] tmp_11_reg_914;
wire    ap_CS_fsm_state5;
wire   [7:0] trunc_ln102_1_fu_574_p1;
reg   [7:0] trunc_ln102_1_reg_919;
wire   [1:0] or_ln_fu_678_p3;
reg   [1:0] or_ln_reg_924;
wire   [0:0] icmp_ln102_3_fu_686_p2;
reg   [0:0] icmp_ln102_3_reg_929;
wire   [54:0] lshr_ln102_fu_702_p2;
reg   [54:0] lshr_ln102_reg_934;
wire   [54:0] shl_ln102_fu_718_p2;
reg   [54:0] shl_ln102_reg_939;
wire   [31:0] select_ln84_fu_852_p3;
wire    ap_CS_fsm_state10;
wire    grp_generic_asin_float_Pipeline_1_fu_169_ap_start;
wire    grp_generic_asin_float_Pipeline_1_fu_169_ap_done;
wire    grp_generic_asin_float_Pipeline_1_fu_169_ap_idle;
wire    grp_generic_asin_float_Pipeline_1_fu_169_ap_ready;
wire   [54:0] grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out;
wire    grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out_ap_vld;
reg   [31:0] ap_phi_mux_out_phi_fu_149_p14;
reg   [31:0] out_reg_144;
wire   [31:0] bitcast_ln755_fu_806_p1;
wire    ap_CS_fsm_state6;
reg    grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [31:0] data_fu_180_p1;
wire   [0:0] xor_ln67_fu_206_p2;
wire   [30:0] trunc_ln67_fu_212_p1;
wire   [31:0] xor_ln_fu_216_p3;
wire   [31:0] inabs_fu_224_p1;
wire   [22:0] din_sig_fu_202_p1;
wire   [63:0] bitcast_ln713_fu_263_p1;
wire   [10:0] tmp_6_fu_279_p4;
wire   [11:0] zext_ln99_fu_289_p1;
wire   [51:0] trunc_ln99_1_fu_299_p1;
wire   [52:0] zext_ln99_1_cast_fu_303_p3;
wire   [53:0] zext_ln99_1_fu_311_p1;
wire   [0:0] tmp_9_fu_271_p3;
wire   [53:0] sub_ln99_fu_315_p2;
wire   [62:0] trunc_ln99_fu_267_p1;
wire   [11:0] add_ln99_fu_293_p2;
wire   [10:0] trunc_ln99_2_fu_335_p1;
wire   [0:0] tmp_10_fu_345_p3;
wire   [10:0] sub_ln99_1_fu_339_p2;
wire  signed [53:0] select_ln99_fu_321_p3;
wire   [10:0] select_ln99_1_fu_353_p3;
wire  signed [54:0] sext_ln99_fu_367_p1;
wire   [54:0] zext_ln99_2_fu_383_p1;
wire   [0:0] icmp_ln99_3_fu_377_p2;
wire   [54:0] shl_ln99_fu_387_p2;
wire   [53:0] zext_ln99_3_fu_401_p1;
wire   [53:0] ashr_ln99_fu_405_p2;
wire   [0:0] icmp_ln99_fu_329_p2;
wire   [0:0] icmp_ln99_1_fu_361_p2;
wire   [0:0] xor_ln99_fu_423_p2;
wire   [0:0] or_ln99_fu_435_p2;
wire   [0:0] icmp_ln99_2_fu_371_p2;
wire   [0:0] xor_ln99_1_fu_441_p2;
wire   [0:0] and_ln99_1_fu_447_p2;
wire   [0:0] or_ln99_1_fu_459_p2;
wire   [0:0] and_ln99_fu_429_p2;
wire   [0:0] and_ln99_2_fu_453_p2;
wire   [0:0] xor_ln99_2_fu_465_p2;
wire  signed [54:0] t_ph_fu_483_p6;
wire   [54:0] t_ph_fu_483_p8;
wire   [54:0] t_ph_fu_483_p10;
wire   [54:0] t_ph_fu_483_p11;
wire   [3:0] t_ph_fu_483_p12;
wire   [54:0] select_ln102_fu_534_p3;
reg   [54:0] tmp_s_fu_540_p4;
wire   [55:0] tmp_12_fu_550_p3;
wire  signed [63:0] sext_ln102_fu_558_p1;
reg   [63:0] tmp_13_fu_562_p3;
wire   [31:0] trunc_ln102_fu_570_p1;
wire   [31:0] sub_ln102_1_fu_578_p2;
wire   [31:0] add_ln102_fu_584_p2;
wire   [30:0] tmp_14_fu_590_p4;
wire   [5:0] trunc_ln102_2_fu_606_p1;
wire   [5:0] sub_ln102_4_fu_610_p2;
wire   [54:0] zext_ln102_5_fu_616_p1;
wire   [54:0] lshr_ln102_2_fu_620_p2;
wire   [54:0] and_ln102_1_fu_626_p2;
wire   [0:0] icmp_ln102_1_fu_600_p2;
wire   [0:0] icmp_ln102_2_fu_632_p2;
wire   [0:0] tmp_15_fu_644_p3;
wire   [0:0] tmp_16_fu_658_p3;
wire   [0:0] xor_ln102_fu_652_p2;
wire   [0:0] and_ln102_fu_666_p2;
wire   [0:0] phi_ln102_fu_638_p2;
wire   [0:0] or_ln102_fu_672_p2;
wire   [31:0] add_ln102_1_fu_692_p2;
wire   [54:0] zext_ln102_fu_698_p1;
wire   [31:0] sub_ln102_2_fu_708_p2;
wire   [54:0] zext_ln102_1_fu_714_p1;
wire   [54:0] cond49_i_i_in_fu_724_p3;
wire   [55:0] zext_ln102_2_fu_729_p1;
wire   [55:0] zext_ln102_3_fu_733_p1;
wire   [55:0] add_ln102_2_fu_736_p2;
wire   [54:0] lshr_ln102_1_fu_742_p4;
wire   [0:0] tmp_17_fu_756_p3;
wire   [7:0] sub_ln102_3_fu_772_p2;
wire   [7:0] select_ln102_1_fu_764_p3;
wire   [7:0] add_ln102_3_fu_777_p2;
wire   [63:0] zext_ln102_4_fu_752_p1;
wire   [8:0] tmp_3_fu_783_p3;
wire   [63:0] pi_assign_fu_790_p5;
wire   [31:0] LD_1_fu_802_p1;
wire   [31:0] bitcast_ln108_fu_811_p1;
wire   [0:0] bit_sel1_fu_815_p3;
wire   [0:0] xor_ln108_fu_823_p2;
wire   [30:0] trunc_ln108_fu_829_p1;
wire   [31:0] xor_ln1_fu_833_p3;
wire   [31:0] bitcast_ln108_1_fu_841_p1;
wire   [31:0] out_1_fu_845_p3;
reg   [31:0] ap_return_preg;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire  signed [3:0] t_ph_fu_483_p1;
wire   [3:0] t_ph_fu_483_p3;
wire   [3:0] t_ph_fu_483_p5;
wire   [3:0] t_ph_fu_483_p7;
wire   [3:0] t_ph_fu_483_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

waverforms_generic_asin_float_Pipeline_1 grp_generic_asin_float_Pipeline_1_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generic_asin_float_Pipeline_1_fu_169_ap_start),
    .ap_done(grp_generic_asin_float_Pipeline_1_fu_169_ap_done),
    .ap_idle(grp_generic_asin_float_Pipeline_1_fu_169_ap_idle),
    .ap_ready(grp_generic_asin_float_Pipeline_1_fu_169_ap_ready),
    .t_ph(t_ph_reg_897),
    .tz_0_0_0_08_i_out(grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out),
    .tz_0_0_0_08_i_out_ap_vld(grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out_ap_vld)
);

(* dissolve_hierarchy = "yes" *) waverforms_sparsemux_11_4_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h8 ),
    .din0_WIDTH( 55 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 55 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 55 ),
    .CASE3( 4'h1 ),
    .din3_WIDTH( 55 ),
    .CASE4( 4'h0 ),
    .din4_WIDTH( 55 ),
    .def_WIDTH( 55 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 55 ))
sparsemux_11_4_55_1_1_U35(
    .din0(55'd0),
    .din1(sext_ln99_fu_367_p1),
    .din2(t_ph_fu_483_p6),
    .din3(t_ph_fu_483_p8),
    .din4(t_ph_fu_483_p10),
    .def(t_ph_fu_483_p11),
    .sel(t_ph_fu_483_p12),
    .dout(t_ph_fu_483_p13)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_return_preg <= out_1_fu_845_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_generic_asin_float_Pipeline_1_fu_169_ap_ready == 1'b1)) begin
            grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(din_exp_fu_192_p4 == 8'd0) & ~(din_exp_fu_192_p4 == 8'd255) & (icmp_ln80_fu_237_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_reg_144 <= inabs_1_fu_228_p3;
    end else if ((((icmp_ln102_fu_515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((din_exp_fu_192_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_reg_144 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_reg_144 <= select_ln84_fu_852_p3;
    end else if ((~(din_exp_reg_870 == 8'd0) & ~(din_exp_reg_870 == 8'd255) & (icmp_ln102_reg_905 == 1'd0) & (tmp_reg_888 == 1'd0) & (icmp_ln83_reg_884 == 1'd0) & (icmp_ln80_reg_880 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        out_reg_144 <= bitcast_ln755_fu_806_p1;
    end else if (((~(din_exp_fu_192_p4 == 8'd0) & ~(din_exp_fu_192_p4 == 8'd255) & (tmp_fu_249_p3 == 1'd1) & (icmp_ln83_fu_243_p2 == 1'd0) & (icmp_ln80_fu_237_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((din_exp_fu_192_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        out_reg_144 <= 32'd2147483647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        din_exp_reg_870 <= {{data_fu_180_p1[30:23]}};
        din_sign_reg_865 <= data_fu_180_p1[32'd31];
        icmp_ln80_reg_880 <= icmp_ln80_fu_237_p2;
        icmp_ln83_reg_884 <= icmp_ln83_fu_243_p2;
        icmp_ln84_reg_892 <= icmp_ln84_fu_257_p2;
        tmp_reg_888 <= data_fu_180_p1[32'd30];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln102_3_reg_929 <= icmp_ln102_3_fu_686_p2;
        lshr_ln102_reg_934 <= lshr_ln102_fu_702_p2;
        or_ln_reg_924[0] <= or_ln_fu_678_p3[0];
        shl_ln102_reg_939 <= shl_ln102_fu_718_p2;
        tmp_11_reg_914 <= grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out[32'd54];
        trunc_ln102_1_reg_919 <= trunc_ln102_1_fu_574_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln102_reg_905 <= icmp_ln102_fu_515_p2;
        sub_ln102_reg_909 <= sub_ln102_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_ph_reg_897 <= t_ph_fu_483_p13;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_asin_float_Pipeline_1_fu_169_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(din_exp_reg_870 == 8'd0) & ~(din_exp_reg_870 == 8'd255) & (icmp_ln102_reg_905 == 1'd0) & (tmp_reg_888 == 1'd0) & (icmp_ln83_reg_884 == 1'd0) & (icmp_ln80_reg_880 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_out_phi_fu_149_p14 = bitcast_ln755_fu_806_p1;
    end else begin
        ap_phi_mux_out_phi_fu_149_p14 = out_reg_144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_return = out_1_fu_845_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(din_exp_fu_192_p4 == 8'd0) & ~(din_exp_fu_192_p4 == 8'd255) & (tmp_fu_249_p3 == 1'd0) & (icmp_ln83_fu_243_p2 == 1'd0) & (icmp_ln80_fu_237_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(din_exp_fu_192_p4 == 8'd0) & ~(din_exp_fu_192_p4 == 8'd255) & (icmp_ln83_fu_243_p2 == 1'd1) & (icmp_ln80_fu_237_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & ((din_exp_fu_192_p4 == 8'd255) | ((din_exp_fu_192_p4 == 8'd0) | ((icmp_ln80_fu_237_p2 == 1'd1) | ((tmp_fu_249_p3 == 1'd1) & (icmp_ln83_fu_243_p2 == 1'd0))))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_generic_asin_float_Pipeline_1_fu_169_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln102_fu_515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_802_p1 = pi_assign_fu_790_p5[31:0];

assign add_ln102_1_fu_692_p2 = ($signed(sub_ln102_1_fu_578_p2) + $signed(32'd4294967271));

assign add_ln102_2_fu_736_p2 = (zext_ln102_2_fu_729_p1 + zext_ln102_3_fu_733_p1);

assign add_ln102_3_fu_777_p2 = (sub_ln102_3_fu_772_p2 + select_ln102_1_fu_764_p3);

assign add_ln102_fu_584_p2 = ($signed(sub_ln102_1_fu_578_p2) + $signed(32'd4294967272));

assign add_ln99_fu_293_p2 = ($signed(zext_ln99_fu_289_p1) + $signed(12'd3073));

assign and_ln102_1_fu_626_p2 = (select_ln102_fu_534_p3 & lshr_ln102_2_fu_620_p2);

assign and_ln102_fu_666_p2 = (xor_ln102_fu_652_p2 & tmp_16_fu_658_p3);

assign and_ln99_1_fu_447_p2 = (xor_ln99_1_fu_441_p2 & icmp_ln99_2_fu_371_p2);

assign and_ln99_2_fu_453_p2 = (tmp_10_fu_345_p3 & and_ln99_1_fu_447_p2);

assign and_ln99_fu_429_p2 = (xor_ln99_fu_423_p2 & icmp_ln99_1_fu_361_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ashr_ln99_fu_405_p2 = $signed(select_ln99_fu_321_p3) >>> zext_ln99_3_fu_401_p1;

assign bit_sel1_fu_815_p3 = bitcast_ln108_fu_811_p1[32'd31];

assign bitcast_ln108_1_fu_841_p1 = xor_ln1_fu_833_p3;

assign bitcast_ln108_fu_811_p1 = ap_phi_mux_out_phi_fu_149_p14;

assign bitcast_ln713_fu_263_p1 = grp_fu_244_p_dout0;

assign bitcast_ln755_fu_806_p1 = LD_1_fu_802_p1;

assign cond49_i_i_in_fu_724_p3 = ((icmp_ln102_3_reg_929[0:0] == 1'b1) ? lshr_ln102_reg_934 : shl_ln102_reg_939);

assign data_fu_180_p1 = in_r;

assign din_exp_fu_192_p4 = {{data_fu_180_p1[30:23]}};

assign din_sig_fu_202_p1 = data_fu_180_p1[22:0];

assign din_sign_fu_184_p3 = data_fu_180_p1[32'd31];

assign grp_fu_244_p_ce = 1'b1;

assign grp_fu_244_p_din0 = inabs_1_fu_228_p3;

assign grp_generic_asin_float_Pipeline_1_fu_169_ap_start = grp_generic_asin_float_Pipeline_1_fu_169_ap_start_reg;

assign icmp_ln102_1_fu_600_p2 = (($signed(tmp_14_fu_590_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln102_2_fu_632_p2 = ((and_ln102_1_fu_626_p2 != 55'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_3_fu_686_p2 = (($signed(add_ln102_fu_584_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_515_p2 = ((grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out == 55'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_237_p2 = ((din_exp_fu_192_p4 < 8'd101) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_243_p2 = ((din_exp_fu_192_p4 == 8'd127) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_257_p2 = ((din_sig_fu_202_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln99_1_fu_361_p2 = ((add_ln99_fu_293_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln99_2_fu_371_p2 = ((select_ln99_1_fu_353_p3 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln99_3_fu_377_p2 = ((select_ln99_1_fu_353_p3 < 11'd55) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_329_p2 = ((trunc_ln99_fu_267_p1 == 63'd0) ? 1'b1 : 1'b0);

assign inabs_1_fu_228_p3 = ((din_sign_fu_184_p3[0:0] == 1'b1) ? inabs_fu_224_p1 : in_r);

assign inabs_fu_224_p1 = xor_ln_fu_216_p3;

assign lshr_ln102_1_fu_742_p4 = {{add_ln102_2_fu_736_p2[55:1]}};

assign lshr_ln102_2_fu_620_p2 = 55'd36028797018963967 >> zext_ln102_5_fu_616_p1;

assign lshr_ln102_fu_702_p2 = select_ln102_fu_534_p3 >> zext_ln102_fu_698_p1;

assign or_ln102_fu_672_p2 = (phi_ln102_fu_638_p2 | and_ln102_fu_666_p2);

assign or_ln99_1_fu_459_p2 = (tmp_10_fu_345_p3 | or_ln99_fu_435_p2);

assign or_ln99_fu_435_p2 = (icmp_ln99_fu_329_p2 | icmp_ln99_1_fu_361_p2);

assign or_ln_fu_678_p3 = {{1'd0}, {or_ln102_fu_672_p2}};

assign out_1_fu_845_p3 = ((din_sign_reg_865[0:0] == 1'b1) ? bitcast_ln108_1_fu_841_p1 : ap_phi_mux_out_phi_fu_149_p14);

assign phi_ln102_fu_638_p2 = (icmp_ln102_2_fu_632_p2 & icmp_ln102_1_fu_600_p2);

assign pi_assign_fu_790_p5 = {{zext_ln102_4_fu_752_p1[63:32]}, {tmp_3_fu_783_p3}, {zext_ln102_4_fu_752_p1[22:0]}};

assign select_ln102_1_fu_764_p3 = ((tmp_17_fu_756_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln102_fu_534_p3 = ((tmp_11_fu_527_p3[0:0] == 1'b1) ? sub_ln102_reg_909 : grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out);

assign select_ln84_fu_852_p3 = ((icmp_ln84_reg_892[0:0] == 1'b1) ? 32'd1070141403 : 32'd2147483647);

assign select_ln99_1_fu_353_p3 = ((tmp_10_fu_345_p3[0:0] == 1'b1) ? sub_ln99_1_fu_339_p2 : trunc_ln99_2_fu_335_p1);

assign select_ln99_fu_321_p3 = ((tmp_9_fu_271_p3[0:0] == 1'b1) ? sub_ln99_fu_315_p2 : zext_ln99_1_fu_311_p1);

assign sext_ln102_fu_558_p1 = $signed(tmp_12_fu_550_p3);

assign sext_ln99_fu_367_p1 = select_ln99_fu_321_p3;

assign shl_ln102_fu_718_p2 = select_ln102_fu_534_p3 << zext_ln102_1_fu_714_p1;

assign shl_ln99_fu_387_p2 = sext_ln99_fu_367_p1 << zext_ln99_2_fu_383_p1;

assign sub_ln102_1_fu_578_p2 = (32'd55 - trunc_ln102_fu_570_p1);

assign sub_ln102_2_fu_708_p2 = (32'd25 - sub_ln102_1_fu_578_p2);

assign sub_ln102_3_fu_772_p2 = (8'd3 - trunc_ln102_1_reg_919);

assign sub_ln102_4_fu_610_p2 = (6'd16 - trunc_ln102_2_fu_606_p1);

assign sub_ln102_fu_521_p2 = (55'd0 - grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out);

assign sub_ln99_1_fu_339_p2 = (11'd0 - trunc_ln99_2_fu_335_p1);

assign sub_ln99_fu_315_p2 = (54'd0 - zext_ln99_1_fu_311_p1);

assign t_ph_fu_483_p10 = ((tmp_9_fu_271_p3[0:0] == 1'b1) ? 55'd36028797018963967 : 55'd0);

assign t_ph_fu_483_p11 = 'bx;

assign t_ph_fu_483_p12 = {{{{icmp_ln99_fu_329_p2}, {and_ln99_fu_429_p2}}, {and_ln99_2_fu_453_p2}}, {xor_ln99_2_fu_465_p2}};

assign t_ph_fu_483_p6 = $signed(ashr_ln99_fu_405_p2);

assign t_ph_fu_483_p8 = ((icmp_ln99_3_fu_377_p2[0:0] == 1'b1) ? shl_ln99_fu_387_p2 : 55'd0);

assign tmp_10_fu_345_p3 = add_ln99_fu_293_p2[32'd11];

assign tmp_11_fu_527_p3 = grp_generic_asin_float_Pipeline_1_fu_169_tz_0_0_0_08_i_out[32'd54];

assign tmp_12_fu_550_p3 = {{1'd1}, {tmp_s_fu_540_p4}};


always @ (sext_ln102_fu_558_p1) begin
    if (sext_ln102_fu_558_p1[0] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd0;
    end else if (sext_ln102_fu_558_p1[1] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd1;
    end else if (sext_ln102_fu_558_p1[2] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd2;
    end else if (sext_ln102_fu_558_p1[3] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd3;
    end else if (sext_ln102_fu_558_p1[4] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd4;
    end else if (sext_ln102_fu_558_p1[5] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd5;
    end else if (sext_ln102_fu_558_p1[6] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd6;
    end else if (sext_ln102_fu_558_p1[7] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd7;
    end else if (sext_ln102_fu_558_p1[8] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd8;
    end else if (sext_ln102_fu_558_p1[9] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd9;
    end else if (sext_ln102_fu_558_p1[10] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd10;
    end else if (sext_ln102_fu_558_p1[11] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd11;
    end else if (sext_ln102_fu_558_p1[12] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd12;
    end else if (sext_ln102_fu_558_p1[13] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd13;
    end else if (sext_ln102_fu_558_p1[14] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd14;
    end else if (sext_ln102_fu_558_p1[15] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd15;
    end else if (sext_ln102_fu_558_p1[16] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd16;
    end else if (sext_ln102_fu_558_p1[17] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd17;
    end else if (sext_ln102_fu_558_p1[18] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd18;
    end else if (sext_ln102_fu_558_p1[19] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd19;
    end else if (sext_ln102_fu_558_p1[20] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd20;
    end else if (sext_ln102_fu_558_p1[21] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd21;
    end else if (sext_ln102_fu_558_p1[22] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd22;
    end else if (sext_ln102_fu_558_p1[23] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd23;
    end else if (sext_ln102_fu_558_p1[24] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd24;
    end else if (sext_ln102_fu_558_p1[25] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd25;
    end else if (sext_ln102_fu_558_p1[26] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd26;
    end else if (sext_ln102_fu_558_p1[27] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd27;
    end else if (sext_ln102_fu_558_p1[28] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd28;
    end else if (sext_ln102_fu_558_p1[29] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd29;
    end else if (sext_ln102_fu_558_p1[30] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd30;
    end else if (sext_ln102_fu_558_p1[31] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd31;
    end else if (sext_ln102_fu_558_p1[32] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd32;
    end else if (sext_ln102_fu_558_p1[33] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd33;
    end else if (sext_ln102_fu_558_p1[34] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd34;
    end else if (sext_ln102_fu_558_p1[35] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd35;
    end else if (sext_ln102_fu_558_p1[36] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd36;
    end else if (sext_ln102_fu_558_p1[37] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd37;
    end else if (sext_ln102_fu_558_p1[38] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd38;
    end else if (sext_ln102_fu_558_p1[39] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd39;
    end else if (sext_ln102_fu_558_p1[40] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd40;
    end else if (sext_ln102_fu_558_p1[41] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd41;
    end else if (sext_ln102_fu_558_p1[42] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd42;
    end else if (sext_ln102_fu_558_p1[43] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd43;
    end else if (sext_ln102_fu_558_p1[44] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd44;
    end else if (sext_ln102_fu_558_p1[45] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd45;
    end else if (sext_ln102_fu_558_p1[46] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd46;
    end else if (sext_ln102_fu_558_p1[47] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd47;
    end else if (sext_ln102_fu_558_p1[48] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd48;
    end else if (sext_ln102_fu_558_p1[49] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd49;
    end else if (sext_ln102_fu_558_p1[50] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd50;
    end else if (sext_ln102_fu_558_p1[51] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd51;
    end else if (sext_ln102_fu_558_p1[52] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd52;
    end else if (sext_ln102_fu_558_p1[53] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd53;
    end else if (sext_ln102_fu_558_p1[54] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd54;
    end else if (sext_ln102_fu_558_p1[55] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd55;
    end else if (sext_ln102_fu_558_p1[56] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd56;
    end else if (sext_ln102_fu_558_p1[57] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd57;
    end else if (sext_ln102_fu_558_p1[58] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd58;
    end else if (sext_ln102_fu_558_p1[59] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd59;
    end else if (sext_ln102_fu_558_p1[60] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd60;
    end else if (sext_ln102_fu_558_p1[61] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd61;
    end else if (sext_ln102_fu_558_p1[62] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd62;
    end else if (sext_ln102_fu_558_p1[63] == 1'b1) begin
        tmp_13_fu_562_p3 = 64'd63;
    end else begin
        tmp_13_fu_562_p3 = 64'd64;
    end
end

assign tmp_14_fu_590_p4 = {{add_ln102_fu_584_p2[31:1]}};

assign tmp_15_fu_644_p3 = add_ln102_fu_584_p2[32'd31];

assign tmp_16_fu_658_p3 = select_ln102_fu_534_p3[add_ln102_fu_584_p2];

assign tmp_17_fu_756_p3 = add_ln102_2_fu_736_p2[32'd25];

assign tmp_3_fu_783_p3 = {{tmp_11_reg_914}, {add_ln102_3_fu_777_p2}};

assign tmp_6_fu_279_p4 = {{bitcast_ln713_fu_263_p1[62:52]}};

assign tmp_9_fu_271_p3 = bitcast_ln713_fu_263_p1[32'd63];

assign tmp_fu_249_p3 = data_fu_180_p1[32'd30];

integer ap_tvar_int_0;

always @ (select_ln102_fu_534_p3) begin
    for (ap_tvar_int_0 = 55 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 54 - 0) begin
            tmp_s_fu_540_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_s_fu_540_p4[ap_tvar_int_0] = select_ln102_fu_534_p3[54 - ap_tvar_int_0];
        end
    end
end

assign trunc_ln102_1_fu_574_p1 = tmp_13_fu_562_p3[7:0];

assign trunc_ln102_2_fu_606_p1 = sub_ln102_1_fu_578_p2[5:0];

assign trunc_ln102_fu_570_p1 = tmp_13_fu_562_p3[31:0];

assign trunc_ln108_fu_829_p1 = bitcast_ln108_fu_811_p1[30:0];

assign trunc_ln67_fu_212_p1 = data_fu_180_p1[30:0];

assign trunc_ln99_1_fu_299_p1 = bitcast_ln713_fu_263_p1[51:0];

assign trunc_ln99_2_fu_335_p1 = add_ln99_fu_293_p2[10:0];

assign trunc_ln99_fu_267_p1 = bitcast_ln713_fu_263_p1[62:0];

assign xor_ln102_fu_652_p2 = (tmp_15_fu_644_p3 ^ 1'd1);

assign xor_ln108_fu_823_p2 = (bit_sel1_fu_815_p3 ^ 1'd1);

assign xor_ln1_fu_833_p3 = {{xor_ln108_fu_823_p2}, {trunc_ln108_fu_829_p1}};

assign xor_ln67_fu_206_p2 = (din_sign_fu_184_p3 ^ 1'd1);

assign xor_ln99_1_fu_441_p2 = (or_ln99_fu_435_p2 ^ 1'd1);

assign xor_ln99_2_fu_465_p2 = (or_ln99_1_fu_459_p2 ^ 1'd1);

assign xor_ln99_fu_423_p2 = (icmp_ln99_fu_329_p2 ^ 1'd1);

assign xor_ln_fu_216_p3 = {{xor_ln67_fu_206_p2}, {trunc_ln67_fu_212_p1}};

assign zext_ln102_1_fu_714_p1 = sub_ln102_2_fu_708_p2;

assign zext_ln102_2_fu_729_p1 = cond49_i_i_in_fu_724_p3;

assign zext_ln102_3_fu_733_p1 = or_ln_reg_924;

assign zext_ln102_4_fu_752_p1 = lshr_ln102_1_fu_742_p4;

assign zext_ln102_5_fu_616_p1 = sub_ln102_4_fu_610_p2;

assign zext_ln102_fu_698_p1 = add_ln102_1_fu_692_p2;

assign zext_ln99_1_cast_fu_303_p3 = {{1'd1}, {trunc_ln99_1_fu_299_p1}};

assign zext_ln99_1_fu_311_p1 = zext_ln99_1_cast_fu_303_p3;

assign zext_ln99_2_fu_383_p1 = select_ln99_1_fu_353_p3;

assign zext_ln99_3_fu_401_p1 = select_ln99_1_fu_353_p3;

assign zext_ln99_fu_289_p1 = tmp_6_fu_279_p4;

always @ (posedge ap_clk) begin
    or_ln_reg_924[1] <= 1'b0;
end

endmodule //waverforms_generic_asin_float_s
