digraph "0_linux_9e3f7a29694049edd728e2400ab57ad7553e5aa9@pointer" {
"1000179" [label="(Call,r->CRm == 9)"];
"1000126" [label="(Call,r->CRm == 13)"];
"1000173" [label="(Call,r->CRn == 0 && r->CRm == 9)"];
"1000202" [label="(Call,r->CRm & 12)"];
"1000201" [label="(Call,(r->CRm & 12) == 8)"];
"1000195" [label="(Call,r->CRn == 14 && (r->CRm & 12) == 8)"];
"1000218" [label="(Call,r->CRm & 3)"];
"1000217" [label="(Call,(r->CRm & 3) << 3)"];
"1000216" [label="(Call,((r->CRm & 3) << 3) | (r->Op2 & 7))"];
"1000214" [label="(Call,idx = ((r->CRm & 3) << 3) | (r->Op2 & 7))"];
"1000235" [label="(Call,pmu_counter_idx_valid(vcpu, idx))"];
"1000234" [label="(Call,!pmu_counter_idx_valid(vcpu, idx))"];
"1000246" [label="(Call,pmu_access_el0_disabled(vcpu))"];
"1000250" [label="(Call,kvm_pmu_set_counter_value(vcpu, idx, p->regval))"];
"1000262" [label="(Call,kvm_pmu_get_counter_value(vcpu, idx))"];
"1000258" [label="(Call,p->regval = kvm_pmu_get_counter_value(vcpu, idx))"];
"1000208" [label="(Block,)"];
"1000215" [label="(Identifier,idx)"];
"1000262" [label="(Call,kvm_pmu_get_counter_value(vcpu, idx))"];
"1000183" [label="(Literal,9)"];
"1000222" [label="(Literal,3)"];
"1000263" [label="(Identifier,vcpu)"];
"1000235" [label="(Call,pmu_counter_idx_valid(vcpu, idx))"];
"1000257" [label="(Block,)"];
"1000267" [label="(MethodReturn,static bool)"];
"1000236" [label="(Identifier,vcpu)"];
"1000245" [label="(ControlStructure,if (pmu_access_el0_disabled(vcpu)))"];
"1000249" [label="(Identifier,false)"];
"1000237" [label="(Identifier,idx)"];
"1000244" [label="(Block,)"];
"1000226" [label="(Identifier,r)"];
"1000190" [label="(Call,idx = ARMV8_PMU_CYCLE_IDX)"];
"1000247" [label="(Identifier,vcpu)"];
"1000216" [label="(Call,((r->CRm & 3) << 3) | (r->Op2 & 7))"];
"1000127" [label="(Call,r->CRm)"];
"1000187" [label="(Identifier,vcpu)"];
"1000207" [label="(Literal,8)"];
"1000120" [label="(Call,r->CRn == 9 && r->CRm == 13)"];
"1000210" [label="(Call,pmu_access_event_counter_el0_disabled(vcpu))"];
"1000173" [label="(Call,r->CRn == 0 && r->CRm == 9)"];
"1000234" [label="(Call,!pmu_counter_idx_valid(vcpu, idx))"];
"1000252" [label="(Identifier,idx)"];
"1000217" [label="(Call,(r->CRm & 3) << 3)"];
"1000160" [label="(Call,pmu_access_cycle_counter_el0_disabled(vcpu))"];
"1000172" [label="(ControlStructure,if (r->CRn == 0 && r->CRm == 9))"];
"1000218" [label="(Call,r->CRm & 3)"];
"1000144" [label="(Call,idx = vcpu_sys_reg(vcpu, PMSELR_EL0)\n\t\t\t      & ARMV8_PMU_COUNTER_MASK)"];
"1000179" [label="(Call,r->CRm == 9)"];
"1000224" [label="(Call,r->Op2 & 7)"];
"1000203" [label="(Call,r->CRm)"];
"1000246" [label="(Call,pmu_access_el0_disabled(vcpu))"];
"1000126" [label="(Call,r->CRm == 13)"];
"1000201" [label="(Call,(r->CRm & 12) == 8)"];
"1000232" [label="(Identifier,false)"];
"1000250" [label="(Call,kvm_pmu_set_counter_value(vcpu, idx, p->regval))"];
"1000239" [label="(Identifier,false)"];
"1000242" [label="(Identifier,p)"];
"1000264" [label="(Identifier,idx)"];
"1000195" [label="(Call,r->CRn == 14 && (r->CRm & 12) == 8)"];
"1000223" [label="(Literal,3)"];
"1000214" [label="(Call,idx = ((r->CRm & 3) << 3) | (r->Op2 & 7))"];
"1000164" [label="(Call,idx = ARMV8_PMU_CYCLE_IDX)"];
"1000130" [label="(Literal,13)"];
"1000206" [label="(Literal,12)"];
"1000194" [label="(ControlStructure,if (r->CRn == 14 && (r->CRm & 12) == 8))"];
"1000219" [label="(Call,r->CRm)"];
"1000180" [label="(Call,r->CRm)"];
"1000266" [label="(Identifier,true)"];
"1000258" [label="(Call,p->regval = kvm_pmu_get_counter_value(vcpu, idx))"];
"1000174" [label="(Call,r->CRn == 0)"];
"1000196" [label="(Call,r->CRn == 14)"];
"1000211" [label="(Identifier,vcpu)"];
"1000202" [label="(Call,r->CRm & 12)"];
"1000105" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000198" [label="(Identifier,r)"];
"1000147" [label="(Call,vcpu_sys_reg(vcpu, PMSELR_EL0))"];
"1000251" [label="(Identifier,vcpu)"];
"1000253" [label="(Call,p->regval)"];
"1000259" [label="(Call,p->regval)"];
"1000186" [label="(Call,pmu_access_event_counter_el0_disabled(vcpu))"];
"1000233" [label="(ControlStructure,if (!pmu_counter_idx_valid(vcpu, idx)))"];
"1000179" -> "1000173"  [label="AST: "];
"1000179" -> "1000183"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000183" -> "1000179"  [label="AST: "];
"1000173" -> "1000179"  [label="CFG: "];
"1000179" -> "1000267"  [label="DDG: r->CRm"];
"1000179" -> "1000173"  [label="DDG: r->CRm"];
"1000179" -> "1000173"  [label="DDG: 9"];
"1000126" -> "1000179"  [label="DDG: r->CRm"];
"1000179" -> "1000202"  [label="DDG: r->CRm"];
"1000179" -> "1000218"  [label="DDG: r->CRm"];
"1000126" -> "1000120"  [label="AST: "];
"1000126" -> "1000130"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000130" -> "1000126"  [label="AST: "];
"1000120" -> "1000126"  [label="CFG: "];
"1000126" -> "1000267"  [label="DDG: r->CRm"];
"1000126" -> "1000120"  [label="DDG: r->CRm"];
"1000126" -> "1000120"  [label="DDG: 13"];
"1000126" -> "1000202"  [label="DDG: r->CRm"];
"1000126" -> "1000218"  [label="DDG: r->CRm"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000187" -> "1000173"  [label="CFG: "];
"1000198" -> "1000173"  [label="CFG: "];
"1000173" -> "1000267"  [label="DDG: r->CRm == 9"];
"1000173" -> "1000267"  [label="DDG: r->CRn == 0 && r->CRm == 9"];
"1000173" -> "1000267"  [label="DDG: r->CRn == 0"];
"1000174" -> "1000173"  [label="DDG: r->CRn"];
"1000174" -> "1000173"  [label="DDG: 0"];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000206"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000206" -> "1000202"  [label="AST: "];
"1000207" -> "1000202"  [label="CFG: "];
"1000202" -> "1000267"  [label="DDG: r->CRm"];
"1000202" -> "1000201"  [label="DDG: r->CRm"];
"1000202" -> "1000201"  [label="DDG: 12"];
"1000202" -> "1000218"  [label="DDG: r->CRm"];
"1000201" -> "1000195"  [label="AST: "];
"1000201" -> "1000207"  [label="CFG: "];
"1000207" -> "1000201"  [label="AST: "];
"1000195" -> "1000201"  [label="CFG: "];
"1000201" -> "1000267"  [label="DDG: r->CRm & 12"];
"1000201" -> "1000195"  [label="DDG: r->CRm & 12"];
"1000201" -> "1000195"  [label="DDG: 8"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000196"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000211" -> "1000195"  [label="CFG: "];
"1000232" -> "1000195"  [label="CFG: "];
"1000195" -> "1000267"  [label="DDG: (r->CRm & 12) == 8"];
"1000195" -> "1000267"  [label="DDG: r->CRn == 14 && (r->CRm & 12) == 8"];
"1000195" -> "1000267"  [label="DDG: r->CRn == 14"];
"1000196" -> "1000195"  [label="DDG: r->CRn"];
"1000196" -> "1000195"  [label="DDG: 14"];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000222"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000222" -> "1000218"  [label="AST: "];
"1000223" -> "1000218"  [label="CFG: "];
"1000218" -> "1000267"  [label="DDG: r->CRm"];
"1000218" -> "1000217"  [label="DDG: r->CRm"];
"1000218" -> "1000217"  [label="DDG: 3"];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000223" -> "1000217"  [label="AST: "];
"1000226" -> "1000217"  [label="CFG: "];
"1000217" -> "1000267"  [label="DDG: r->CRm & 3"];
"1000217" -> "1000216"  [label="DDG: r->CRm & 3"];
"1000217" -> "1000216"  [label="DDG: 3"];
"1000216" -> "1000214"  [label="AST: "];
"1000216" -> "1000224"  [label="CFG: "];
"1000224" -> "1000216"  [label="AST: "];
"1000214" -> "1000216"  [label="CFG: "];
"1000216" -> "1000267"  [label="DDG: (r->CRm & 3) << 3"];
"1000216" -> "1000267"  [label="DDG: r->Op2 & 7"];
"1000216" -> "1000214"  [label="DDG: (r->CRm & 3) << 3"];
"1000216" -> "1000214"  [label="DDG: r->Op2 & 7"];
"1000224" -> "1000216"  [label="DDG: r->Op2"];
"1000224" -> "1000216"  [label="DDG: 7"];
"1000214" -> "1000208"  [label="AST: "];
"1000215" -> "1000214"  [label="AST: "];
"1000236" -> "1000214"  [label="CFG: "];
"1000214" -> "1000267"  [label="DDG: ((r->CRm & 3) << 3) | (r->Op2 & 7)"];
"1000214" -> "1000235"  [label="DDG: idx"];
"1000235" -> "1000234"  [label="AST: "];
"1000235" -> "1000237"  [label="CFG: "];
"1000236" -> "1000235"  [label="AST: "];
"1000237" -> "1000235"  [label="AST: "];
"1000234" -> "1000235"  [label="CFG: "];
"1000235" -> "1000267"  [label="DDG: idx"];
"1000235" -> "1000267"  [label="DDG: vcpu"];
"1000235" -> "1000234"  [label="DDG: vcpu"];
"1000235" -> "1000234"  [label="DDG: idx"];
"1000186" -> "1000235"  [label="DDG: vcpu"];
"1000147" -> "1000235"  [label="DDG: vcpu"];
"1000210" -> "1000235"  [label="DDG: vcpu"];
"1000160" -> "1000235"  [label="DDG: vcpu"];
"1000105" -> "1000235"  [label="DDG: vcpu"];
"1000190" -> "1000235"  [label="DDG: idx"];
"1000144" -> "1000235"  [label="DDG: idx"];
"1000164" -> "1000235"  [label="DDG: idx"];
"1000235" -> "1000246"  [label="DDG: vcpu"];
"1000235" -> "1000250"  [label="DDG: idx"];
"1000235" -> "1000262"  [label="DDG: vcpu"];
"1000235" -> "1000262"  [label="DDG: idx"];
"1000234" -> "1000233"  [label="AST: "];
"1000239" -> "1000234"  [label="CFG: "];
"1000242" -> "1000234"  [label="CFG: "];
"1000234" -> "1000267"  [label="DDG: pmu_counter_idx_valid(vcpu, idx)"];
"1000234" -> "1000267"  [label="DDG: !pmu_counter_idx_valid(vcpu, idx)"];
"1000246" -> "1000245"  [label="AST: "];
"1000246" -> "1000247"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000249" -> "1000246"  [label="CFG: "];
"1000251" -> "1000246"  [label="CFG: "];
"1000246" -> "1000267"  [label="DDG: pmu_access_el0_disabled(vcpu)"];
"1000246" -> "1000267"  [label="DDG: vcpu"];
"1000105" -> "1000246"  [label="DDG: vcpu"];
"1000246" -> "1000250"  [label="DDG: vcpu"];
"1000250" -> "1000244"  [label="AST: "];
"1000250" -> "1000253"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000252" -> "1000250"  [label="AST: "];
"1000253" -> "1000250"  [label="AST: "];
"1000266" -> "1000250"  [label="CFG: "];
"1000250" -> "1000267"  [label="DDG: kvm_pmu_set_counter_value(vcpu, idx, p->regval)"];
"1000250" -> "1000267"  [label="DDG: vcpu"];
"1000250" -> "1000267"  [label="DDG: p->regval"];
"1000250" -> "1000267"  [label="DDG: idx"];
"1000105" -> "1000250"  [label="DDG: vcpu"];
"1000262" -> "1000258"  [label="AST: "];
"1000262" -> "1000264"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000264" -> "1000262"  [label="AST: "];
"1000258" -> "1000262"  [label="CFG: "];
"1000262" -> "1000267"  [label="DDG: vcpu"];
"1000262" -> "1000267"  [label="DDG: idx"];
"1000262" -> "1000258"  [label="DDG: vcpu"];
"1000262" -> "1000258"  [label="DDG: idx"];
"1000105" -> "1000262"  [label="DDG: vcpu"];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000258"  [label="AST: "];
"1000266" -> "1000258"  [label="CFG: "];
"1000258" -> "1000267"  [label="DDG: p->regval"];
"1000258" -> "1000267"  [label="DDG: kvm_pmu_get_counter_value(vcpu, idx)"];
}
