Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/34-openroad-cts/tt_um_felixfeierabend.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000169    0.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.009608    0.158548    0.721347    1.268320 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.158548    0.000025    1.268346 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006020    0.273228    0.213437    1.481783 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.273228    0.000040    1.481822 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.145521    0.135276    1.617099 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.145521    0.000004    1.617103 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.617103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000169    0.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796974   clock uncertainty
                                  0.000000    0.796974   clock reconvergence pessimism
                                  0.126431    0.923405   library hold time
                                              0.923405   data required time
---------------------------------------------------------------------------------------------
                                              0.923405   data required time
                                             -1.617103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693698   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000011    0.546815 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013505    0.186839    0.747584    1.294399 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.186839    0.000075    1.294474 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004518    0.255133    0.190301    1.484775 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.255133    0.000010    1.484785 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003542    0.169138    0.163071    1.647857 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.169138    0.000008    1.647865 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.647865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000011    0.546815 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796815   clock uncertainty
                                  0.000000    0.796815   clock reconvergence pessimism
                                  0.121564    0.918380   library hold time
                                              0.918380   data required time
---------------------------------------------------------------------------------------------
                                              0.918380   data required time
                                             -1.647865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729485   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000007    0.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013501    0.192599    0.747594    1.294405 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.192599    0.000053    1.294458 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004415    0.242886    0.199372    1.493830 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.242886    0.000008    1.493839 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003403    0.167082    0.159398    1.653237 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.167082    0.000005    1.653242 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.653242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000007    0.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796812   clock uncertainty
                                  0.000000    0.796812   clock reconvergence pessimism
                                  0.121988    0.918800   library hold time
                                              0.918800   data required time
---------------------------------------------------------------------------------------------
                                              0.918800   data required time
                                             -1.653242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734443   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000112    0.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021826    0.437230    1.046792    1.593709 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.437230    0.000026    1.593735 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003270    0.166869    0.114827    1.708561 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.166869    0.000004    1.708565 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.708565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000112    0.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796917   clock uncertainty
                                  0.000000    0.796917   clock reconvergence pessimism
                                  0.122032    0.918948   library hold time
                                              0.918948   data required time
---------------------------------------------------------------------------------------------
                                              0.918948   data required time
                                             -1.708565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789617   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000157    0.546962 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018125    0.233049    0.778773    1.325734 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.233049    0.000035    1.325770 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004931    0.280302    0.261846    1.587615 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.280302    0.000015    1.587631 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003368    0.145970    0.136625    1.724255 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.145970    0.000005    1.724260 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.724260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000157    0.546962 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796962   clock uncertainty
                                  0.000000    0.796962   clock reconvergence pessimism
                                  0.126339    0.923300   library hold time
                                              0.923300   data required time
---------------------------------------------------------------------------------------------
                                              0.923300   data required time
                                             -1.724260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.800960   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000162    0.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021722    0.256846    0.801402    1.348369 v _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.256846    0.000176    1.348545 v _156_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005255    0.285144    0.274929    1.623474 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.285144    0.000022    1.623495 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004108    0.155435    0.145302    1.768797 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.155435    0.000016    1.768813 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.768813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000162    0.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796966   clock uncertainty
                                  0.000000    0.796966   clock reconvergence pessimism
                                  0.124388    0.921355   library hold time
                                              0.921355   data required time
---------------------------------------------------------------------------------------------
                                              0.921355   data required time
                                             -1.768813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847459   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000164    0.546289 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004915    0.176091    0.877000    1.423289 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.176091    0.000009    1.423298 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010217    0.192673    0.162574    1.585872 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.192673    0.000044    1.585916 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.015252    0.341472    0.262048    1.847964 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _073_ (net)
                      0.341472    0.000043    1.848007 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003362    0.147868    0.110800    1.958807 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.147868    0.000005    1.958812 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.958812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000063    0.546189 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796189   clock uncertainty
                                  0.000000    0.796189   clock reconvergence pessimism
                                  0.125792    0.921980   library hold time
                                              0.921980   data required time
---------------------------------------------------------------------------------------------
                                              0.921980   data required time
                                             -1.958812   data arrival time
---------------------------------------------------------------------------------------------
                                              1.036831   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298574    0.000558    4.399395 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.399395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000063    0.546189 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796189   clock uncertainty
                                  0.000000    0.796189   clock reconvergence pessimism
                                  0.358566    1.154755   library removal time
                                              1.154755   data required time
---------------------------------------------------------------------------------------------
                                              1.154755   data required time
                                             -4.399395   data arrival time
---------------------------------------------------------------------------------------------
                                              3.244640   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350266    0.001188    4.849812 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000162    0.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796966   clock uncertainty
                                  0.000000    0.796966   clock reconvergence pessimism
                                  0.363557    1.160523   library removal time
                                              1.160523   data required time
---------------------------------------------------------------------------------------------
                                              1.160523   data required time
                                             -4.849812   data arrival time
---------------------------------------------------------------------------------------------
                                              3.689288   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350267    0.001303    4.849926 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000112    0.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796917   clock uncertainty
                                  0.000000    0.796917   clock reconvergence pessimism
                                  0.363557    1.160473   library removal time
                                              1.160473   data required time
---------------------------------------------------------------------------------------------
                                              1.160473   data required time
                                             -4.849926   data arrival time
---------------------------------------------------------------------------------------------
                                              3.689453   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350270    0.001538    4.850162 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000157    0.546962 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796962   clock uncertainty
                                  0.000000    0.796962   clock reconvergence pessimism
                                  0.363557    1.160519   library removal time
                                              1.160519   data required time
---------------------------------------------------------------------------------------------
                                              1.160519   data required time
                                             -4.850162   data arrival time
---------------------------------------------------------------------------------------------
                                              3.689643   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350272    0.001633    4.850256 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000169    0.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796974   clock uncertainty
                                  0.000000    0.796974   clock reconvergence pessimism
                                  0.363557    1.160531   library removal time
                                              1.160531   data required time
---------------------------------------------------------------------------------------------
                                              1.160531   data required time
                                             -4.850256   data arrival time
---------------------------------------------------------------------------------------------
                                              3.689726   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350273    0.001732    4.850356 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000164    0.546289 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796290   clock uncertainty
                                  0.000000    0.796290   clock reconvergence pessimism
                                  0.363421    1.159711   library removal time
                                              1.159711   data required time
---------------------------------------------------------------------------------------------
                                              1.159711   data required time
                                             -4.850356   data arrival time
---------------------------------------------------------------------------------------------
                                              3.690645   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350274    0.001795    4.850419 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000156    0.546282 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796282   clock uncertainty
                                  0.000000    0.796282   clock reconvergence pessimism
                                  0.363421    1.159703   library removal time
                                              1.159703   data required time
---------------------------------------------------------------------------------------------
                                              1.159703   data required time
                                             -4.850419   data arrival time
---------------------------------------------------------------------------------------------
                                              3.690716   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001813    4.850436 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000163    0.546288 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796288   clock uncertainty
                                  0.000000    0.796288   clock reconvergence pessimism
                                  0.363421    1.159710   library removal time
                                              1.159710   data required time
---------------------------------------------------------------------------------------------
                                              1.159710   data required time
                                             -4.850436   data arrival time
---------------------------------------------------------------------------------------------
                                              3.690727   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001822    4.850446 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000109    0.546234 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796234   clock uncertainty
                                  0.000000    0.796234   clock reconvergence pessimism
                                  0.363421    1.159656   library removal time
                                              1.159656   data required time
---------------------------------------------------------------------------------------------
                                              1.159656   data required time
                                             -4.850446   data arrival time
---------------------------------------------------------------------------------------------
                                              3.690790   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000259    5.291228 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000007    0.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796812   clock uncertainty
                                  0.000000    0.796812   clock reconvergence pessimism
                                  0.360457    1.157268   library removal time
                                              1.157268   data required time
---------------------------------------------------------------------------------------------
                                              1.157268   data required time
                                             -5.291228   data arrival time
---------------------------------------------------------------------------------------------
                                              4.133959   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000344    5.291312 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293    0.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233437    0.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000011    0.546815 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796815   clock uncertainty
                                  0.000000    0.796815   clock reconvergence pessimism
                                  0.360457    1.157272   library removal time
                                              1.157272   data required time
---------------------------------------------------------------------------------------------
                                              1.157272   data required time
                                             -5.291312   data arrival time
---------------------------------------------------------------------------------------------
                                              4.134040   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000428    5.291396 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000056    0.546181 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796181   clock uncertainty
                                  0.000000    0.796181   clock reconvergence pessimism
                                  0.360316    1.156498   library removal time
                                              1.156498   data required time
---------------------------------------------------------------------------------------------
                                              1.156498   data required time
                                             -5.291396   data arrival time
---------------------------------------------------------------------------------------------
                                              4.134898   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000445    5.291413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025037    0.135824    0.062589    0.062589 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000    0.062589 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250486    0.313075 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000288    0.313363 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232763    0.546126 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000040    0.546166 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796165   clock uncertainty
                                  0.000000    0.796165   clock reconvergence pessimism
                                  0.360316    1.156482   library removal time
                                              1.156482   data required time
---------------------------------------------------------------------------------------------
                                              1.156482   data required time
                                             -5.291413   data arrival time
---------------------------------------------------------------------------------------------
                                              4.134931   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000027    4.589646 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003542    0.373537    0.260129    4.849776 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373537    0.000008    4.849784 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849784   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000012   20.546816 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296818   clock uncertainty
                                  0.000000   20.296818   clock reconvergence pessimism
                                 -0.349343   19.947474   library setup time
                                             19.947474   data required time
---------------------------------------------------------------------------------------------
                                             19.947474   data required time
                                             -4.849784   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097689   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000031    4.589651 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003403    0.371804    0.256902    4.846553 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371804    0.000005    4.846558 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846558   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000009   20.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296814   clock uncertainty
                                  0.000000   20.296814   clock reconvergence pessimism
                                 -0.349075   19.947739   library setup time
                                             19.947739   data required time
---------------------------------------------------------------------------------------------
                                             19.947739   data required time
                                             -4.846558   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101181   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000164    4.589784 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004108    0.254842    0.213935    4.803719 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.254842    0.000016    4.803735 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.803735   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000163   20.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296968   clock uncertainty
                                  0.000000   20.296968   clock reconvergence pessimism
                                 -0.328519   19.968449   library setup time
                                             19.968449   data required time
---------------------------------------------------------------------------------------------
                                             19.968449   data required time
                                             -4.803735   data arrival time
---------------------------------------------------------------------------------------------
                                             15.164715   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000107    4.358179 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004174    0.232007    0.174642    4.532821 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.232007    0.000003    4.532824 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003362    0.306966    0.256329    4.789153 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.306966    0.000005    4.789158 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.789158   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000064   20.546190 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296190   clock uncertainty
                                  0.000000   20.296190   clock reconvergence pessimism
                                 -0.338466   19.957726   library setup time
                                             19.957726   data required time
---------------------------------------------------------------------------------------------
                                             19.957726   data required time
                                             -4.789158   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168568   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000140    4.589760 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003368    0.235088    0.201151    4.790911 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.235088    0.000004    4.790915 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790915   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000158   20.546963 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296963   clock uncertainty
                                  0.000000   20.296963   clock reconvergence pessimism
                                 -0.324799   19.972162   library setup time
                                             19.972162   data required time
---------------------------------------------------------------------------------------------
                                             19.972162   data required time
                                             -4.790915   data arrival time
---------------------------------------------------------------------------------------------
                                             15.181247   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000131    4.589750 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.234152    0.200545    4.790296 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.234152    0.000004    4.790299 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790299   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000171   20.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296976   clock uncertainty
                                  0.000000   20.296976   clock reconvergence pessimism
                                 -0.324623   19.972353   library setup time
                                             19.972353   data required time
---------------------------------------------------------------------------------------------
                                             19.972353   data required time
                                             -4.790299   data arrival time
---------------------------------------------------------------------------------------------
                                             15.182054   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000176    4.589796 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003270    0.235373    0.198344    4.788140 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.235373    0.000004    4.788144 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788144   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000114   20.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296919   clock uncertainty
                                  0.000000   20.296919   clock reconvergence pessimism
                                 -0.324853   19.972065   library setup time
                                             19.972065   data required time
---------------------------------------------------------------------------------------------
                                             19.972065   data required time
                                             -4.788144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.183922   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000445    5.291413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291413   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000041   20.546165 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296167   clock uncertainty
                                  0.000000   20.296167   clock reconvergence pessimism
                                  0.210734   20.506901   library recovery time
                                             20.506901   data required time
---------------------------------------------------------------------------------------------
                                             20.506901   data required time
                                             -5.291413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000428    5.291396 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000057   20.546183 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296183   clock uncertainty
                                  0.000000   20.296183   clock reconvergence pessimism
                                  0.210734   20.506918   library recovery time
                                             20.506918   data required time
---------------------------------------------------------------------------------------------
                                             20.506918   data required time
                                             -5.291396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215522   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000344    5.291312 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291312   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000012   20.546816 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296818   clock uncertainty
                                  0.000000   20.296818   clock reconvergence pessimism
                                  0.210863   20.507679   library recovery time
                                             20.507679   data required time
---------------------------------------------------------------------------------------------
                                             20.507679   data required time
                                             -5.291312   data arrival time
---------------------------------------------------------------------------------------------
                                             15.216368   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000259    5.291228 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291228   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000009   20.546812 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296814   clock uncertainty
                                  0.000000   20.296814   clock reconvergence pessimism
                                  0.210863   20.507677   library recovery time
                                             20.507677   data required time
---------------------------------------------------------------------------------------------
                                             20.507677   data required time
                                             -5.291228   data arrival time
---------------------------------------------------------------------------------------------
                                             15.216449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001822    4.850446 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850446   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000110   20.546236 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296236   clock uncertainty
                                  0.000000   20.296236   clock reconvergence pessimism
                                  0.206634   20.502871   library recovery time
                                             20.502871   data required time
---------------------------------------------------------------------------------------------
                                             20.502871   data required time
                                             -4.850446   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652426   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350274    0.001795    4.850419 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850419   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000156   20.546282 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296282   clock uncertainty
                                  0.000000   20.296282   clock reconvergence pessimism
                                  0.206634   20.502916   library recovery time
                                             20.502916   data required time
---------------------------------------------------------------------------------------------
                                             20.502916   data required time
                                             -4.850419   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350275    0.001813    4.850436 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850436   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000163   20.546289 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296289   clock uncertainty
                                  0.000000   20.296289   clock reconvergence pessimism
                                  0.206634   20.502924   library recovery time
                                             20.502924   data required time
---------------------------------------------------------------------------------------------
                                             20.502924   data required time
                                             -4.850436   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350273    0.001732    4.850356 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850356   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000165   20.546291 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296291   clock uncertainty
                                  0.000000   20.296291   clock reconvergence pessimism
                                  0.206634   20.502926   library recovery time
                                             20.502926   data required time
---------------------------------------------------------------------------------------------
                                             20.502926   data required time
                                             -4.850356   data arrival time
---------------------------------------------------------------------------------------------
                                             15.652572   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350272    0.001633    4.850256 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850256   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000171   20.546974 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296976   clock uncertainty
                                  0.000000   20.296976   clock reconvergence pessimism
                                  0.206760   20.503736   library recovery time
                                             20.503736   data required time
---------------------------------------------------------------------------------------------
                                             20.503736   data required time
                                             -4.850256   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653481   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350270    0.001538    4.850162 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.850162   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000158   20.546963 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296963   clock uncertainty
                                  0.000000   20.296963   clock reconvergence pessimism
                                  0.206760   20.503723   library recovery time
                                             20.503723   data required time
---------------------------------------------------------------------------------------------
                                             20.503723   data required time
                                             -4.850162   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350267    0.001303    4.849926 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000114   20.546917 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296919   clock uncertainty
                                  0.000000   20.296919   clock reconvergence pessimism
                                  0.206761   20.503679   library recovery time
                                             20.503679   data required time
---------------------------------------------------------------------------------------------
                                             20.503679   data required time
                                             -4.849926   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653752   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350266    0.001188    4.849812 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849812   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000163   20.546967 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296968   clock uncertainty
                                  0.000000   20.296968   clock reconvergence pessimism
                                  0.206761   20.503729   library recovery time
                                             20.503729   data required time
---------------------------------------------------------------------------------------------
                                             20.503729   data required time
                                             -4.849812   data arrival time
---------------------------------------------------------------------------------------------
                                             15.653917   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298574    0.000558    4.399395 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.399395   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000064   20.546190 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296190   clock uncertainty
                                  0.000000   20.296190   clock reconvergence pessimism
                                  0.211612   20.507803   library recovery time
                                             20.507803   data required time
---------------------------------------------------------------------------------------------
                                             20.507803   data required time
                                             -4.399395   data arrival time
---------------------------------------------------------------------------------------------
                                             16.108408   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004039    0.116388    0.040151    4.040151 ^ rst_n (in)
                                                         rst_n (net)
                      0.116388    0.000000    4.040151 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.032243    0.298573    0.358686    4.398837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.298573    0.000475    4.399312 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.077716    0.350262    0.449311    4.848623 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.350262    0.000199    4.848823 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.067904    0.315563    0.442146    5.290968 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.315563    0.000445    5.291413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.291413   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000290   20.313364 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028252    0.096310    0.232761   20.546125 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096310    0.000041   20.546165 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296167   clock uncertainty
                                  0.000000   20.296167   clock reconvergence pessimism
                                  0.210734   20.506901   library recovery time
                                             20.506901   data required time
---------------------------------------------------------------------------------------------
                                             20.506901   data required time
                                             -5.291413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.215488   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004006    0.115837    0.039833    4.039833 ^ ena (in)
                                                         ena (net)
                      0.115837    0.000000    4.039833 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016512    0.311571    0.318240    4.358073 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.311571    0.000135    4.358208 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030446    0.288642    0.231412    4.589620 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.288642    0.000027    4.589646 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003542    0.373537    0.260129    4.849776 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373537    0.000008    4.849784 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.849784   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025037    0.135824    0.062590   20.062590 ^ clk (in)
                                                         clk (net)
                      0.135824    0.000000   20.062590 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048194    0.113514    0.250484   20.313074 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113514    0.000293   20.313368 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029263    0.097189    0.233436   20.546804 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097189    0.000012   20.546816 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296818   clock uncertainty
                                  0.000000   20.296818   clock reconvergence pessimism
                                 -0.349343   19.947474   library setup time
                                             19.947474   data required time
---------------------------------------------------------------------------------------------
                                             19.947474   data required time
                                             -4.849784   data arrival time
---------------------------------------------------------------------------------------------
                                             15.097689   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.934636e-04 7.800302e-05 1.372578e-08 5.714804e-04  42.9%
Combinational        6.053003e-05 4.887557e-05 1.568403e-08 1.094213e-04   8.2%
Clock                5.201564e-04 1.321369e-04 8.732282e-09 6.523020e-04  48.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.074150e-03 2.590154e-04 3.814216e-08 1.333204e-03 100.0%
                            80.6%        19.4%         0.0%
Writing metric power__internal__total: 0.0010741499718278646
Writing metric power__switching__total: 0.0002590154472272843
Writing metric power__leakage__total: 3.814215787656394e-8
Writing metric power__total: 0.0013332036323845387

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25080807585132736
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.546166 source latency _224_/CLK ^
-0.546974 target latency _221_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250808 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25078470565599803
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.546974 source latency _221_/CLK ^
-0.546189 target latency _247_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250785 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.6936982296050082
nom_tt_025C_5v00: 0.6936982296050082
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 15.097688859766505
nom_tt_025C_5v00: 15.097688859766505
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.693698
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.546166         network latency _224_/CLK
        2.339893 network latency _238_/CLK
---------------
0.546166 2.339893 latency
        1.793727 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.314917         network latency _245_/CLK
        2.062634 network latency _238_/CLK
---------------
1.314917 2.062634 latency
        0.747717 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.504651         network latency _224_/CLK
        0.505521 network latency _221_/CLK
---------------
0.504651 0.505521 latency
        0.000870 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.93 fmax = 340.74
%OL_END_REPORT
