__design_bin_path=/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/simulation/questa
opt_data_elab=/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/simulation/questa/rtl_work/@_opt
