From 62f5258931a70706938ba715540f511708355611 Mon Sep 17 00:00:00 2001
From: William Wu <william.wu@rock-chips.com>
Date: Tue, 10 Nov 2020 21:27:56 +0800
Subject: [PATCH] phy: rockchip: naneng-combphy: fix mode set for usb3

This patch select pipe_txcompliance and pipe_l0_txelecidle
from usb3 controller for usb3 mode.

Change-Id: I6d354a974e431079e0f11fe84b75df583125818b
Signed-off-by: William Wu <william.wu@rock-chips.com>
---
 drivers/phy/rockchip/phy-rockchip-naneng-combphy.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
index 66935349d417..a7424555f31d 100644
--- a/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
+++ b/drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
@@ -88,6 +88,8 @@ static int rockchip_combphy_set_mode(struct rockchip_combphy_priv *priv)
 		param_write(priv->phy_grf, &cfg->pcie_mode_set, true);
 		break;
 	case PHY_TYPE_USB3:
+		param_write(priv->phy_grf, &cfg->pipe_txcomp_sel, false);
+		param_write(priv->phy_grf, &cfg->pipe_txelec_sel, false);
 		param_write(priv->phy_grf, &cfg->usb_mode_set, true);
 		break;
 	case PHY_TYPE_SATA:
-- 
2.35.3

