\hypertarget{struct_d_m_a___channel___type_def}{}\doxysection{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{C\+N\+D\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{C\+P\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{C\+M\+AR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+MA Controller. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+CR}

D\+MA channel x configuration register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}\label{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+M\+AR}

D\+MA channel x memory address register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}\label{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+N\+D\+TR}

D\+MA channel x number of data register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}\label{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+P\+AR}

D\+MA channel x peripheral address register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
