.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL__0__MASK, 0x10
.set SCL__0__PC, CYREG_PRT12_PC4
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 4
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x10
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 4
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA__0__MASK, 0x20
.set SDA__0__PC, CYREG_PRT12_PC5
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 5
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x20
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 5
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* I2CS_I2C_FF */
.set I2CS_I2C_FF__ADR, CYREG_I2C_ADR
.set I2CS_I2C_FF__CFG, CYREG_I2C_CFG
.set I2CS_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CS_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CS_I2C_FF__CSR, CYREG_I2C_CSR
.set I2CS_I2C_FF__D, CYREG_I2C_D
.set I2CS_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2CS_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CS_I2C_FF__PM_ACT_MSK, 0x04
.set I2CS_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CS_I2C_FF__PM_STBY_MSK, 0x04
.set I2CS_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CS_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CS_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CS_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CS_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2CS_I2C_IRQ */
.set I2CS_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CS_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CS_I2C_IRQ__INTC_MASK, 0x8000
.set I2CS_I2C_IRQ__INTC_NUMBER, 15
.set I2CS_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CS_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CS_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CS_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

<<<<<<< HEAD
/* test */
.set test__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set test__0__MASK, 0x01
.set test__0__PC, CYREG_PRT0_PC0
.set test__0__PORT, 0
.set test__0__SHIFT, 0
.set test__AG, CYREG_PRT0_AG
.set test__AMUX, CYREG_PRT0_AMUX
.set test__BIE, CYREG_PRT0_BIE
.set test__BIT_MASK, CYREG_PRT0_BIT_MASK
.set test__BYP, CYREG_PRT0_BYP
.set test__CTL, CYREG_PRT0_CTL
.set test__DM0, CYREG_PRT0_DM0
.set test__DM1, CYREG_PRT0_DM1
.set test__DM2, CYREG_PRT0_DM2
.set test__DR, CYREG_PRT0_DR
.set test__INP_DIS, CYREG_PRT0_INP_DIS
.set test__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set test__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set test__LCD_EN, CYREG_PRT0_LCD_EN
.set test__MASK, 0x01
.set test__PORT, 0
.set test__PRT, CYREG_PRT0_PRT
.set test__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set test__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set test__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set test__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set test__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set test__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set test__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set test__PS, CYREG_PRT0_PS
.set test__SHIFT, 0
.set test__SLW, CYREG_PRT0_SLW
=======
/* PGA_A_SC */
.set PGA_A_SC__BST, CYREG_SC0_BST
.set PGA_A_SC__CLK, CYREG_SC0_CLK
.set PGA_A_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_A_SC__CMPINV_MASK, 0x01
.set PGA_A_SC__CPTR, CYREG_SC_CPTR
.set PGA_A_SC__CPTR_MASK, 0x01
.set PGA_A_SC__CR0, CYREG_SC0_CR0
.set PGA_A_SC__CR1, CYREG_SC0_CR1
.set PGA_A_SC__CR2, CYREG_SC0_CR2
.set PGA_A_SC__MSK, CYREG_SC_MSK
.set PGA_A_SC__MSK_MASK, 0x01
.set PGA_A_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_A_SC__PM_ACT_MSK, 0x01
.set PGA_A_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_A_SC__PM_STBY_MSK, 0x01
.set PGA_A_SC__SR, CYREG_SC_SR
.set PGA_A_SC__SR_MASK, 0x01
.set PGA_A_SC__SW0, CYREG_SC0_SW0
.set PGA_A_SC__SW10, CYREG_SC0_SW10
.set PGA_A_SC__SW2, CYREG_SC0_SW2
.set PGA_A_SC__SW3, CYREG_SC0_SW3
.set PGA_A_SC__SW4, CYREG_SC0_SW4
.set PGA_A_SC__SW6, CYREG_SC0_SW6
.set PGA_A_SC__SW7, CYREG_SC0_SW7
.set PGA_A_SC__SW8, CYREG_SC0_SW8
.set PGA_A_SC__WRK1, CYREG_SC_WRK1
.set PGA_A_SC__WRK1_MASK, 0x01

/* PGA_B_SC */
.set PGA_B_SC__BST, CYREG_SC1_BST
.set PGA_B_SC__CLK, CYREG_SC1_CLK
.set PGA_B_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_B_SC__CMPINV_MASK, 0x02
.set PGA_B_SC__CPTR, CYREG_SC_CPTR
.set PGA_B_SC__CPTR_MASK, 0x02
.set PGA_B_SC__CR0, CYREG_SC1_CR0
.set PGA_B_SC__CR1, CYREG_SC1_CR1
.set PGA_B_SC__CR2, CYREG_SC1_CR2
.set PGA_B_SC__MSK, CYREG_SC_MSK
.set PGA_B_SC__MSK_MASK, 0x02
.set PGA_B_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_B_SC__PM_ACT_MSK, 0x02
.set PGA_B_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_B_SC__PM_STBY_MSK, 0x02
.set PGA_B_SC__SR, CYREG_SC_SR
.set PGA_B_SC__SR_MASK, 0x02
.set PGA_B_SC__SW0, CYREG_SC1_SW0
.set PGA_B_SC__SW10, CYREG_SC1_SW10
.set PGA_B_SC__SW2, CYREG_SC1_SW2
.set PGA_B_SC__SW3, CYREG_SC1_SW3
.set PGA_B_SC__SW4, CYREG_SC1_SW4
.set PGA_B_SC__SW6, CYREG_SC1_SW6
.set PGA_B_SC__SW7, CYREG_SC1_SW7
.set PGA_B_SC__SW8, CYREG_SC1_SW8
.set PGA_B_SC__WRK1, CYREG_SC_WRK1
.set PGA_B_SC__WRK1_MASK, 0x02

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* A_back */
.set A_back__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set A_back__0__MASK, 0x10
.set A_back__0__PC, CYREG_PRT2_PC4
.set A_back__0__PORT, 2
.set A_back__0__SHIFT, 4
.set A_back__AG, CYREG_PRT2_AG
.set A_back__AMUX, CYREG_PRT2_AMUX
.set A_back__BIE, CYREG_PRT2_BIE
.set A_back__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A_back__BYP, CYREG_PRT2_BYP
.set A_back__CTL, CYREG_PRT2_CTL
.set A_back__DM0, CYREG_PRT2_DM0
.set A_back__DM1, CYREG_PRT2_DM1
.set A_back__DM2, CYREG_PRT2_DM2
.set A_back__DR, CYREG_PRT2_DR
.set A_back__INP_DIS, CYREG_PRT2_INP_DIS
.set A_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A_back__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A_back__LCD_EN, CYREG_PRT2_LCD_EN
.set A_back__MASK, 0x10
.set A_back__PORT, 2
.set A_back__PRT, CYREG_PRT2_PRT
.set A_back__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A_back__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A_back__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A_back__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A_back__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A_back__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A_back__PS, CYREG_PRT2_PS
.set A_back__SHIFT, 4
.set A_back__SLW, CYREG_PRT2_SLW

/* B_back */
.set B_back__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set B_back__0__MASK, 0x20
.set B_back__0__PC, CYREG_PRT2_PC5
.set B_back__0__PORT, 2
.set B_back__0__SHIFT, 5
.set B_back__AG, CYREG_PRT2_AG
.set B_back__AMUX, CYREG_PRT2_AMUX
.set B_back__BIE, CYREG_PRT2_BIE
.set B_back__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B_back__BYP, CYREG_PRT2_BYP
.set B_back__CTL, CYREG_PRT2_CTL
.set B_back__DM0, CYREG_PRT2_DM0
.set B_back__DM1, CYREG_PRT2_DM1
.set B_back__DM2, CYREG_PRT2_DM2
.set B_back__DR, CYREG_PRT2_DR
.set B_back__INP_DIS, CYREG_PRT2_INP_DIS
.set B_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B_back__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B_back__LCD_EN, CYREG_PRT2_LCD_EN
.set B_back__MASK, 0x20
.set B_back__PORT, 2
.set B_back__PRT, CYREG_PRT2_PRT
.set B_back__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B_back__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B_back__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B_back__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B_back__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B_back__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B_back__PS, CYREG_PRT2_PS
.set B_back__SHIFT, 5
.set B_back__SLW, CYREG_PRT2_SLW

/* C_back */
.set C_back__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set C_back__0__MASK, 0x40
.set C_back__0__PC, CYREG_PRT2_PC6
.set C_back__0__PORT, 2
.set C_back__0__SHIFT, 6
.set C_back__AG, CYREG_PRT2_AG
.set C_back__AMUX, CYREG_PRT2_AMUX
.set C_back__BIE, CYREG_PRT2_BIE
.set C_back__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C_back__BYP, CYREG_PRT2_BYP
.set C_back__CTL, CYREG_PRT2_CTL
.set C_back__DM0, CYREG_PRT2_DM0
.set C_back__DM1, CYREG_PRT2_DM1
.set C_back__DM2, CYREG_PRT2_DM2
.set C_back__DR, CYREG_PRT2_DR
.set C_back__INP_DIS, CYREG_PRT2_INP_DIS
.set C_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C_back__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C_back__LCD_EN, CYREG_PRT2_LCD_EN
.set C_back__MASK, 0x40
.set C_back__PORT, 2
.set C_back__PRT, CYREG_PRT2_PRT
.set C_back__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C_back__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C_back__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C_back__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C_back__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C_back__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C_back__PS, CYREG_PRT2_PS
.set C_back__SHIFT, 6
.set C_back__SLW, CYREG_PRT2_SLW

/* Comp_A_ctComp */
.set Comp_A_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_A_ctComp__CMP_MASK, 0x01
.set Comp_A_ctComp__CMP_NUMBER, 0
.set Comp_A_ctComp__CR, CYREG_CMP0_CR
.set Comp_A_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_A_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_A_ctComp__LUT__MSK_MASK, 0x01
.set Comp_A_ctComp__LUT__MSK_SHIFT, 0
.set Comp_A_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_A_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_A_ctComp__LUT__SR_MASK, 0x01
.set Comp_A_ctComp__LUT__SR_SHIFT, 0
.set Comp_A_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_A_ctComp__PM_ACT_MSK, 0x01
.set Comp_A_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_A_ctComp__PM_STBY_MSK, 0x01
.set Comp_A_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_A_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_A_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_A_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_A_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_A_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_A_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_A_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_A_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_A_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_A_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_A_ctComp__WRK, CYREG_CMP_WRK
.set Comp_A_ctComp__WRK_MASK, 0x01
.set Comp_A_ctComp__WRK_SHIFT, 0

/* Comp_B_ctComp */
.set Comp_B_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_B_ctComp__CMP_MASK, 0x02
.set Comp_B_ctComp__CMP_NUMBER, 1
.set Comp_B_ctComp__CR, CYREG_CMP1_CR
.set Comp_B_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_B_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_B_ctComp__LUT__MSK_MASK, 0x02
.set Comp_B_ctComp__LUT__MSK_SHIFT, 1
.set Comp_B_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_B_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_B_ctComp__LUT__SR_MASK, 0x02
.set Comp_B_ctComp__LUT__SR_SHIFT, 1
.set Comp_B_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_B_ctComp__PM_ACT_MSK, 0x02
.set Comp_B_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_B_ctComp__PM_STBY_MSK, 0x02
.set Comp_B_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_B_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_B_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_B_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_B_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_B_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_B_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_B_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_B_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_B_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_B_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_B_ctComp__WRK, CYREG_CMP_WRK
.set Comp_B_ctComp__WRK_MASK, 0x02
.set Comp_B_ctComp__WRK_SHIFT, 1

/* D_back */
.set D_back__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set D_back__0__MASK, 0x80
.set D_back__0__PC, CYREG_PRT2_PC7
.set D_back__0__PORT, 2
.set D_back__0__SHIFT, 7
.set D_back__AG, CYREG_PRT2_AG
.set D_back__AMUX, CYREG_PRT2_AMUX
.set D_back__BIE, CYREG_PRT2_BIE
.set D_back__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D_back__BYP, CYREG_PRT2_BYP
.set D_back__CTL, CYREG_PRT2_CTL
.set D_back__DM0, CYREG_PRT2_DM0
.set D_back__DM1, CYREG_PRT2_DM1
.set D_back__DM2, CYREG_PRT2_DM2
.set D_back__DR, CYREG_PRT2_DR
.set D_back__INP_DIS, CYREG_PRT2_INP_DIS
.set D_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D_back__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D_back__LCD_EN, CYREG_PRT2_LCD_EN
.set D_back__MASK, 0x80
.set D_back__PORT, 2
.set D_back__PRT, CYREG_PRT2_PRT
.set D_back__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D_back__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D_back__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D_back__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D_back__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D_back__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D_back__PS, CYREG_PRT2_PS
.set D_back__SHIFT, 7
.set D_back__SLW, CYREG_PRT2_SLW

/* A_front */
.set A_front__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set A_front__0__MASK, 0x01
.set A_front__0__PC, CYREG_PRT2_PC0
.set A_front__0__PORT, 2
.set A_front__0__SHIFT, 0
.set A_front__AG, CYREG_PRT2_AG
.set A_front__AMUX, CYREG_PRT2_AMUX
.set A_front__BIE, CYREG_PRT2_BIE
.set A_front__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A_front__BYP, CYREG_PRT2_BYP
.set A_front__CTL, CYREG_PRT2_CTL
.set A_front__DM0, CYREG_PRT2_DM0
.set A_front__DM1, CYREG_PRT2_DM1
.set A_front__DM2, CYREG_PRT2_DM2
.set A_front__DR, CYREG_PRT2_DR
.set A_front__INP_DIS, CYREG_PRT2_INP_DIS
.set A_front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A_front__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A_front__LCD_EN, CYREG_PRT2_LCD_EN
.set A_front__MASK, 0x01
.set A_front__PORT, 2
.set A_front__PRT, CYREG_PRT2_PRT
.set A_front__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A_front__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A_front__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A_front__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A_front__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A_front__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A_front__PS, CYREG_PRT2_PS
.set A_front__SHIFT, 0
.set A_front__SLW, CYREG_PRT2_SLW

/* B_front */
.set B_front__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set B_front__0__MASK, 0x02
.set B_front__0__PC, CYREG_PRT2_PC1
.set B_front__0__PORT, 2
.set B_front__0__SHIFT, 1
.set B_front__AG, CYREG_PRT2_AG
.set B_front__AMUX, CYREG_PRT2_AMUX
.set B_front__BIE, CYREG_PRT2_BIE
.set B_front__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B_front__BYP, CYREG_PRT2_BYP
.set B_front__CTL, CYREG_PRT2_CTL
.set B_front__DM0, CYREG_PRT2_DM0
.set B_front__DM1, CYREG_PRT2_DM1
.set B_front__DM2, CYREG_PRT2_DM2
.set B_front__DR, CYREG_PRT2_DR
.set B_front__INP_DIS, CYREG_PRT2_INP_DIS
.set B_front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B_front__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B_front__LCD_EN, CYREG_PRT2_LCD_EN
.set B_front__MASK, 0x02
.set B_front__PORT, 2
.set B_front__PRT, CYREG_PRT2_PRT
.set B_front__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B_front__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B_front__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B_front__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B_front__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B_front__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B_front__PS, CYREG_PRT2_PS
.set B_front__SHIFT, 1
.set B_front__SLW, CYREG_PRT2_SLW

/* C_front */
.set C_front__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set C_front__0__MASK, 0x04
.set C_front__0__PC, CYREG_PRT2_PC2
.set C_front__0__PORT, 2
.set C_front__0__SHIFT, 2
.set C_front__AG, CYREG_PRT2_AG
.set C_front__AMUX, CYREG_PRT2_AMUX
.set C_front__BIE, CYREG_PRT2_BIE
.set C_front__BIT_MASK, CYREG_PRT2_BIT_MASK
.set C_front__BYP, CYREG_PRT2_BYP
.set C_front__CTL, CYREG_PRT2_CTL
.set C_front__DM0, CYREG_PRT2_DM0
.set C_front__DM1, CYREG_PRT2_DM1
.set C_front__DM2, CYREG_PRT2_DM2
.set C_front__DR, CYREG_PRT2_DR
.set C_front__INP_DIS, CYREG_PRT2_INP_DIS
.set C_front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set C_front__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set C_front__LCD_EN, CYREG_PRT2_LCD_EN
.set C_front__MASK, 0x04
.set C_front__PORT, 2
.set C_front__PRT, CYREG_PRT2_PRT
.set C_front__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set C_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set C_front__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set C_front__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set C_front__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set C_front__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set C_front__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set C_front__PS, CYREG_PRT2_PS
.set C_front__SHIFT, 2
.set C_front__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* D_front */
.set D_front__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set D_front__0__MASK, 0x80
.set D_front__0__PC, CYREG_PRT0_PC7
.set D_front__0__PORT, 0
.set D_front__0__SHIFT, 7
.set D_front__AG, CYREG_PRT0_AG
.set D_front__AMUX, CYREG_PRT0_AMUX
.set D_front__BIE, CYREG_PRT0_BIE
.set D_front__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D_front__BYP, CYREG_PRT0_BYP
.set D_front__CTL, CYREG_PRT0_CTL
.set D_front__DM0, CYREG_PRT0_DM0
.set D_front__DM1, CYREG_PRT0_DM1
.set D_front__DM2, CYREG_PRT0_DM2
.set D_front__DR, CYREG_PRT0_DR
.set D_front__INP_DIS, CYREG_PRT0_INP_DIS
.set D_front__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set D_front__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D_front__LCD_EN, CYREG_PRT0_LCD_EN
.set D_front__MASK, 0x80
.set D_front__PORT, 0
.set D_front__PRT, CYREG_PRT0_PRT
.set D_front__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D_front__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D_front__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D_front__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D_front__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D_front__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D_front__PS, CYREG_PRT0_PS
.set D_front__SHIFT, 7
.set D_front__SLW, CYREG_PRT0_SLW

<<<<<<< HEAD
/* PWM_Voltreg_bag */
.set PWM_Voltreg_bag__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set PWM_Voltreg_bag__0__MASK, 0x08
.set PWM_Voltreg_bag__0__PC, CYREG_PRT0_PC3
.set PWM_Voltreg_bag__0__PORT, 0
.set PWM_Voltreg_bag__0__SHIFT, 3
.set PWM_Voltreg_bag__AG, CYREG_PRT0_AG
.set PWM_Voltreg_bag__AMUX, CYREG_PRT0_AMUX
.set PWM_Voltreg_bag__BIE, CYREG_PRT0_BIE
.set PWM_Voltreg_bag__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Voltreg_bag__BYP, CYREG_PRT0_BYP
.set PWM_Voltreg_bag__CTL, CYREG_PRT0_CTL
.set PWM_Voltreg_bag__DM0, CYREG_PRT0_DM0
.set PWM_Voltreg_bag__DM1, CYREG_PRT0_DM1
.set PWM_Voltreg_bag__DM2, CYREG_PRT0_DM2
.set PWM_Voltreg_bag__DR, CYREG_PRT0_DR
.set PWM_Voltreg_bag__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Voltreg_bag__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Voltreg_bag__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Voltreg_bag__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Voltreg_bag__MASK, 0x08
.set PWM_Voltreg_bag__PORT, 0
.set PWM_Voltreg_bag__PRT, CYREG_PRT0_PRT
.set PWM_Voltreg_bag__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Voltreg_bag__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Voltreg_bag__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Voltreg_bag__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Voltreg_bag__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Voltreg_bag__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Voltreg_bag__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Voltreg_bag__PS, CYREG_PRT0_PS
.set PWM_Voltreg_bag__SHIFT, 3
.set PWM_Voltreg_bag__SLW, CYREG_PRT0_SLW
=======
/* Sense_A */
.set Sense_A__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Sense_A__0__MASK, 0x40
.set Sense_A__0__PC, CYREG_PRT3_PC6
.set Sense_A__0__PORT, 3
.set Sense_A__0__SHIFT, 6
.set Sense_A__AG, CYREG_PRT3_AG
.set Sense_A__AMUX, CYREG_PRT3_AMUX
.set Sense_A__BIE, CYREG_PRT3_BIE
.set Sense_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sense_A__BYP, CYREG_PRT3_BYP
.set Sense_A__CTL, CYREG_PRT3_CTL
.set Sense_A__DM0, CYREG_PRT3_DM0
.set Sense_A__DM1, CYREG_PRT3_DM1
.set Sense_A__DM2, CYREG_PRT3_DM2
.set Sense_A__DR, CYREG_PRT3_DR
.set Sense_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Sense_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sense_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sense_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Sense_A__MASK, 0x40
.set Sense_A__PORT, 3
.set Sense_A__PRT, CYREG_PRT3_PRT
.set Sense_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sense_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sense_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sense_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sense_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sense_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sense_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sense_A__PS, CYREG_PRT3_PS
.set Sense_A__SHIFT, 6
.set Sense_A__SLW, CYREG_PRT3_SLW

/* Sense_B */
.set Sense_B__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Sense_B__0__MASK, 0x20
.set Sense_B__0__PC, CYREG_PRT3_PC5
.set Sense_B__0__PORT, 3
.set Sense_B__0__SHIFT, 5
.set Sense_B__AG, CYREG_PRT3_AG
.set Sense_B__AMUX, CYREG_PRT3_AMUX
.set Sense_B__BIE, CYREG_PRT3_BIE
.set Sense_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sense_B__BYP, CYREG_PRT3_BYP
.set Sense_B__CTL, CYREG_PRT3_CTL
.set Sense_B__DM0, CYREG_PRT3_DM0
.set Sense_B__DM1, CYREG_PRT3_DM1
.set Sense_B__DM2, CYREG_PRT3_DM2
.set Sense_B__DR, CYREG_PRT3_DR
.set Sense_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Sense_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sense_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sense_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Sense_B__MASK, 0x20
.set Sense_B__PORT, 3
.set Sense_B__PRT, CYREG_PRT3_PRT
.set Sense_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sense_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sense_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sense_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sense_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sense_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sense_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sense_B__PS, CYREG_PRT3_PS
.set Sense_B__SHIFT, 5
.set Sense_B__SLW, CYREG_PRT3_SLW

/* VDAC8_A_viDAC8 */
.set VDAC8_A_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_A_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_A_viDAC8__D, CYREG_DAC2_D
.set VDAC8_A_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_A_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_A_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_A_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_A_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_A_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_A_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_A_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_A_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_A_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_A_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_A_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_A_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_A_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_A_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_A_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_A_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_A_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_A_viDAC8__TST, CYREG_DAC2_TST

/* VDAC8_B_viDAC8 */
.set VDAC8_B_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_B_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_B_viDAC8__D, CYREG_DAC3_D
.set VDAC8_B_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_B_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_B_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_B_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_B_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_B_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_B_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_B_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_B_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_B_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_B_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_B_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_B_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_B_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_B_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_B_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_B_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_B_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_B_viDAC8__TST, CYREG_DAC3_TST

/* Pwm_back */
.set Pwm_back__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pwm_back__0__MASK, 0x01
.set Pwm_back__0__PC, CYREG_PRT0_PC0
.set Pwm_back__0__PORT, 0
.set Pwm_back__0__SHIFT, 0
.set Pwm_back__AG, CYREG_PRT0_AG
.set Pwm_back__AMUX, CYREG_PRT0_AMUX
.set Pwm_back__BIE, CYREG_PRT0_BIE
.set Pwm_back__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pwm_back__BYP, CYREG_PRT0_BYP
.set Pwm_back__CTL, CYREG_PRT0_CTL
.set Pwm_back__DM0, CYREG_PRT0_DM0
.set Pwm_back__DM1, CYREG_PRT0_DM1
.set Pwm_back__DM2, CYREG_PRT0_DM2
.set Pwm_back__DR, CYREG_PRT0_DR
.set Pwm_back__INP_DIS, CYREG_PRT0_INP_DIS
.set Pwm_back__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pwm_back__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pwm_back__LCD_EN, CYREG_PRT0_LCD_EN
.set Pwm_back__MASK, 0x01
.set Pwm_back__PORT, 0
.set Pwm_back__PRT, CYREG_PRT0_PRT
.set Pwm_back__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pwm_back__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pwm_back__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pwm_back__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pwm_back__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pwm_back__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pwm_back__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pwm_back__PS, CYREG_PRT0_PS
.set Pwm_back__SHIFT, 0
.set Pwm_back__SLW, CYREG_PRT0_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* PWM_Voltreg_for */
.set PWM_Voltreg_for__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set PWM_Voltreg_for__0__MASK, 0x04
.set PWM_Voltreg_for__0__PC, CYREG_PRT0_PC2
.set PWM_Voltreg_for__0__PORT, 0
.set PWM_Voltreg_for__0__SHIFT, 2
.set PWM_Voltreg_for__AG, CYREG_PRT0_AG
.set PWM_Voltreg_for__AMUX, CYREG_PRT0_AMUX
.set PWM_Voltreg_for__BIE, CYREG_PRT0_BIE
.set PWM_Voltreg_for__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Voltreg_for__BYP, CYREG_PRT0_BYP
.set PWM_Voltreg_for__CTL, CYREG_PRT0_CTL
.set PWM_Voltreg_for__DM0, CYREG_PRT0_DM0
.set PWM_Voltreg_for__DM1, CYREG_PRT0_DM1
.set PWM_Voltreg_for__DM2, CYREG_PRT0_DM2
.set PWM_Voltreg_for__DR, CYREG_PRT0_DR
.set PWM_Voltreg_for__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Voltreg_for__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Voltreg_for__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Voltreg_for__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Voltreg_for__MASK, 0x04
.set PWM_Voltreg_for__PORT, 0
.set PWM_Voltreg_for__PRT, CYREG_PRT0_PRT
.set PWM_Voltreg_for__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Voltreg_for__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Voltreg_for__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Voltreg_for__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Voltreg_for__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Voltreg_for__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Voltreg_for__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Voltreg_for__PS, CYREG_PRT0_PS
.set PWM_Voltreg_for__SHIFT, 2
.set PWM_Voltreg_for__SLW, CYREG_PRT0_SLW

<<<<<<< HEAD
/* PWM_Fremdrift_bag */
.set PWM_Fremdrift_bag__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set PWM_Fremdrift_bag__0__MASK, 0x08
.set PWM_Fremdrift_bag__0__PC, CYREG_PRT2_PC3
.set PWM_Fremdrift_bag__0__PORT, 2
.set PWM_Fremdrift_bag__0__SHIFT, 3
.set PWM_Fremdrift_bag__AG, CYREG_PRT2_AG
.set PWM_Fremdrift_bag__AMUX, CYREG_PRT2_AMUX
.set PWM_Fremdrift_bag__BIE, CYREG_PRT2_BIE
.set PWM_Fremdrift_bag__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PWM_Fremdrift_bag__BYP, CYREG_PRT2_BYP
.set PWM_Fremdrift_bag__CTL, CYREG_PRT2_CTL
.set PWM_Fremdrift_bag__DM0, CYREG_PRT2_DM0
.set PWM_Fremdrift_bag__DM1, CYREG_PRT2_DM1
.set PWM_Fremdrift_bag__DM2, CYREG_PRT2_DM2
.set PWM_Fremdrift_bag__DR, CYREG_PRT2_DR
.set PWM_Fremdrift_bag__INP_DIS, CYREG_PRT2_INP_DIS
.set PWM_Fremdrift_bag__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PWM_Fremdrift_bag__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PWM_Fremdrift_bag__LCD_EN, CYREG_PRT2_LCD_EN
.set PWM_Fremdrift_bag__MASK, 0x08
.set PWM_Fremdrift_bag__PORT, 2
.set PWM_Fremdrift_bag__PRT, CYREG_PRT2_PRT
.set PWM_Fremdrift_bag__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PWM_Fremdrift_bag__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PWM_Fremdrift_bag__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PWM_Fremdrift_bag__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PWM_Fremdrift_bag__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PWM_Fremdrift_bag__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PWM_Fremdrift_bag__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PWM_Fremdrift_bag__PS, CYREG_PRT2_PS
.set PWM_Fremdrift_bag__SHIFT, 3
.set PWM_Fremdrift_bag__SLW, CYREG_PRT2_SLW

/* PWM_Fremdrift_for */
.set PWM_Fremdrift_for__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set PWM_Fremdrift_for__0__MASK, 0x02
.set PWM_Fremdrift_for__0__PC, CYREG_PRT0_PC1
.set PWM_Fremdrift_for__0__PORT, 0
.set PWM_Fremdrift_for__0__SHIFT, 1
.set PWM_Fremdrift_for__AG, CYREG_PRT0_AG
.set PWM_Fremdrift_for__AMUX, CYREG_PRT0_AMUX
.set PWM_Fremdrift_for__BIE, CYREG_PRT0_BIE
.set PWM_Fremdrift_for__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Fremdrift_for__BYP, CYREG_PRT0_BYP
.set PWM_Fremdrift_for__CTL, CYREG_PRT0_CTL
.set PWM_Fremdrift_for__DM0, CYREG_PRT0_DM0
.set PWM_Fremdrift_for__DM1, CYREG_PRT0_DM1
.set PWM_Fremdrift_for__DM2, CYREG_PRT0_DM2
.set PWM_Fremdrift_for__DR, CYREG_PRT0_DR
.set PWM_Fremdrift_for__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Fremdrift_for__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Fremdrift_for__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Fremdrift_for__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Fremdrift_for__MASK, 0x02
.set PWM_Fremdrift_for__PORT, 0
.set PWM_Fremdrift_for__PRT, CYREG_PRT0_PRT
.set PWM_Fremdrift_for__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Fremdrift_for__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Fremdrift_for__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Fremdrift_for__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Fremdrift_for__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Fremdrift_for__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Fremdrift_for__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Fremdrift_for__PS, CYREG_PRT0_PS
.set PWM_Fremdrift_for__SHIFT, 1
.set PWM_Fremdrift_for__SLW, CYREG_PRT0_SLW

/* State_back_engine_CtrlReg_Dir */
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK, 0x01
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS, 0
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK, 0x02
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS, 1
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK, 0x03
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* State_back_engine_CtrlReg_Run */
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK, 0x01
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS, 0
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK, 0x01
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set State_back_engine_Forward_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set State_back_engine_Forward_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set State_back_engine_Forward_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set State_back_engine_Forward_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set State_back_engine_Forward_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set State_back_engine_Forward_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set State_back_engine_Forward_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set State_back_engine_Forward_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set State_back_engine_Forward_u0__A0_REG, CYREG_B0_UDB14_A0
.set State_back_engine_Forward_u0__A1_REG, CYREG_B0_UDB14_A1
.set State_back_engine_Forward_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set State_back_engine_Forward_u0__D0_REG, CYREG_B0_UDB14_D0
.set State_back_engine_Forward_u0__D1_REG, CYREG_B0_UDB14_D1
.set State_back_engine_Forward_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set State_back_engine_Forward_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set State_back_engine_Forward_u0__F0_REG, CYREG_B0_UDB14_F0
.set State_back_engine_Forward_u0__F1_REG, CYREG_B0_UDB14_F1
.set State_back_engine_Forward_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set State_back_engine_Forward_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set State_back_engine_Pos_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set State_back_engine_Pos_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set State_back_engine_Pos_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set State_back_engine_Pos_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set State_back_engine_Pos_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set State_back_engine_Pos_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set State_back_engine_Pos_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set State_back_engine_Pos_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set State_back_engine_Pos_u0__A0_REG, CYREG_B0_UDB13_A0
.set State_back_engine_Pos_u0__A1_REG, CYREG_B0_UDB13_A1
.set State_back_engine_Pos_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set State_back_engine_Pos_u0__D0_REG, CYREG_B0_UDB13_D0
.set State_back_engine_Pos_u0__D1_REG, CYREG_B0_UDB13_D1
.set State_back_engine_Pos_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set State_back_engine_Pos_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set State_back_engine_Pos_u0__F0_REG, CYREG_B0_UDB13_F0
.set State_back_engine_Pos_u0__F1_REG, CYREG_B0_UDB13_F1
.set State_back_engine_Pos_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_back_engine_Pos_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
=======
/* PWM_back_engine_PWMUDB */
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_back_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_back_engine_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_back_engine_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_back_engine_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_back_engine_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_back_engine_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_back_engine_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_back_engine_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_back_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* PWM_front_engine_PWMUDB */
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_front_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_front_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* State_front_engine_CtrlReg_Dir */
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK, 0x01
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS, 0
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK, 0x02
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS, 1
<<<<<<< HEAD
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK, 0x03
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK
=======
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK, 0x03
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* State_front_engine_CtrlReg_Run */
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK, 0x01
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS, 0
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK, 0x01
<<<<<<< HEAD
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set State_front_engine_Forward_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set State_front_engine_Forward_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set State_front_engine_Forward_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set State_front_engine_Forward_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set State_front_engine_Forward_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set State_front_engine_Forward_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set State_front_engine_Forward_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set State_front_engine_Forward_u0__A0_REG, CYREG_B0_UDB11_A0
.set State_front_engine_Forward_u0__A1_REG, CYREG_B0_UDB11_A1
.set State_front_engine_Forward_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set State_front_engine_Forward_u0__D0_REG, CYREG_B0_UDB11_D0
.set State_front_engine_Forward_u0__D1_REG, CYREG_B0_UDB11_D1
.set State_front_engine_Forward_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set State_front_engine_Forward_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set State_front_engine_Forward_u0__F0_REG, CYREG_B0_UDB11_F0
.set State_front_engine_Forward_u0__F1_REG, CYREG_B0_UDB11_F1
.set State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set State_front_engine_Pos_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set State_front_engine_Pos_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set State_front_engine_Pos_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set State_front_engine_Pos_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set State_front_engine_Pos_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set State_front_engine_Pos_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set State_front_engine_Pos_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set State_front_engine_Pos_u0__A0_REG, CYREG_B0_UDB12_A0
.set State_front_engine_Pos_u0__A1_REG, CYREG_B0_UDB12_A1
.set State_front_engine_Pos_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set State_front_engine_Pos_u0__D0_REG, CYREG_B0_UDB12_D0
.set State_front_engine_Pos_u0__D1_REG, CYREG_B0_UDB12_D1
.set State_front_engine_Pos_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set State_front_engine_Pos_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set State_front_engine_Pos_u0__F0_REG, CYREG_B0_UDB12_F0
.set State_front_engine_Pos_u0__F1_REG, CYREG_B0_UDB12_F1
.set State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* PWM_foreste_fremdrift_PWMUDB */
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* PWM_bagerste_fremdrift_PWMUDB */
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* PWM_bag_retning_voltreguator_PWMUDB */
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* PWM_for_retning_voltreguator_PWMUDB */
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB15_A0
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB15_A1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB15_D0
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB15_D1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB15_F0
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB15_F1
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
=======
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set State_front_engine_Forward_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set State_front_engine_Forward_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set State_front_engine_Forward_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set State_front_engine_Forward_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set State_front_engine_Forward_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set State_front_engine_Forward_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set State_front_engine_Forward_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set State_front_engine_Forward_u0__A0_REG, CYREG_B0_UDB12_A0
.set State_front_engine_Forward_u0__A1_REG, CYREG_B0_UDB12_A1
.set State_front_engine_Forward_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set State_front_engine_Forward_u0__D0_REG, CYREG_B0_UDB12_D0
.set State_front_engine_Forward_u0__D1_REG, CYREG_B0_UDB12_D1
.set State_front_engine_Forward_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set State_front_engine_Forward_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set State_front_engine_Forward_u0__F0_REG, CYREG_B0_UDB12_F0
.set State_front_engine_Forward_u0__F1_REG, CYREG_B0_UDB12_F1
.set State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set State_front_engine_Pos_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set State_front_engine_Pos_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set State_front_engine_Pos_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set State_front_engine_Pos_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set State_front_engine_Pos_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set State_front_engine_Pos_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set State_front_engine_Pos_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set State_front_engine_Pos_u0__A0_REG, CYREG_B0_UDB13_A0
.set State_front_engine_Pos_u0__A1_REG, CYREG_B0_UDB13_A1
.set State_front_engine_Pos_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set State_front_engine_Pos_u0__D0_REG, CYREG_B0_UDB13_D0
.set State_front_engine_Pos_u0__D1_REG, CYREG_B0_UDB13_D1
.set State_front_engine_Pos_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set State_front_engine_Pos_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set State_front_engine_Pos_u0__F0_REG, CYREG_B0_UDB13_F0
.set State_front_engine_Pos_u0__F1_REG, CYREG_B0_UDB13_F1
.set State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
