-- George Landis
-- ECET 109
-- Lab_Exam_03

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Lab_Exam_03 is
port (
	A , B in : std_logic_1164.all;
	X out : std_logic_vector (13 downto 0)
	
	);

end entity;

architecture Even Parity Gen of Lab_Exam_03 is
begin
process(A,B)

IF A,B <= '00'

then X <= "10010000001100"

elsif A,B <= '01'

then X <= "00000000001100"

elsif A,B <= '10'

then X <= "00000000001100"

elsif A,B <= '11'

then X <= "10010000001100"

end IF;

end Even Parity Gen;