##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for MIDI1_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 3.00 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 3.00 MHz    | 
Clock: Clock_1                               | Frequency: 110.69 MHz  | Target: 0.13 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 46.03 MHz   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: MIDI1_UART_IntClock                   | Frequency: 52.71 MHz   | Target: 0.25 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1              8e+006           7991765     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1              CyBUS_CLK            41666.7          34127       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1              41666.7          32633       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK            41666.7          19941       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            MIDI1_UART_IntClock  41666.7          24038       N/A              N/A         N/A              N/A         N/A              N/A         
MIDI1_UART_IntClock  MIDI1_UART_IntClock  4e+006           3981030     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
Hard_Sync(0)_PAD  31435         CyBUS_CLK:R       
Soft_Sync(0)_PAD  24330         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase       
------------------------  ------------  ---------------------  
MIDI_OUT1(0)_PAD          24274         MIDI1_UART_IntClock:R  
OSC1_Square_Out(0)_PAD    24126         CyBUS_CLK:R            
OSC1_Square_Out_2(0)_PAD  22521         CyBUS_CLK:R            
OSC1_Square_Out_3(0)_PAD  24964         CyBUS_CLK:R            
Pin_1(0)_PAD              24484         CyBUS_CLK:R            
Pin_4(0)_PAD              24060         Clock_1:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 110.69 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2742/main_1
Capture Clock  : Net_2742/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell14   1250   1250  32633  RISE       1
Net_2742/main_1  macrocell39   4274   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17496
-------------------------------------   ----- 
End-of-path arrival time (ps)           17496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4356   9066  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17496  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17496  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MIDI1_UART_IntClock
*************************************************
Clock: MIDI1_UART_IntClock
Frequency: 52.71 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      5889   7139  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      3350  10489  3981030  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  12780  3981030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17496
-------------------------------------   ----- 
End-of-path arrival time (ps)           17496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4356   9066  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17496  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17496  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24038p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell14        2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_0         macrocell7      6010   8495  24038  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell7      3350  11845  24038  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2314  14158  24038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2742/main_1
Capture Clock  : Net_2742/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell14   1250   1250  32633  RISE       1
Net_2742/main_1  macrocell39   4274   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1


5.4::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      5889   7139  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      3350  10489  3981030  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  12780  3981030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell41   1250   1250  34127  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell40   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2742/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7991765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2742/q                          macrocell39   1250   1250  7991765  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell41   3475   4725  7991765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17496
-------------------------------------   ----- 
End-of-path arrival time (ps)           17496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4356   9066  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17496  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17496  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17439
-------------------------------------   ----- 
End-of-path arrival time (ps)           17439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4299   9009  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14139  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14139  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  17439  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  17439  19997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17136
-------------------------------------   ----- 
End-of-path arrival time (ps)           17136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3996   8706  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13836  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13836  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  17136  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  17136  20301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4356   9066  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14196  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14196  23241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14139
-------------------------------------   ----- 
End-of-path arrival time (ps)           14139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4299   9009  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  14139  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  14139  23297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3996   8706  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13836  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13836  23601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24038p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell14        2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_0         macrocell7      6010   8495  24038  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell7      3350  11845  24038  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2314  14158  24038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 25511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12645
-------------------------------------   ----- 
End-of-path arrival time (ps)           12645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8785  25511  RISE       1
MODIN1_1/main_0                                                macrocell15    3860  12645  25511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12617
-------------------------------------   ----- 
End-of-path arrival time (ps)           12617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8785  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_0                macrocell17    3832  12617  25539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 25810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8785  25511  RISE       1
MODIN1_0/main_0                                                macrocell16    3562  12347  25810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12651
-------------------------------------   ----- 
End-of-path arrival time (ps)           12651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8785  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell2   3866  12651  25886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12353
-------------------------------------   ----- 
End-of-path arrival time (ps)           12353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8785  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell1   3567  12353  26184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9079
-------------------------------------   ---- 
End-of-path arrival time (ps)           9079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   4369   9079  26528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4356   9066  26541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9009
-------------------------------------   ---- 
End-of-path arrival time (ps)           9009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   4299   9009  26597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3996   8706  26901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3995   8705  26902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell2      3740   8450  27055  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell2      3350  11800  27055  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2311  14111  27055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4225   5435  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8785  25511  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell3   2617  11402  27134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   3611   8321  27286  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27407p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13759
-------------------------------------   ----- 
End-of-path arrival time (ps)           13759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:status_tc\/main_1         macrocell10     3388   8098  27407  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:status_tc\/q              macrocell10     3350  11448  27407  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2311  13759  27407  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3371   8081  27525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8079
-------------------------------------   ---- 
End-of-path arrival time (ps)           8079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   3369   8079  27528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:status_tc\/main_1         macrocell11      2904   7614  27907  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:status_tc\/q              macrocell11      3350  10964  27907  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2296  13260  27907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\/clock            statusicell5        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2903   7613  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 28366p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell29   7306   9791  28366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 29022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_0  macrocell32   6650   9135  29022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 29022p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_0  macrocell33   6650   9135  29022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 29502p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                     iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell35   6170   8655  29502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 29662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell26   6010   8495  29662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 29662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell14            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell14      2485   2485  24038  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell34   6010   8495  29662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 29711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  19941  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  19941  RISE       1
Net_138/main_1                                      macrocell14     3736   8446  29711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  23661  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   4136   5346  30261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1600/main_1
Capture Clock  : Net_1600/clock_0
Path slack     : 30320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  19997  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  19997  RISE       1
Net_1600/main_1                                       macrocell37     3127   7837  30320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   4030   5240  30367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23918  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3997   5207  30399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23918  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   3879   5089  30518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1576/main_1
Capture Clock  : Net_1576/clock_0
Path slack     : 30537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20301  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20301  RISE       1
Net_1576/main_1                                       macrocell38      2910   7620  30537  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  23661  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3204   4414  31193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\/clock          datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31196p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  23661  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3200   4410  31196  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   3133   4343  31263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31283p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  24663  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   3113   4323  31283  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  23918  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3079   4289  31317  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\/clock          datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2742/main_1
Capture Clock  : Net_2742/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell14   1250   1250  32633  RISE       1
Net_2742/main_1  macrocell39   4274   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell14   1250   1250  32633  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell41   4274   5524  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 32717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  24663  RISE       1
Net_138/main_0                                                 macrocell14    4230   5440  32717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2728/main_0
Capture Clock  : Net_2728/clock_0
Path slack     : 33305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell14   1250   1250  33305  RISE       1
Net_2728/main_0  macrocell18   3602   4852  33305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2728/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell14   1250   1250  33305  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell40   3602   4852  33305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1600/main_0
Capture Clock  : Net_1600/clock_0
Path slack     : 33723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  23661  RISE       1
Net_1600/main_0                                                  macrocell37    3224   4434  33723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33830  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_4                macrocell17    3116   4326  33830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell15   1250   1250  33833  RISE       1
MODIN1_1/main_2  macrocell15   3074   4324  33833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                       macrocell15   1250   1250  33833  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_2  macrocell17   3073   4323  33833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33830  RISE       1
MODIN1_1/main_4                                                macrocell15    3105   4315  33841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  33845  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_5                macrocell17    3102   4312  33845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  33845  RISE       1
MODIN1_1/main_5                                                macrocell15    3092   4302  33855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1576/main_0
Capture Clock  : Net_1576/clock_0
Path slack     : 33868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4289
-------------------------------------   ---- 
End-of-path arrival time (ps)           4289
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  23918  RISE       1
Net_1576/main_0                                                  macrocell38    3079   4289  33868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33968p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell15   1250   1250  33833  RISE       1
MODIN1_0/main_2  macrocell16   2939   4189  33968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  33845  RISE       1
MODIN1_0/main_5                                                macrocell16    2968   4178  33979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  33830  RISE       1
MODIN1_0/main_4                                                macrocell16    2949   4159  33998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell41   1250   1250  34127  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell40   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell40   1250   1250  34128  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell40   2779   4029  34128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2742/main_2
Capture Clock  : Net_2742/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell40   1250   1250  34132  RISE       1
Net_2742/main_2               macrocell39   2774   4024  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell40   1250   1250  34132  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell41   2774   4024  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2728/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                         macrocell18   1250   1250  34302  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell40   2604   3854  34302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : Net_2742/main_0
Capture Clock  : Net_2742/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2728/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2728/q       macrocell18   1250   1250  34304  RISE       1
Net_2742/main_0  macrocell39   2602   3852  34304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2728/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#192 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2728/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2728/q                          macrocell18   1250   1250  34304  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell41   2602   3852  34304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell16   1250   1250  34599  RISE       1
MODIN1_1/main_3  macrocell15   2307   3557  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                       macrocell16   1250   1250  34599  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/main_3  macrocell17   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell16   1250   1250  34599  RISE       1
MODIN1_0/main_3  macrocell16   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1576/q
Path End       : Net_1567/main_0
Capture Clock  : Net_1567/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1576/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1576/q       macrocell38   1250   1250  34612  RISE       1
Net_1567/main_0  macrocell36   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1567/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1600/q
Path End       : cy_tff_4/main_0
Capture Clock  : cy_tff_4/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                            macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1600/q       macrocell37   1250   1250  34619  RISE       1
cy_tff_4/main_0  macrocell19   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_4/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:capt_int_temp\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/clock_0            macrocell17         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:capt_int_temp\/q         macrocell17    1250   1250  37019  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2898   4148  37019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12780
-------------------------------------   ----- 
End-of-path arrival time (ps)           12780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      5889   7139  3981030  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      3350  10489  3981030  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  12780  3981030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q            macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_2  macrocell6    5037   6287  3982082  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell6    3350   9637  3982082  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2921  12558  3982082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3984719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14781
-------------------------------------   ----- 
End-of-path arrival time (ps)           14781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q        macrocell21    1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_0  macrocell4     6570   7820  3984719  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell4     3350  11170  3984719  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell2   3610  14781  3984719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3986051p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13449
-------------------------------------   ----- 
End-of-path arrival time (ps)           13449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3986051  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell8      2312   5892  3986051  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell8      3350   9242  3986051  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell3    4207  13449  3986051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986161p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell21     1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6579   7829  3986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986482p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell22     1250   1250  3981347  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   6258   7508  3986482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell30     1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4752   6002  3987988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988003p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3988003  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell29   6547   8487  3988003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988353p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell25     1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4387   5637  3988353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3988003  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell28   6015   7955  3988535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988816p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3988816  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell28   5734   7674  3988816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988839p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell28   6401   7651  3988839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988851p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell29   6389   7639  3988851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell27   6379   7629  3988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3988927p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3988003  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell26   5623   7563  3988927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3988986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q      macrocell22   1250   1250  3981347  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_1  macrocell24   6254   7504  3988986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989206p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3985455  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3                  macrocell22     3704   7284  3989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_1643/main_2
Capture Clock  : Net_1643/clock_0
Path slack     : 3989221p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3989221  RISE       1
Net_1643/main_2                              macrocell20     2899   7269  3989221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3989288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q      macrocell23   1250   1250  3981937  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_3  macrocell24   5952   7202  3989288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3989351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell26     1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3389   4639  3989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3989358p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3988816  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell29   5192   7132  3989358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell31   5836   7086  3989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989837p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell26   5403   6653  3989837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989837p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell34   5403   6653  3989837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3989884p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q      macrocell21   1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0  macrocell24   5356   6606  3989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989898p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell30   1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell27   5342   6592  3989898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell26   5333   6583  3989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  3987988  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell34   5333   6583  3989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3989935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell29   5305   6555  3989935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989966p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  3989966  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_5  macrocell21   5274   6524  3989966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  3989966  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_5  macrocell22   5273   6523  3989967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3989985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  3989966  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_5  macrocell23   5255   6505  3989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990128p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3988816  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell27   4422   6362  3990128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990204p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell26   5036   6286  3990204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990204p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell34   5036   6286  3990204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell28   4933   6183  3990307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990344p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3988003  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell27   4206   6146  3990344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990379p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990379  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell28   4171   6111  3990379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990387p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990379  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell29   4163   6103  3990387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3984585  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3385   3575  3990415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990700p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3988816  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell26   3850   5790  3990700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_1643/main_5
Capture Clock  : Net_1643/clock_0
Path slack     : 3990795p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell24   1250   1250  3989966  RISE       1
Net_1643/main_5                 macrocell20   4445   5695  3990795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990853p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell27   4387   5637  3990853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell26   4380   5630  3990860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell34   4380   5630  3990860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990895p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell27   4345   5595  3990895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991442p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990379  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell27   3108   5048  3991442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991451p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990379  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell26   3099   5039  3991451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991464  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_4               macrocell21     4836   5026  3991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_1643/main_4
Capture Clock  : Net_1643/clock_0
Path slack     : 3991465p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991464  RISE       1
Net_1643/main_4                                    macrocell20     4835   5025  3991465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991672p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell23   3568   4818  3991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_1643/main_0
Capture Clock  : Net_1643/clock_0
Path slack     : 3991678p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell21   1250   1250  3981030  RISE       1
Net_1643/main_0                  macrocell20   3562   4812  3991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1643/q
Path End       : Net_1643/main_6
Capture Clock  : Net_1643/clock_0
Path slack     : 3991760p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_1643/q       macrocell20   1250   1250  3991760  RISE       1
Net_1643/main_6  macrocell20   3480   4730  3991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell21   3448   4698  3991792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991795p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  3981030  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell22   3445   4695  3991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991857p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell26   3383   4633  3991857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991857p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell34   3383   4633  3991857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell26   1250   1250  3983995  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell27   3380   4630  3991860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3984585  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2               macrocell22     4432   4622  3991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3984585  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2               macrocell21     4431   4621  3991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_1643/main_3
Capture Clock  : Net_1643/clock_0
Path slack     : 3991870p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell23   1250   1250  3981937  RISE       1
Net_1643/main_3                  macrocell20   3370   4620  3991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991872p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  3981937  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell23   3368   4618  3991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  3981937  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell21   3366   4616  3991874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991923  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell30   2627   4567  3991923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991926  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell30   2624   4564  3991926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991926  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_2        macrocell32   2614   4554  3991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991926  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_2        macrocell33   2614   4554  3991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991923  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_1        macrocell32   2611   4551  3991939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991923  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_1        macrocell33   2611   4551  3991939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992005p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  3981347  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell23   3235   4485  3992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  3981347  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell22   3229   4479  3992011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_1643/main_1
Capture Clock  : Net_1643/clock_0
Path slack     : 3992011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell22   1250   1250  3981347  RISE       1
Net_1643/main_1                  macrocell20   3229   4479  3992011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1643/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992016p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  3981347  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell21   3224   4474  3992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_10
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell33   1250   1250  3986399  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_10  macrocell26   3217   4467  3992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell33   1250   1250  3986399  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_7  macrocell34   3217   4467  3992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q      macrocell32   1250   1250  3986414  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_9  macrocell26   3203   4453  3992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell32   1250   1250  3986414  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_6  macrocell34   3203   4453  3992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992149p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  3981937  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell22   3091   4341  3992149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992169p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3991464  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_4               macrocell23     4131   4321  3992169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3992239p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3992239  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell30   2311   4251  3992239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell29   2969   4219  3992271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3984585  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2               macrocell23     4026   4216  3992274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992275p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell31   2965   4215  3992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell31         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992398p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  3982743  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell28   2842   4092  3992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell29   2841   4091  3992399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell31   2841   4091  3992399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell31         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992403p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell31   2837   4087  3992403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  3982279  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell28   2836   4086  3992404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992407p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell29   2833   4083  3992407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  3982082  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell28   2830   4080  3992410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3984585  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_2                macrocell24     3404   3594  3992896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell33   1250   1250  3986399  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_4  macrocell32   2305   3555  3992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3992935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell33   1250   1250  3986399  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_3  macrocell33   2305   3555  3992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell32   1250   1250  3986414  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_3  macrocell32   2297   3547  3992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell35   1250   1250  3993001  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell29   2239   3489  3993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993006p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell27     1250   1250  3988090  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2614   3864  3993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3994052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell34    1250   1250  3994052  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell3   4198   5448  3994052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2742/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7991765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2742/q                          macrocell39   1250   1250  7991765  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell41   3475   4725  7991765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2742/main_3
Capture Clock  : Net_2742/clock_0
Path slack     : 7992450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell41   1250   1250  7992450  RISE       1
Net_2742/main_3                macrocell39   2790   4040  7992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2742/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell41   1250   1250  7992450  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell41   2790   4040  7992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

