<profile>

<section name = "Vitis HLS Report for 'atax_Pipeline_lp3_lp4'" level="0">
<item name = "Date">Mon Dec  2 12:52:39 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.114 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1033, 1033, 10.330 us, 10.330 us, 1033, 1033, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lp3_lp4">1031, 1031, 9, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 1065, 1047, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 670, 160, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U14">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U15">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U16">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U18">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U19">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U20">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_1_fu_269_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln26_fu_281_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln27_fu_374_p2">+, 0, 0, 14, 7, 3</column>
<column name="icmp_ln26_fu_263_p2">icmp, 0, 0, 19, 11, 12</column>
<column name="or_ln28_fu_354_p2">or, 0, 0, 5, 5, 1</column>
<column name="select_ln26_fu_303_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln5_fu_295_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten7_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_j_1_load">9, 2, 7, 14</column>
<column name="i_fu_66">9, 2, 7, 14</column>
<column name="indvar_flatten7_fu_70">9, 2, 11, 22</column>
<column name="j_1_fu_62">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="buff_A_1_load_1_reg_480">32, 0, 32, 0</column>
<column name="buff_A_1_load_reg_470">32, 0, 32, 0</column>
<column name="buff_A_load_1_reg_475">32, 0, 32, 0</column>
<column name="buff_A_load_reg_465">32, 0, 32, 0</column>
<column name="buff_y_out_1_addr_reg_496">4, 0, 4, 0</column>
<column name="buff_y_out_2_addr_reg_502">4, 0, 4, 0</column>
<column name="buff_y_out_3_addr_reg_508">4, 0, 4, 0</column>
<column name="buff_y_out_addr_reg_485">4, 0, 4, 0</column>
<column name="empty_reg_457">32, 0, 32, 0</column>
<column name="i_fu_66">7, 0, 7, 0</column>
<column name="indvar_flatten7_fu_70">11, 0, 11, 0</column>
<column name="j_1_fu_62">7, 0, 7, 0</column>
<column name="lshr_ln5_5_reg_442">4, 0, 4, 0</column>
<column name="mul1_reg_491">32, 0, 32, 0</column>
<column name="mul57_1_reg_514">32, 0, 32, 0</column>
<column name="mul57_2_reg_519">32, 0, 32, 0</column>
<column name="mul57_3_reg_524">32, 0, 32, 0</column>
<column name="buff_y_out_1_addr_reg_496">64, 32, 4, 0</column>
<column name="buff_y_out_2_addr_reg_502">64, 32, 4, 0</column>
<column name="buff_y_out_3_addr_reg_508">64, 32, 4, 0</column>
<column name="buff_y_out_addr_reg_485">64, 32, 4, 0</column>
<column name="lshr_ln5_5_reg_442">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_386_p_din0">out, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_386_p_din1">out, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_386_p_opcode">out, 2, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_386_p_dout0">in, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_386_p_ce">out, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_390_p_din0">out, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_390_p_din1">out, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_390_p_dout0">in, 32, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="grp_fu_390_p_ce">out, 1, ap_ctrl_hs, atax_Pipeline_lp3_lp4, return value</column>
<column name="tmp1_address0">out, 6, ap_memory, tmp1, array</column>
<column name="tmp1_ce0">out, 1, ap_memory, tmp1, array</column>
<column name="tmp1_q0">in, 32, ap_memory, tmp1, array</column>
<column name="buff_A_address0">out, 11, ap_memory, buff_A, array</column>
<column name="buff_A_ce0">out, 1, ap_memory, buff_A, array</column>
<column name="buff_A_q0">in, 32, ap_memory, buff_A, array</column>
<column name="buff_A_address1">out, 11, ap_memory, buff_A, array</column>
<column name="buff_A_ce1">out, 1, ap_memory, buff_A, array</column>
<column name="buff_A_q1">in, 32, ap_memory, buff_A, array</column>
<column name="buff_A_1_address0">out, 11, ap_memory, buff_A_1, array</column>
<column name="buff_A_1_ce0">out, 1, ap_memory, buff_A_1, array</column>
<column name="buff_A_1_q0">in, 32, ap_memory, buff_A_1, array</column>
<column name="buff_A_1_address1">out, 11, ap_memory, buff_A_1, array</column>
<column name="buff_A_1_ce1">out, 1, ap_memory, buff_A_1, array</column>
<column name="buff_A_1_q1">in, 32, ap_memory, buff_A_1, array</column>
<column name="buff_y_out_address0">out, 4, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_ce0">out, 1, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_we0">out, 1, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_d0">out, 32, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_address1">out, 4, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_ce1">out, 1, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_q1">in, 32, ap_memory, buff_y_out, array</column>
<column name="buff_y_out_1_address0">out, 4, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_ce0">out, 1, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_we0">out, 1, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_d0">out, 32, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_address1">out, 4, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_ce1">out, 1, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_1_q1">in, 32, ap_memory, buff_y_out_1, array</column>
<column name="buff_y_out_2_address0">out, 4, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_ce0">out, 1, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_we0">out, 1, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_d0">out, 32, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_address1">out, 4, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_ce1">out, 1, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_2_q1">in, 32, ap_memory, buff_y_out_2, array</column>
<column name="buff_y_out_3_address0">out, 4, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_ce0">out, 1, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_we0">out, 1, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_d0">out, 32, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_address1">out, 4, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_ce1">out, 1, ap_memory, buff_y_out_3, array</column>
<column name="buff_y_out_3_q1">in, 32, ap_memory, buff_y_out_3, array</column>
</table>
</item>
</section>
</profile>
