// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
*/

#include "ipq5332-default.dts"

/ {
	config_name = "config@db-mi02.1", "config-db-mi02.1";

	soc: soc {
		tlmm: pinctrl@1000000 {
			mdio_pinmux: mdio {
				mdc {
					pins = "GPIO_27";
					function = "mdc_1";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-disable;
				};

				mdio {
					pins = "GPIO_28";
					function = "mdio_1";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};

			phy_rst_pinmux: phy_rst {
				qti_sfp0_tx_los {
					pins = "GPIO_15";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
					output-enable;
				};

				qti_sfp1_tx_los {
					pins = "GPIO_24";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
					output-enable;
				};
			};

			pcie1_x2_pinmux: pci_pins {
				pci_rst {
					pins = "GPIO_47";
					drive-strength = <DRIVE_STRENGTH_8MA>;
					bias-pull-up;
				};
			};
		};

		hs_m31phy_0: hs_m31phy@7b000 {
			status = "okay";
		};

		usb0: usb@8af8800 {
			qti,select-utmi-as-pipe-clk;
			status = "okay";

			dwc3@8a00000 {
				phys = <&hs_m31phy_0>;
				phy-names = "usb2-phy";
				maximum-speed = "high-speed";
			};
		};

		mdio: mdio@90000 {
			pinctrl-names = "default";
			pinctrl-0 = <&mdio_pinmux>;
			status = "okay";

			phy0: phy@ff {
				reg = <0xFF>;
				phy_id = <SFP10G_PHY_TYPE>;
				id = <1>;
				uniphy_id = <0>;
				uniphy_type = <0>;
				max_speed = <10000>;
				xgmac;
			};

			phy1: phy@ff {
				reg = <0xFF>;
				phy_id = <SFP10G_PHY_TYPE>;
				id = <2>;
				uniphy_id = <1>;
				uniphy_type = <0>;
				max_speed = <10000>;
				xgmac;
			};
		};

		ethernet: nss-switch {
			pinctrl-names = "default";
			pinctrl-0 = <&phy_rst_pinmux>;
			phy-handle0 = <&phy0>;
			phy-handle1 = <&phy1>;
			status = "okay";
		};

		pcie1_x2: pci@18000000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pcie1_x2_pinmux>;
			num-lanes = <1>;
			perst_gpio = <&tlmm 47 0>;
			status = "okay";
		};
	};
};
