# Loops
There are multiple kinds of loops in Verilog and System Verilog, but some of them are only used in simulations.

| **Loop**  | **Simulation**  | **Description** |
|:---------:|:---------------:|-----------------|
| forever   | N/A             | <Description> |
| repeat    | N/A             | <Description> |
| while     | N/A             | <Description> |
| for       | N/A             | <Description> |
| do while  | N/A             | <Description> |
| for each  | N/A             | <Description> |
