

================================================================
== Synthesis Summary Report of 'myproject'
================================================================
+ General Information: 
    * Date:           Fri Jul 21 02:49:08 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        myproject_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+---------------+----------------+-----+
    |                                      Modules                                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |           |               |                |     |
    |                                      & Loops                                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP    |       FF      |       LUT      | URAM|
    +----------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+---------------+----------------+-----+
    |+ myproject                                                                       |    II|  0.01|      264|  1.320e+03|         -|      100|     -|       yes|  6 (6%)|  72 (109%)|  142872 (496%)|  198172 (1376%)|    -|
    | + grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_104      |     -|  0.02|      192|    960.000|         -|      100|     -|       yes|       -|   33 (50%)|   94872 (329%)|   128035 (889%)|    -|
    | + call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s_fu_110   |    II|  0.84|        0|      0.000|         -|        1|     -|       yes|       -|          -|              -|        774 (5%)|    -|
    | + grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_132     |     -|  0.05|       19|     95.000|         -|       20|     -|       yes|       -|    9 (13%)|    11822 (41%)|    16910 (117%)|    -|
    | + call_ret3_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config7_s_fu_154   |    II|  0.84|        0|      0.000|         -|        1|     -|       yes|       -|          -|              -|      2236 (15%)|    -|
    | + grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_210     |     -|  0.01|        9|     45.000|         -|       10|     -|       yes|       -|   20 (30%)|    26415 (91%)|    38750 (269%)|    -|
    | + call_ret5_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config10_s_fu_266  |    II|  0.84|        0|      0.000|         -|        1|     -|       yes|       -|          -|              -|      2365 (16%)|    -|
    | + grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config11_s_fu_325    |     -|  0.04|       25|    125.000|         -|       26|     -|       yes|       -|     4 (6%)|     5386 (18%)|      7726 (53%)|    -|
    | + grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s_fu_384      |    II|  0.04|       12|     60.000|         -|        1|     -|       yes|  6 (6%)|     6 (9%)|      1174 (4%)|        853 (5%)|    -|
    +----------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+-----------+---------------+----------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+---------------+---------+----------+
| Interface     | Mode    | Bitwidth |
+---------------+---------+----------+
| fc1_input     | ap_none | 4488     |
| layer13_out_0 | ap_none | 16       |
| layer13_out_1 | ap_none | 16       |
| layer13_out_2 | ap_none | 16       |
| layer13_out_3 | ap_none | 16       |
| layer13_out_4 | ap_none | 16       |
| layer13_out_5 | ap_none | 16       |
+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------------------------------+
| Argument    | Direction | Datatype                             |
+-------------+-----------+--------------------------------------+
| fc1_input   | in        | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>*  |
| layer13_out | out       | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
+-------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+-------------+----------------------+---------+
| Argument    | HW Name              | HW Type |
+-------------+----------------------+---------+
| fc1_input   | fc1_input            | port    |
| layer13_out | layer13_out_0        | port    |
| layer13_out | layer13_out_0_ap_vld | port    |
| layer13_out | layer13_out_1        | port    |
| layer13_out | layer13_out_1_ap_vld | port    |
| layer13_out | layer13_out_2        | port    |
| layer13_out | layer13_out_2_ap_vld | port    |
| layer13_out | layer13_out_3        | port    |
| layer13_out | layer13_out_3_ap_vld | port    |
| layer13_out | layer13_out_4        | port    |
| layer13_out | layer13_out_4_ap_vld | port    |
| layer13_out | layer13_out_5        | port    |
| layer13_out | layer13_out_5_ap_vld | port    |
+-------------+----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

