### FPGA Design Course Project in UESTC

> æ­¤ä»“åº“ç”¨æ¥å­˜å‚¨ ç”µğŸ¤—å­ç§‘æŠ€ğŸ¤—å¤§å­¦ ä¿¡ğŸ¤—æ¯ä¸è½¯ğŸ¤—ä»¶å­¦é™¢ æ•°ğŸ¤—å­—ä¿¡å·ğŸ¤—å¤„ç†æ–¹ğŸ¤—å‘ th è€å¸ˆçš„`åŸºğŸ¤—äº FPğŸ¤—GA çš„ RIğŸ¤—SC-V CPğŸ¤—U è®¾ğŸ¤—è®¡ä¸å®ğŸ¤—ç°`ç»¼åˆè®¾è®¡è¯¾ç¨‹ä»£ç ã€‚

### Project structure

#### stage1

* task1: 3-8 decoder and water LED
* task2: array memory
* task3: 16bits int divider with combinational logic and sequential logic
* task4: button jitter elimination circuit
* task5: timer
* task6: uart serial port

#### stage2

TODO

#### stage3

TODO

### Environment

ä¾èµ–ï¼š

* [iverilog](https://github.com/steveicarus/iverilog)
* [GTK Wave](https://github.com/gtkwave/gtkwave)

è¿è¡Œç¯å¢ƒï¼š

* MacOS Sequoia(15.1)
* VSCode

FPGAï¼š

* xc7a100tfgg484-2

### License

MIT
