#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x283b600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x283b790 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28338f0 .functor NOT 1, L_0x286b860, C4<0>, C4<0>, C4<0>;
L_0x286b120 .functor XOR 1, L_0x286b4d0, L_0x286b590, C4<0>, C4<0>;
L_0x286b750 .functor XOR 1, L_0x286b120, L_0x286b680, C4<0>, C4<0>;
v0x28689e0_0 .net *"_ivl_10", 0 0, L_0x286b680;  1 drivers
v0x2868ae0_0 .net *"_ivl_12", 0 0, L_0x286b750;  1 drivers
v0x2868bc0_0 .net *"_ivl_2", 0 0, L_0x286b430;  1 drivers
v0x2868c80_0 .net *"_ivl_4", 0 0, L_0x286b4d0;  1 drivers
v0x2868d60_0 .net *"_ivl_6", 0 0, L_0x286b590;  1 drivers
v0x2868e90_0 .net *"_ivl_8", 0 0, L_0x286b120;  1 drivers
v0x2868f70_0 .var "clk", 0 0;
v0x2869010_0 .net "f_dut", 0 0, L_0x286b250;  1 drivers
v0x28690b0_0 .net "f_ref", 0 0, L_0x286a190;  1 drivers
v0x2869150_0 .var/2u "stats1", 159 0;
v0x28691f0_0 .var/2u "strobe", 0 0;
v0x2869290_0 .net "tb_match", 0 0, L_0x286b860;  1 drivers
v0x2869350_0 .net "tb_mismatch", 0 0, L_0x28338f0;  1 drivers
v0x2869410_0 .net "wavedrom_enable", 0 0, v0x2867080_0;  1 drivers
v0x28694b0_0 .net "wavedrom_title", 511 0, v0x2867140_0;  1 drivers
v0x2869580_0 .net "x1", 0 0, v0x2867200_0;  1 drivers
v0x2869620_0 .net "x2", 0 0, v0x28672a0_0;  1 drivers
v0x28697d0_0 .net "x3", 0 0, v0x2867390_0;  1 drivers
L_0x286b430 .concat [ 1 0 0 0], L_0x286a190;
L_0x286b4d0 .concat [ 1 0 0 0], L_0x286a190;
L_0x286b590 .concat [ 1 0 0 0], L_0x286b250;
L_0x286b680 .concat [ 1 0 0 0], L_0x286a190;
L_0x286b860 .cmp/eeq 1, L_0x286b430, L_0x286b750;
S_0x283b920 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x283b790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2827e70 .functor NOT 1, v0x2867390_0, C4<0>, C4<0>, C4<0>;
L_0x283c040 .functor AND 1, L_0x2827e70, v0x28672a0_0, C4<1>, C4<1>;
L_0x2833960 .functor NOT 1, v0x2867200_0, C4<0>, C4<0>, C4<0>;
L_0x2869a70 .functor AND 1, L_0x283c040, L_0x2833960, C4<1>, C4<1>;
L_0x2869b40 .functor NOT 1, v0x2867390_0, C4<0>, C4<0>, C4<0>;
L_0x2869bb0 .functor AND 1, L_0x2869b40, v0x28672a0_0, C4<1>, C4<1>;
L_0x2869c60 .functor AND 1, L_0x2869bb0, v0x2867200_0, C4<1>, C4<1>;
L_0x2869d20 .functor OR 1, L_0x2869a70, L_0x2869c60, C4<0>, C4<0>;
L_0x2869e80 .functor NOT 1, v0x28672a0_0, C4<0>, C4<0>, C4<0>;
L_0x2869ef0 .functor AND 1, v0x2867390_0, L_0x2869e80, C4<1>, C4<1>;
L_0x286a010 .functor AND 1, L_0x2869ef0, v0x2867200_0, C4<1>, C4<1>;
L_0x286a080 .functor OR 1, L_0x2869d20, L_0x286a010, C4<0>, C4<0>;
L_0x286a200 .functor AND 1, v0x2867390_0, v0x28672a0_0, C4<1>, C4<1>;
L_0x286a270 .functor AND 1, L_0x286a200, v0x2867200_0, C4<1>, C4<1>;
L_0x286a190 .functor OR 1, L_0x286a080, L_0x286a270, C4<0>, C4<0>;
v0x2833b60_0 .net *"_ivl_0", 0 0, L_0x2827e70;  1 drivers
v0x2833c00_0 .net *"_ivl_10", 0 0, L_0x2869bb0;  1 drivers
v0x2827ee0_0 .net *"_ivl_12", 0 0, L_0x2869c60;  1 drivers
v0x28659e0_0 .net *"_ivl_14", 0 0, L_0x2869d20;  1 drivers
v0x2865ac0_0 .net *"_ivl_16", 0 0, L_0x2869e80;  1 drivers
v0x2865bf0_0 .net *"_ivl_18", 0 0, L_0x2869ef0;  1 drivers
v0x2865cd0_0 .net *"_ivl_2", 0 0, L_0x283c040;  1 drivers
v0x2865db0_0 .net *"_ivl_20", 0 0, L_0x286a010;  1 drivers
v0x2865e90_0 .net *"_ivl_22", 0 0, L_0x286a080;  1 drivers
v0x2866000_0 .net *"_ivl_24", 0 0, L_0x286a200;  1 drivers
v0x28660e0_0 .net *"_ivl_26", 0 0, L_0x286a270;  1 drivers
v0x28661c0_0 .net *"_ivl_4", 0 0, L_0x2833960;  1 drivers
v0x28662a0_0 .net *"_ivl_6", 0 0, L_0x2869a70;  1 drivers
v0x2866380_0 .net *"_ivl_8", 0 0, L_0x2869b40;  1 drivers
v0x2866460_0 .net "f", 0 0, L_0x286a190;  alias, 1 drivers
v0x2866520_0 .net "x1", 0 0, v0x2867200_0;  alias, 1 drivers
v0x28665e0_0 .net "x2", 0 0, v0x28672a0_0;  alias, 1 drivers
v0x28666a0_0 .net "x3", 0 0, v0x2867390_0;  alias, 1 drivers
S_0x28667e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x283b790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x2866fc0_0 .net "clk", 0 0, v0x2868f70_0;  1 drivers
v0x2867080_0 .var "wavedrom_enable", 0 0;
v0x2867140_0 .var "wavedrom_title", 511 0;
v0x2867200_0 .var "x1", 0 0;
v0x28672a0_0 .var "x2", 0 0;
v0x2867390_0 .var "x3", 0 0;
E_0x28364e0/0 .event negedge, v0x2866fc0_0;
E_0x28364e0/1 .event posedge, v0x2866fc0_0;
E_0x28364e0 .event/or E_0x28364e0/0, E_0x28364e0/1;
E_0x2836270 .event negedge, v0x2866fc0_0;
E_0x28219f0 .event posedge, v0x2866fc0_0;
S_0x2866ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28667e0;
 .timescale -12 -12;
v0x2866cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2866dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28667e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2867490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x283b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x286a4a0 .functor NOT 1, v0x2867390_0, C4<0>, C4<0>, C4<0>;
L_0x286a620 .functor AND 1, L_0x286a4a0, v0x28672a0_0, C4<1>, C4<1>;
L_0x286a810 .functor AND 1, L_0x286a620, v0x2867200_0, C4<1>, C4<1>;
L_0x286a9e0 .functor NOT 1, v0x28672a0_0, C4<0>, C4<0>, C4<0>;
L_0x286aa80 .functor AND 1, v0x2867390_0, L_0x286a9e0, C4<1>, C4<1>;
L_0x286ab40 .functor AND 1, L_0x286aa80, v0x2867200_0, C4<1>, C4<1>;
L_0x286ac40 .functor OR 1, L_0x286a810, L_0x286ab40, C4<0>, C4<0>;
L_0x286ad50 .functor AND 1, v0x2867390_0, v0x28672a0_0, C4<1>, C4<1>;
L_0x286ae10 .functor NOT 1, v0x2867200_0, C4<0>, C4<0>, C4<0>;
L_0x286ae80 .functor AND 1, L_0x286ad50, L_0x286ae10, C4<1>, C4<1>;
L_0x286aff0 .functor OR 1, L_0x286ac40, L_0x286ae80, C4<0>, C4<0>;
L_0x286b0b0 .functor AND 1, v0x2867390_0, v0x28672a0_0, C4<1>, C4<1>;
L_0x286b190 .functor AND 1, L_0x286b0b0, v0x2867200_0, C4<1>, C4<1>;
L_0x286b250 .functor OR 1, L_0x286aff0, L_0x286b190, C4<0>, C4<0>;
v0x28676a0_0 .net *"_ivl_0", 0 0, L_0x286a4a0;  1 drivers
v0x2867780_0 .net *"_ivl_10", 0 0, L_0x286ab40;  1 drivers
v0x2867860_0 .net *"_ivl_12", 0 0, L_0x286ac40;  1 drivers
v0x2867950_0 .net *"_ivl_14", 0 0, L_0x286ad50;  1 drivers
v0x2867a30_0 .net *"_ivl_16", 0 0, L_0x286ae10;  1 drivers
v0x2867b60_0 .net *"_ivl_18", 0 0, L_0x286ae80;  1 drivers
v0x2867c40_0 .net *"_ivl_2", 0 0, L_0x286a620;  1 drivers
v0x2867d20_0 .net *"_ivl_20", 0 0, L_0x286aff0;  1 drivers
v0x2867e00_0 .net *"_ivl_22", 0 0, L_0x286b0b0;  1 drivers
v0x2867f70_0 .net *"_ivl_24", 0 0, L_0x286b190;  1 drivers
v0x2868050_0 .net *"_ivl_4", 0 0, L_0x286a810;  1 drivers
v0x2868130_0 .net *"_ivl_6", 0 0, L_0x286a9e0;  1 drivers
v0x2868210_0 .net *"_ivl_8", 0 0, L_0x286aa80;  1 drivers
v0x28682f0_0 .net "f", 0 0, L_0x286b250;  alias, 1 drivers
v0x28683b0_0 .net "x1", 0 0, v0x2867200_0;  alias, 1 drivers
v0x2868450_0 .net "x2", 0 0, v0x28672a0_0;  alias, 1 drivers
v0x2868540_0 .net "x3", 0 0, v0x2867390_0;  alias, 1 drivers
S_0x28687c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x283b790;
 .timescale -12 -12;
E_0x2836730 .event anyedge, v0x28691f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28691f0_0;
    %nor/r;
    %assign/vec4 v0x28691f0_0, 0;
    %wait E_0x2836730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28667e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2867200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28672a0_0, 0;
    %assign/vec4 v0x2867390_0, 0;
    %wait E_0x2836270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28219f0;
    %load/vec4 v0x2867390_0;
    %load/vec4 v0x28672a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2867200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2867200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28672a0_0, 0;
    %assign/vec4 v0x2867390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2836270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2866dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28364e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2867200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28672a0_0, 0;
    %assign/vec4 v0x2867390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x283b790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2868f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28691f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x283b790;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2868f70_0;
    %inv;
    %store/vec4 v0x2868f70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x283b790;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2866fc0_0, v0x2869350_0, v0x28697d0_0, v0x2869620_0, v0x2869580_0, v0x28690b0_0, v0x2869010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x283b790;
T_7 ;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2869150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x283b790;
T_8 ;
    %wait E_0x28364e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2869150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2869150_0, 4, 32;
    %load/vec4 v0x2869290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2869150_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2869150_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2869150_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28690b0_0;
    %load/vec4 v0x28690b0_0;
    %load/vec4 v0x2869010_0;
    %xor;
    %load/vec4 v0x28690b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2869150_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2869150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2869150_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/truthtable1/iter0/response13/top_module.sv";
