#  vlog *.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 23:05:15 on Feb 05,2026
# vlog alu.sv data_memory.sv dff_async_reset.sv id_t.sv instruction_memory.sv pc.sv reg_file.sv riscv_cpu_v2.sv top_riscv_cpu_v2_1.sv uid.sv ustore.sv 
# -- Compiling module alu
# -- Compiling module data_memory
# -- Compiling module dff_async_reset
# -- Compiling module id_t
# -- Compiling module instruction_memory
# -- Compiling module pc
# -- Compiling module reg_file
# -- Compiling module riscv_cpu_v2
# -- Compiling module top_riscv_cpu_v2_1
# -- Compiling module UID__
# -- Compiling module US__
# 
# Top level modules:
# 	top_riscv_cpu_v2_1
# End time: 23:05:15 on Feb 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  vsim -voptargs=+acc work.top_riscv_cpu_v2_1 
# vsim -voptargs="+acc" work.top_riscv_cpu_v2_1 
# Start time: 23:05:15 on Feb 05,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.top_riscv_cpu_v2_1(fast)
# Loading work.riscv_cpu_v2(fast)
# Loading work.pc(fast)
# Loading work.dff_async_reset(fast)
# Loading work.instruction_memory(fast)
# Loading work.dff_async_reset(fast__1)
# Loading work.UID__(fast)
# Loading work.US__(fast)
# Loading work.id_t(fast)
# Loading work.reg_file(fast)
# Loading work.dff_async_reset(fast__2)
# Loading work.dff_async_reset(fast__3)
# Loading work.alu(fast)
# Loading work.dff_async_reset(fast__4)
# Loading work.dff_async_reset(fast__5)
# Loading work.data_memory(fast)
# Loading work.dff_async_reset(fast__6)
#  run 200us
# Flags: 0 0 0 0 1 1
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
#  Success
# ** Error: Recieved halt signal. Pausing verification.
#    Time: 2040 ns  Scope: top_riscv_cpu_v2_1 File: top_riscv_cpu_v2_1.sv Line: 669
# Program counter: 0x0000003c
# 
# REG_FILE[1] Dump
# 	 zero: 0x00000000    ra: 0x0000000c    sp: 0x00000000    gp: 0x00000000    tp: 0x00000000    t0: 0x0000000a    t1: 0x0000000b    t2: 0x00000000 
# 	s0/fp: 0x00000000    s1: 0x00000000    a0: 0x00000008    a1: 0x0000000a    a2: 0x00000000    a3: 0x00000000    a4: 0x00000000    a5: 0x00000000 
# 	   a6: 0x00000000    a7: 0x00000000    s2: 0x00000000    s3: 0x00000000    s4: 0x00000000    s5: 0x00000000    s6: 0x00000000    s7: 0x00000000 
# 	   s8: 0x00000000    s9: 0x00000000   s10: 0x00000000   s11: 0x00000000    t3: 0x00000000    t4: 0x00000000    t5: 0x00000000    t6: 0x00000000 ** Note: $stop    : top_riscv_cpu_v2_1.sv(672)
#    Time: 2040 ns  Iteration: 1  Instance: /top_riscv_cpu_v2_1
# Break in Module top_riscv_cpu_v2_1 at top_riscv_cpu_v2_1.sv line 672
# Stopped at top_riscv_cpu_v2_1.sv line 672
#  quit -f
# End time: 23:05:15 on Feb 05,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
