

================================================================
== Synthesis Summary Report of 'bit_reverse'
================================================================
+ General Information: 
    * Date:           Tue Oct 18 18:01:13 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ bit_reverse  |     -|  0.79|      996|  9.960e+03|         -|      997|     -|        no|  2 (~0%)|   -|  141 (~0%)|  170 (~0%)|    -|
    | o For_Loop    |    II|  7.30|      994|  9.940e+03|         5|        2|   496|       yes|        -|   -|          -|          -|    -|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| X_I_address0 | 10       |
| X_I_address1 | 10       |
| X_I_d0       | 32       |
| X_I_d1       | 32       |
| X_I_q0       | 32       |
| X_I_q1       | 32       |
| X_R_address0 | 10       |
| X_R_address1 | 10       |
| X_R_d0       | 32       |
| X_R_d1       | 32       |
| X_R_q0       | 32       |
| X_R_q1       | 32       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | inout     | float*   |
| X_I      | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| X_R      | X_R_address0 | port    | offset   |
| X_R      | X_R_ce0      | port    |          |
| X_R      | X_R_we0      | port    |          |
| X_R      | X_R_d0       | port    |          |
| X_R      | X_R_q0       | port    |          |
| X_R      | X_R_address1 | port    | offset   |
| X_R      | X_R_ce1      | port    |          |
| X_R      | X_R_we1      | port    |          |
| X_R      | X_R_d1       | port    |          |
| X_R      | X_R_q1       | port    |          |
| X_I      | X_I_address0 | port    | offset   |
| X_I      | X_I_ce0      | port    |          |
| X_I      | X_I_we0      | port    |          |
| X_I      | X_I_d0       | port    |          |
| X_I      | X_I_q0       | port    |          |
| X_I      | X_I_address1 | port    | offset   |
| X_I      | X_I_ce1      | port    |          |
| X_I      | X_I_we1      | port    |          |
| X_I      | X_I_d1       | port    |          |
| X_I      | X_I_q1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + bit_reverse        | 0   |        |          |     |        |         |
|   add_ln19_fu_140_p2 | -   |        | add_ln19 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + bit_reverse      | 2    | 0    |        |                |         |      |         |
|   reversible_idx_U | 1    | -    |        | reversible_idx | rom_1p  | auto | 1       |
|   reversed_idx_U   | 1    | -    |        | reversed_idx   | rom_1p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+-----------------------------------------+-----------------------------------------------+
| Type       | Options                                 | Location                                      |
+------------+-----------------------------------------+-----------------------------------------------+
| dependence | dependent=false type=inter variable=X_I | bit_reverse.cpp:14 in bit_reverse, X_I        |
| dependence | dependent=false type=inter variable=X_R | bit_reverse.cpp:15 in bit_reverse, X_R        |
| pipeline   |                                         | hls/solution1/directives.tcl:7 in bit_reverse |
+------------+-----------------------------------------+-----------------------------------------------+


