# Reading pref.tcl
# do Project3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated {C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/function_code_to_alu_ctr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated" C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/function_code_to_alu_ctr.v 
# -- Compiling module function_code_to_alu_ctr
# 
# Top level modules:
# 	function_code_to_alu_ctr
# End time: 17:54:30 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated {C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:30 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated" C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 17:54:31 on Jan 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/muxes {C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/muxes/mux2x1_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:31 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/muxes" C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/muxes/mux2x1_4bit.v 
# -- Compiling module mux2x1_4bit
# 
# Top level modules:
# 	mux2x1_4bit
# End time: 17:54:31 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands {C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands/and_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:31 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands" C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands/and_4bit.v 
# -- Compiling module and_4bit
# 
# Top level modules:
# 	and_4bit
# End time: 17:54:31 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands {C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands/and_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:31 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands" C:/Users/boran/GTU-Private/CSE-331/Project3/AluRelated/ands/and_4.v 
# -- Compiling module and_4
# 
# Top level modules:
# 	and_4
# End time: 17:54:31 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated {C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/control_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:31 on Jan 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated" C:/Users/boran/GTU-Private/CSE-331/Project3/ControlRelated/control_tb.v 
# -- Compiling module control_tb
# 
# Top level modules:
# 	control_tb
# End time: 17:54:31 on Jan 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_tb 
# Start time: 17:54:31 on Jan 17,2024
# Loading work.control_tb
# Loading work.alu_control
# Loading work.and_4
# Loading work.function_code_to_alu_ctr
# Loading work.mux2x1_4bit
# Loading work.and_4bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ac:time:50, alu_ctr:000, function_code:000000, ALUop:000
# ac:time:100, alu_ctr:001, function_code:000000, ALUop:001
# ac:time:150, alu_ctr:100, function_code:000000, ALUop:100
# ac:time:200, alu_ctr:101, function_code:000000, ALUop:101
# ac:time:250, alu_ctr:110, function_code:000000, ALUop:110
# ac:time:300, alu_ctr:101, function_code:000010, ALUop:111
# ac:time:350, alu_ctr:110, function_code:000011, ALUop:111
# ac:time:400, alu_ctr:000, function_code:000100, ALUop:111
# ac:time:450, alu_ctr:001, function_code:000101, ALUop:111
# ac:time:500, alu_ctr:100, function_code:000111, ALUop:111
# End time: 20:30:06 on Jan 17,2024, Elapsed time: 2:35:35
# Errors: 0, Warnings: 0
