<profile>

<section name = "Vivado HLS Report for 'goertzel_algorithm_simpler'" level="0">
<item name = "Date">Tue Jul 14 13:29:09 2020
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">ALG</item>
<item name = "Solution">solution22</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.62</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">114745, 114745, 114746, 114746, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_g1_proc_U0">Loop_g1_proc, 114745, 114745, 114745, 114745, none</column>
<column name="devuelveAuxArray_U0">devuelveAuxArray, 2049, 2049, 2049, 2049, none</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 19, 19, 19, 19, none</column>
<column name="read_data_U0">read_data, 1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 6</column>
<column name="FIFO">0, -, 0, 3</column>
<column name="Instance">4, 16, 1420, 1774</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 7, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_2_proc_U0">Loop_2_proc, 0, 0, 104, 246</column>
<column name="Loop_g1_proc_U0">Loop_g1_proc, 0, 16, 1210, 1282</column>
<column name="devuelveAuxArray_U0">devuelveAuxArray, 4, 0, 32, 158</column>
<column name="read_data_U0">read_data, 0, 0, 74, 88</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="aux_array_V_U">0, 0, 1, 4, 32, 128</column>
<column name="bufIn_0_V_U">0, 0, 1, 4, 32, 128</column>
<column name="y_V_U">0, 0, 1, 4, 32, 128</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_g1_proc_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
<column name="devuelveAuxArray_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
<column name="read_data_U0_start_full_n">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_AX_ALG_TDATA">in, 32, axis, input_AX_ALG_data_V, pointer</column>
<column name="input_AX_ALG_TKEEP">in, 4, axis, input_AX_ALG_keep_V, pointer</column>
<column name="input_AX_ALG_TSTRB">in, 4, axis, input_AX_ALG_strb_V, pointer</column>
<column name="input_AX_ALG_TUSER">in, 4, axis, input_AX_ALG_user_V, pointer</column>
<column name="input_AX_ALG_TLAST">in, 1, axis, input_AX_ALG_last_V, pointer</column>
<column name="input_AX_ALG_TID">in, 5, axis, input_AX_ALG_id_V, pointer</column>
<column name="input_AX_ALG_TDEST">in, 5, axis, input_AX_ALG_dest_V, pointer</column>
<column name="input_AX_ALG_TVALID">in, 1, axis, input_AX_ALG_dest_V, pointer</column>
<column name="input_AX_ALG_TREADY">out, 1, axis, input_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TDATA">out, 32, axis, output_AX_ALG_data_V, pointer</column>
<column name="output_AX_ALG_TKEEP">out, 4, axis, output_AX_ALG_keep_V, pointer</column>
<column name="output_AX_ALG_TSTRB">out, 4, axis, output_AX_ALG_strb_V, pointer</column>
<column name="output_AX_ALG_TUSER">out, 4, axis, output_AX_ALG_user_V, pointer</column>
<column name="output_AX_ALG_TLAST">out, 1, axis, output_AX_ALG_last_V, pointer</column>
<column name="output_AX_ALG_TID">out, 5, axis, output_AX_ALG_id_V, pointer</column>
<column name="output_AX_ALG_TDEST">out, 5, axis, output_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TVALID">out, 1, axis, output_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TREADY">in, 1, axis, output_AX_ALG_dest_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, goertzel_algorithm_simpler, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, goertzel_algorithm_simpler, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
