// Seed: 3466419862
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input wor id_8,
    input wire id_9,
    output supply1 id_10,
    output wor id_11,
    input tri0 id_12,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input supply0 id_16,
    output tri0 id_17,
    output tri id_18
);
  assign id_13 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    output tri0 id_2
);
  wire id_4;
  module_0(
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2
  );
endmodule
