WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500146 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000146 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250152 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250152 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8391140 heartbeat IPC: 2.949 cumulative IPC: 2.335 (Simulation time: 00 hr 00 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 12682902 heartbeat IPC: 2.33 cumulative IPC: 2.332 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17024261 heartbeat IPC: 2.303 cumulative IPC: 2.32 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 21284990 heartbeat IPC: 2.347 cumulative IPC: 2.328 (Simulation time: 00 hr 02 min 13 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 25569956 heartbeat IPC: 2.334 cumulative IPC: 2.329 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 29910012 heartbeat IPC: 2.304 cumulative IPC: 2.325 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 34185544 heartbeat IPC: 2.339 cumulative IPC: 2.327 (Simulation time: 00 hr 03 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 38452199 heartbeat IPC: 2.344 cumulative IPC: 2.329 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 42797745 heartbeat IPC: 2.301 cumulative IPC: 2.326 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 47078297 heartbeat IPC: 2.336 cumulative IPC: 2.327 (Simulation time: 00 hr 04 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 42966442 cumulative IPC: 2.327 (Simulation time: 00 hr 04 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 42966442 cumulative IPC: 2.327 (Simulation time: 00 hr 04 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.327 instructions: 100000000 cycles: 42966442
CPU 0 Branch Prediction Accuracy: 77.7% MPKI: 12.42 Average ROB Occupancy at Mispredict: 29.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.86
BRANCH_CONDITIONAL: 4.25
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 1.31
BRANCH_RETURN: 0.00012

LLC TOTAL        ACCESS:       4880 HIT:       4238 MISS:        642
LLC LOAD         ACCESS:       1456 HIT:       1266 MISS:        190
LLC RFO          ACCESS:       1838 HIT:       1390 MISS:        448
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1581 HIT:       1581 MISS:          0
LLC TRANSLATION  ACCESS:          5 HIT:          1 MISS:          4
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 163.7 cycles
cpu0_DTLB TOTAL        ACCESS:   16532969 HIT:   16499185 MISS:      33784
cpu0_DTLB LOAD         ACCESS:   16532969 HIT:   16499185 MISS:      33784
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.371 cycles
cpu0_ITLB TOTAL        ACCESS:    2205760 HIT:    2205196 MISS:        564
cpu0_ITLB LOAD         ACCESS:    2205760 HIT:    2205196 MISS:        564
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.527 cycles
cpu0_L1D TOTAL        ACCESS:   22304987 HIT:   22249572 MISS:      55415
cpu0_L1D LOAD         ACCESS:   14268895 HIT:   14241518 MISS:      27377
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8036073 HIT:    8008049 MISS:      28024
cpu0_L1D TRANSLATION  ACCESS:         19 HIT:          5 MISS:         14
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.723 cycles
cpu0_L1I TOTAL        ACCESS:    2574865 HIT:    2020076 MISS:     554789
cpu0_L1I LOAD         ACCESS:    2574865 HIT:    2020076 MISS:     554789
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.467 cycles
cpu0_L2C TOTAL        ACCESS:     398766 HIT:     395464 MISS:       3302
cpu0_L2C LOAD         ACCESS:     365861 HIT:     364405 MISS:       1456
cpu0_L2C RFO          ACCESS:      14501 HIT:      12663 MISS:       1838
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      18391 HIT:      18388 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:         13 HIT:          8 MISS:          5
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 52.01 cycles
cpu0_STLB TOTAL        ACCESS:      21202 HIT:      21183 MISS:         19
cpu0_STLB LOAD         ACCESS:      21202 HIT:      21183 MISS:         19
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 264.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        376
  ROW_BUFFER_MISS:        266
 AVG DBUS CONGESTED CYCLE: 3.88
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
