<profile>

<section name = "Vivado HLS Report for 'calculateLayer4'" level="0">
<item name = "Date">Thu Dec 16 18:07:25 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hlsed_neurons</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.514, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1627101, 1634501, 1627101, 1634501, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_generic_tanh_double_s_fu_200">generic_tanh_double_s, 1, 75, 1, 75, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1627100, 1634500, 16271 ~ 16345, -, -, 100, no</column>
<column name=" + Loop 1.1">16250, 16250, 13, -, -, 1250, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 320, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">15, 35, 8864, 12027, -</column>
<column name="Memory">256, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 270, -</column>
<column name="Register">-, -, 496, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">96, 15, 8, 23, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_generic_tanh_double_s_fu_200">generic_tanh_double_s, 15, 19, 7971, 10323, 0</column>
<column name="nerons_dmul_64ns_64ns_64_6_max_dsp_1_U41">nerons_dmul_64ns_64ns_64_6_max_dsp_1, 0, 11, 317, 578, 0</column>
<column name="nerons_fadd_32ns_32ns_32_5_full_dsp_1_U37">nerons_fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="nerons_fmul_32ns_32ns_32_4_max_dsp_1_U38">nerons_fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="nerons_fpext_32ns_64_2_1_U40">nerons_fpext_32ns_64_2_1, 0, 0, 100, 138, 0</column>
<column name="nerons_fptrunc_64ns_32_2_1_U39">nerons_fptrunc_64ns_32_2_1, 0, 0, 128, 277, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Layer3_Weights_CPU_U">calculateLayer4_Layer3_Weights_CPU, 256, 0, 0, 0, 125100, 32, 1, 4003200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln44_fu_418_p2">*, 0, 0, 26, 5, 6</column>
<column name="add_ln42_fu_240_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln44_1_fu_287_p2">+, 0, 0, 13, 11, 1</column>
<column name="add_ln44_2_fu_307_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln44_fu_432_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln45_1_fu_401_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln48_1_fu_379_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln48_3_fu_459_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln48_4_fu_450_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln48_5_fu_474_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln48_6_fu_465_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln48_fu_275_p2">+, 0, 0, 15, 5, 5</column>
<column name="i_fu_252_p2">+, 0, 0, 15, 7, 1</column>
<column name="k_fu_347_p2">+, 0, 0, 12, 1, 3</column>
<column name="m_fu_441_p2">+, 0, 0, 12, 1, 3</column>
<column name="and_ln44_fu_341_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln42_fu_246_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="icmp_ln44_fu_281_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln45_fu_293_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln46_fu_335_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="or_ln45_fu_353_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln44_1_fu_313_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln44_2_fu_321_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln44_fu_299_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln45_1_fu_385_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln45_2_fu_393_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln45_3_fu_407_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln45_fu_359_p3">select, 0, 0, 3, 1, 1</column>
<column name="xor_ln44_fu_329_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer3_Weights_CPU_address0">15, 3, 17, 51</column>
<column name="ap_NS_fsm">153, 34, 1, 34</column>
<column name="grp_fu_228_p0">15, 3, 64, 192</column>
<column name="grp_fu_228_p1">15, 3, 64, 192</column>
<column name="i_0_reg_111">9, 2, 7, 14</column>
<column name="indvar_flatten19_reg_135">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_157">9, 2, 6, 12</column>
<column name="j_0_reg_146">9, 2, 6, 12</column>
<column name="k_0_reg_168">9, 2, 3, 6</column>
<column name="m_0_reg_189">9, 2, 3, 6</column>
<column name="phi_mul_reg_123">9, 2, 17, 34</column>
<column name="somme_2_reg_179">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer3_Neurons_CPU_l_reg_582">32, 0, 32, 0</column>
<column name="Layer3_Weights_CPU_l_reg_577">32, 0, 32, 0</column>
<column name="add_ln42_reg_493">17, 0, 17, 0</column>
<column name="add_ln44_1_reg_519">11, 0, 11, 0</column>
<column name="add_ln48_3_reg_557">17, 0, 17, 0</column>
<column name="add_ln48_5_reg_562">11, 0, 11, 0</column>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="grp_generic_tanh_double_s_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_111">7, 0, 7, 0</column>
<column name="i_reg_501">7, 0, 7, 0</column>
<column name="indvar_flatten19_reg_135">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_157">6, 0, 6, 0</column>
<column name="j_0_reg_146">6, 0, 6, 0</column>
<column name="k_0_reg_168">3, 0, 3, 0</column>
<column name="m_0_reg_189">3, 0, 3, 0</column>
<column name="m_reg_552">3, 0, 3, 0</column>
<column name="phi_mul_reg_123">17, 0, 17, 0</column>
<column name="reg_234">64, 0, 64, 0</column>
<column name="select_ln44_1_reg_524">6, 0, 6, 0</column>
<column name="select_ln45_1_reg_536">5, 0, 5, 0</column>
<column name="select_ln45_2_reg_542">3, 0, 3, 0</column>
<column name="select_ln45_3_reg_547">6, 0, 6, 0</column>
<column name="select_ln45_reg_530">3, 0, 3, 0</column>
<column name="somme_2_reg_179">32, 0, 32, 0</column>
<column name="tmp_7_reg_587">32, 0, 32, 0</column>
<column name="tmp_i_reg_602">64, 0, 64, 0</column>
<column name="tmp_reg_597">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="Layer3_Neurons_CPU_address0">out, 11, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_ce0">out, 1, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_q0">in, 32, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_address0">out, 7, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_ce0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_we0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_d0">out, 32, ap_memory, Layer4_Neurons_CPU, array</column>
</table>
</item>
</section>
</profile>
