Analysis & Synthesis report for control_center_reporter
Sun Dec  8 21:17:08 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Sun Dec  8 21:17:08 2024           ;
; Quartus Prime Version             ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                     ; control_center_reporter                     ;
; Top-level Entity Name             ; control_center_reporter                     ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A until Partition Merge                   ;
;     Combinational ALUTs           ; N/A until Partition Merge                   ;
;     Memory ALUTs                  ; N/A until Partition Merge                   ;
;     Dedicated logic registers     ; N/A until Partition Merge                   ;
; Total registers                   ; N/A until Partition Merge                   ;
; Total pins                        ; N/A until Partition Merge                   ;
; Total virtual pins                ; N/A until Partition Merge                   ;
; Total block memory bits           ; N/A until Partition Merge                   ;
; DSP block 18-bit elements         ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                   ;
; Total PLLs                        ; N/A until Partition Merge                   ;
; Total DLLs                        ; N/A until Partition Merge                   ;
+-----------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Top-level entity name                                                           ; control_center_reporter ; control_center_reporter ;
; Family name                                                                     ; Arria II GX             ; Cyclone V               ;
; Use smart compilation                                                           ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Off                     ; Off                     ;
; Extract Verilog State Machines                                                  ; On                      ; On                      ;
; Extract VHDL State Machines                                                     ; On                      ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; Parallel Synthesis                                                              ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                     ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Carry Chain Length                                                              ; 70                      ; 70                      ;
; Auto Carry Chains                                                               ; On                      ; On                      ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                                        ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                                               ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Connectivity Checks                                                      ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Dec  8 21:17:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_center_reporter -c control_center_reporter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file control_center.vhd
    Info (12022): Found design unit 1: control_center-Behavioral File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd Line: 15
    Info (12023): Found entity 1: control_center File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd Line: 6
Warning (12125): Using design file control_center_reporter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: control_center_reporter-Behavioral File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 9
    Info (12023): Found entity 1: control_center_reporter File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 6
Info (12127): Elaborating entity "control_center_reporter" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at control_center_reporter.vhd(21): used explicit default value for signal "instruction" because signal was never assigned a value File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(132): object "station1_status" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 132
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(133): object "station1_opcode" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(134): object "station1_timestamp" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(135): object "station1_sensortype_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(136): object "station1_sensorstatus_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(137): object "station1_sensorflag_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(138): object "station1_temp_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(139): object "station1_sensortype_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 139
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(140): object "station1_sensorstatus_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(141): object "station1_sensorflag_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(142): object "station1_light_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(143): object "station1_sensortype_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(144): object "station1_sensorstatus_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(145): object "station1_sensorflag_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(146): object "station1_moist_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(148): object "station2_status" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(149): object "station2_opcode" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(150): object "station2_timestamp" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(151): object "station2_sensortype_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(152): object "station2_sensorstatus_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(153): object "station2_sensorflag_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(154): object "station2_temp_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 154
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(155): object "station2_sensortype_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 155
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(156): object "station2_sensorstatus_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(157): object "station2_sensorflag_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(158): object "station2_light_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(159): object "station2_sensortype_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(160): object "station2_sensorstatus_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(161): object "station2_sensorflag_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(162): object "station2_moist_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 162
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(164): object "station3_status" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 164
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(165): object "station3_opcode" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 165
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(166): object "station3_timestamp" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 166
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(167): object "station3_sensortype_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(168): object "station3_sensorstatus_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 168
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(169): object "station3_sensorflag_1" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 169
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(170): object "station3_temp_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(171): object "station3_sensortype_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 171
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(172): object "station3_sensorstatus_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 172
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(173): object "station3_sensorflag_2" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 173
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(174): object "station3_light_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 174
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(175): object "station3_sensortype_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(176): object "station3_sensorstatus_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 176
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(177): object "station3_sensorflag_3" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at control_center_reporter.vhd(178): object "station3_moist_data" assigned a value but never read File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 178
Error (10533): VHDL Wait Statement error at control_center_reporter.vhd(194): Wait Statement must contain condition clause with UNTIL keyword File: C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center_reporter.vhd Line: 194
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 48 warnings
    Error: Peak virtual memory: 4858 megabytes
    Error: Processing ended: Sun Dec  8 21:17:08 2024
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:06


