Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov  3 18:25:38 2024
| Host         : eecs-digital-41 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (31)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0                 7208        0.057        0.000                      0                 7196        0.538        0.000                       0                  3048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        1.436        0.000                      0                 6699        0.057        0.000                      0                 6699        5.754        0.000                       0                  2799  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast         0.252        0.000                      0                  497        0.122        0.000                      0                  497        2.000        0.000                       0                   229  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_camera_cw_fast  clk_pixel_cw_hdmi         3.683        0.000                      0                    6                                                                        
clk_pixel_cw_hdmi   clk_camera_cw_fast       11.849        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 y_com_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 3.146ns (26.473%)  route 8.738ns (73.527%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=4 LUT5=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 11.450 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.575    -2.461    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, routed)        1.561    -2.475    clk_pixel
    SLICE_X11Y33         FDRE                                         r  y_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  y_com_reg[0]/Q
                         net (fo=1, routed)           0.934    -1.084    vsg/tmds_out_reg[4]_i_4_1
    SLICE_X11Y34         LUT6 (Prop_lut6_I1_O)        0.124    -0.960 r  vsg/tmds_out[4]_i_10/O
                         net (fo=1, routed)           0.000    -0.960    vsg/tmds_out[4]_i_10_n_2
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.428 f  vsg/tmds_out_reg[4]_i_4/CO[3]
                         net (fo=15, routed)          1.116     0.688    mvm/CO[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     0.838 r  mvm/tmds_out[4]_i_4/O
                         net (fo=25, routed)          1.025     1.863    mvm/sw[7]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.332     2.195 r  mvm/cnt[1]_i_5__1/O
                         net (fo=3, routed)           1.289     3.483    rgbtoycrcb_m/red[5]
    SLICE_X9Y32          LUT5 (Prop_lut5_I1_O)        0.124     3.607 r  rgbtoycrcb_m/cnt[1]_i_2/O
                         net (fo=32, routed)          1.122     4.729    rgbtoycrcb_m/fb_red_reg[3]
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     4.853 r  rgbtoycrcb_m/cnt[4]_i_26__0/O
                         net (fo=7, routed)           0.675     5.528    rgbtoycrcb_m/cnt[4]_i_26__0_n_2
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.150     5.678 r  rgbtoycrcb_m/cnt[4]_i_33/O
                         net (fo=10, routed)          0.908     6.587    rgbtoycrcb_m/cnt[4]_i_33_n_2
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.352     6.939 r  rgbtoycrcb_m/cnt[3]_i_12/O
                         net (fo=1, routed)           0.559     7.497    rgbtoycrcb_m/cnt[3]_i_12_n_2
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.326     7.823 r  rgbtoycrcb_m/cnt[3]_i_5/O
                         net (fo=2, routed)           0.655     8.478    rgbtoycrcb_m/cnt[3]_i_5_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I2_O)        0.150     8.628 r  rgbtoycrcb_m/cnt[3]_i_4/O
                         net (fo=1, routed)           0.455     9.083    rgbtoycrcb_m/cnt[3]_i_4_n_2
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.326     9.409 r  rgbtoycrcb_m/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.409    tmds_red/D[2]
    SLICE_X5Y34          FDRE                                         r  tmds_red/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.457    11.396    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, routed)        1.511    11.450    tmds_red/clk_pixel
    SLICE_X5Y34          FDRE                                         r  tmds_red/cnt_reg[3]/C
                         clock pessimism             -0.427    11.023    
                         clock uncertainty           -0.210    10.814    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    10.845    tmds_red/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.775%)  route 0.229ns (58.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           0.549    -0.598    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, routed)        0.563    -0.584    genblk1[2].filterm/mconv/clk_pixel
    SLICE_X30Y3          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]/Q
                         net (fo=7, routed)           0.229    -0.192    genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-_n_2_1111111110]
    SLICE_X36Y4          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           0.817    -0.369    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, routed)        0.832    -0.354    genblk1[2].filterm/mconv/clk_pixel
    SLICE_X36Y4          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]__0/C
                         clock pessimism              0.034    -0.320    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.072    -0.248    genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111110]__0
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X0Y10      addra_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y18     filtern/mconv/data_valid_pipe_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y18     filtern/mconv/data_valid_pipe_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 crw/sccb_c/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/delay_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.242ns (27.660%)  route 3.248ns (72.340%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 2.968 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.424ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, routed)         1.612    -2.424    crw/sccb_c/clk_camera
    SLICE_X2Y78          FDRE                                         r  crw/sccb_c/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518    -1.906 r  crw/sccb_c/delay_reg_reg[0]/Q
                         net (fo=3, routed)           1.140    -0.766    crw/sccb_c/delay_reg[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.148    -0.618 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_6/O
                         net (fo=1, routed)           0.452    -0.166    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_6_n_2
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.328     0.162 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3/O
                         net (fo=20, routed)          0.557     0.719    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3_n_2
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.843 r  crw/sccb_c/delay_reg[16]_i_3/O
                         net (fo=1, routed)           0.551     1.394    crw/sccb_c/delay_reg[16]_i_3_n_2
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.124     1.518 r  crw/sccb_c/delay_reg[16]_i_1/O
                         net (fo=17, routed)          0.548     2.066    crw/sccb_c/delay_reg[16]_i_1_n_2
    SLICE_X2Y79          FDRE                                         r  crw/sccb_c/delay_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, routed)         1.498     2.968    crw/sccb_c/clk_camera
    SLICE_X2Y79          FDRE                                         r  crw/sccb_c/delay_reg_reg[11]/C
                         clock pessimism             -0.414     2.554    
                         clock uncertainty           -0.067     2.487    
    SLICE_X2Y79          FDRE (Setup_fdre_C_CE)      -0.169     2.318    crw/sccb_c/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, routed)         0.557    -0.590    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y20         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.393    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X15Y20         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, routed)         0.825    -0.361    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y20         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.229    -0.590    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.075    -0.515    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y32    registers/BRAM_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25    cam_hsync_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25    cam_hsync_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.304%)  route 0.766ns (62.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19                                      0.000     0.000 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.766     1.222    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y18         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)       -0.095     4.905    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  3.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack       11.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.849ns  (required time - arrival time)
  Source:                 cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.572ns  (logic 0.518ns (32.952%)  route 1.054ns (67.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19                                      0.000     0.000 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.054     1.572    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y20         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)       -0.047    13.421    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 11.849    





