#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: WzyNoEmo
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jun 28 12:07:33 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
parameter : dp_step_length is used. Value : 4; Default : 1
I: dp_step_length: 4 != def: 1
Reading design from translate DB.
C: SDC-2025: Clock source 'n:u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/P_RX2_CLK_FR_CORE' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ov5640_ddr/coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'm1_soc_top'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_data_en' of 'GTP_DFF' unit is dangling and will be cleaned.
Checking design netlist.
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_REFCLKN_1 is unused
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_REFCLKP_1 is unused
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDN0 is unused
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDN1 is unused
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDP0 is unused
I: GTP_HSST_E2 PAD pin u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDP1 is unused
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net core_clk in design, driver pin CLKDIVOUT(instance u_DDR3_50H/I_GTP_CLKDIV) -> load pin CLK(instance cnt[0]).
C: DeviceMap-2011: The net nt_sys_clk has both clock instance u_DDR3_50H/u_clkbufg(GTP_CLKBUFG) loader and other clock pin loader.
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_pixclk_out in design, driver pin CLKDIVOUT(instance ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance ddr_hdmi/b_out[3]).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net pixclk_in_camera_1 in design, driver pin CLKDIVOUT(instance ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV) -> load pin CLK(instance ov5640_ddr/cmos2_8_16bit/de_o).
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_hsst_ddr/rd_clk in design, driver pin P_TCLK2FABRIC[2](instance u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST) -> load pin P_RX2_CLK_FR_CORE(instance u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net nt_cmos2_pclk in design, driver pin O(instance cmos2_pclk_ibuf) -> load pin CLK(instance ov5640_ddr/cmos2_8_16bit/cnt[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_cmos1_pclk in design, driver pin O(instance cmos1_pclk_ibuf) -> load pin CLK(instance ov5640_ddr/cmos1_8_16bit/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll/u_pll_e3) -> load pin CLK(instance rstn_1ms[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net clk_25M in design, driver pin CLKOUT2(instance u_pll/u_pll_e3) -> load pin CLK(instance ov5640_ddr/coms1_reg_config/clock_20k).
W: DeviceMap-4006: Insert a inst clkgate_8(GTP_IOCLKBUF) before u_DDR3_50H/I_GTP_CLKDIV(GTP_IOCLKDIV).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N13_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: N29_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_hsst_ddr/N38_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/N55_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/sync_vg/N24_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: ddr_hdmi/sync_vg/N151_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ov5640_ddr/coms1_reg_config/N11_2_1/gateop, insts:10.
I: Infer CARRY group, base inst: ov5640_ddr/coms1_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ov5640_ddr/coms2_reg_config/N36_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ov5640_ddr/power_on_delay_inst/N5_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: ov5640_ddr/power_on_delay_inst/N17_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/rd_buf/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/rd_buf/N24_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/rd_buf/N34_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/rd_buf/N45_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_buf/N16_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_buf/N22_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_buf/N71_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_buf/N102_4_1/gateop, insts:8.
I: Infer CARRY group, base inst: ov5640_ddr/coms1_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ov5640_ddr/coms2_reg_config/u1/N37_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_wl_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/N48_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N59_1_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/column_addr_end_1_2/gateop, insts:6.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/N42_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/N86_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/N150_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/N192_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/N227_2_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N23_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N41_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N79_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N8_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/N33_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162_6_0[9:0]_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N15_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N84_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N170.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N28_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N33_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N43_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N53.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N102_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N104_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N201_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N85_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N104_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N108.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N264_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N280_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N285_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N27.lt_1/gateop, insts:3.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N16_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N33_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N220_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N241_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N262_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N194_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N204_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N221_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N242_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N263_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N2_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N9_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N19.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N24_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N30.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/N36.eq_0/gateop, insts:3.
I: Packing b_out_obuf[4]/opit_1 success.
I: Packing b_out_obuf[5]/opit_1 success.
I: Packing b_out_obuf[6]/opit_1 success.
I: Packing b_out_obuf[7]/opit_1 success.
I: Packing r_out_obuf[3]/opit_1 success.
I: Packing r_out_obuf[4]/opit_1 success.
I: Packing r_out_obuf[5]/opit_1 success.
I: Packing r_out_obuf[6]/opit_1 success.
I: Packing r_out_obuf[7]/opit_1 success.
I: Packing b_out_obuf[3]/opit_1 success.
I: Packing g_out_obuf[2]/opit_1 success.
I: Packing g_out_obuf[3]/opit_1 success.
I: Packing g_out_obuf[4]/opit_1 success.
I: Packing g_out_obuf[5]/opit_1 success.
I: Packing g_out_obuf[6]/opit_1 success.
I: Packing g_out_obuf[7]/opit_1 success.
Device mapping done.
Total device mapping takes 1.92 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 5463     | 64200         | 9                  
| LUT                   | 5677     | 42800         | 14                 
| Distributed RAM       | 72       | 17000         | 1                  
| DLL                   | 1        | 10            | 10                 
| DQSL                  | 8        | 18            | 45                 
| DRM                   | 20       | 134           | 15                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 156      | 296           | 53                 
| IOCKDIV               | 3        | 20            | 15                 
| IOCKGATE              | 6        | 20            | 30                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 3        | 5             | 60                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 10       | 30            | 34                 
| HSST                  | 1        | 1             | 100                
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'm1_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/86152/Desktop/rtl_design_v1.0/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Wed Jun 28 12:07:41 2023
Action dev_map: Peak memory pool usage is 333 MB
