$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Wed Oct 10 13:50:01 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module part2_vlg_vec_tst $end
$var reg 3 ! KEY [2:0] $end
$var wire 1 " Debug [8] $end
$var wire 1 # Debug [7] $end
$var wire 1 $ Debug [6] $end
$var wire 1 % Debug [5] $end
$var wire 1 & Debug [4] $end
$var wire 1 ' Debug [3] $end
$var wire 1 ( Debug [2] $end
$var wire 1 ) Debug [1] $end
$var wire 1 * Debug [0] $end
$var wire 1 + LEDR [9] $end
$var wire 1 , LEDR [8] $end
$var wire 1 - LEDR [7] $end
$var wire 1 . LEDR [6] $end
$var wire 1 / LEDR [5] $end
$var wire 1 0 LEDR [4] $end
$var wire 1 1 LEDR [3] $end
$var wire 1 2 LEDR [2] $end
$var wire 1 3 LEDR [1] $end
$var wire 1 4 LEDR [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < processor|reg_G|Q[0]~12 $end
$var wire 1 = processor|reg_G|Q[1]~13_combout $end
$var wire 1 > processor|reg_G|Q[1]~14 $end
$var wire 1 ? processor|reg_G|Q[2]~15_combout $end
$var wire 1 @ processor|reg_G|Q[2]~16 $end
$var wire 1 A processor|reg_G|Q[3]~17_combout $end
$var wire 1 B processor|reg_G|Q[3]~18 $end
$var wire 1 C processor|reg_G|Q[4]~19_combout $end
$var wire 1 D processor|reg_G|Q[4]~20 $end
$var wire 1 E processor|reg_G|Q[5]~21_combout $end
$var wire 1 F processor|reg_G|Q[5]~22 $end
$var wire 1 G processor|reg_G|Q[6]~23_combout $end
$var wire 1 H processor|reg_G|Q[6]~24 $end
$var wire 1 I processor|reg_G|Q[7]~25_combout $end
$var wire 1 J processor|reg_G|Q[7]~26 $end
$var wire 1 K processor|reg_G|Q[8]~27_combout $end
$var wire 1 L processor|Selector5~2_combout $end
$var wire 1 M processor|Equal2~0_combout $end
$var wire 1 N processor|Selector27~4_combout $end
$var wire 1 O processor|Selector26~3_combout $end
$var wire 1 P processor|Selector25~3_combout $end
$var wire 1 Q processor|Selector23~3_combout $end
$var wire 1 R processor|Selector22~3_combout $end
$var wire 1 S processor|Equal4~2_combout $end
$var wire 1 T processor|Selector20~0_combout $end
$var wire 1 U processor|Selector20~4_combout $end
$var wire 1 V processor|Selector19~0_combout $end
$var wire 1 W processor|Selector19~3_combout $end
$var wire 1 X processor|Mux27~0_combout $end
$var wire 1 Y processor|Add0~2_combout $end
$var wire 1 Z processor|Add0~3_combout $end
$var wire 1 [ processor|Add0~4_combout $end
$var wire 1 \ processor|Add0~5_combout $end
$var wire 1 ] processor|Add0~6_combout $end
$var wire 1 ^ processor|Add0~7_combout $end
$var wire 1 _ processor|Add0~8_combout $end
$var wire 1 ` processor|Add0~9_combout $end
$var wire 1 a processor|Ain~0_combout $end
$var wire 1 b processor|reg_A|Q[0]~feeder_combout $end
$var wire 1 c processor|reg_1|Q[0]~feeder_combout $end
$var wire 1 d processor|reg_0|Q[1]~feeder_combout $end
$var wire 1 e processor|reg_0|Q[2]~feeder_combout $end
$var wire 1 f processor|reg_2|Q[2]~feeder_combout $end
$var wire 1 g processor|reg_0|Q[4]~feeder_combout $end
$var wire 1 h processor|reg_5|Q[5]~feeder_combout $end
$var wire 1 i processor|reg_0|Q[6]~feeder_combout $end
$var wire 1 j processor|reg_2|Q[6]~feeder_combout $end
$var wire 1 k processor|reg_6|Q[0]~feeder_combout $end
$var wire 1 l count[0]~12_combout $end
$var wire 1 m count[1]~4_combout $end
$var wire 1 n count[1]~5 $end
$var wire 1 o count[2]~6_combout $end
$var wire 1 p count[2]~7 $end
$var wire 1 q count[3]~8_combout $end
$var wire 1 r count[3]~9 $end
$var wire 1 s count[4]~10_combout $end
$var wire 1 t processor|Tstep_Q.T1~0_combout $end
$var wire 1 u processor|Tstep_Q.T1~regout $end
$var wire 1 v processor|Tstep_D.T2~0_combout $end
$var wire 1 w processor|Tstep_Q.T2~regout $end
$var wire 1 x processor|Selector1~0_combout $end
$var wire 1 y processor|Tstep_Q.T3~regout $end
$var wire 1 z processor|Selector0~0_combout $end
$var wire 1 { processor|Tstep_Q.T0~regout $end
$var wire 1 | processor|Selector18~0_combout $end
$var wire 1 } processor|Selector8~2_combout $end
$var wire 1 ~ processor|Selector7~2_combout $end
$var wire 1 !! processor|DINout~0_combout $end
$var wire 1 "! processor|Selector14~1_combout $end
$var wire 1 #! processor|Mux37~0_combout $end
$var wire 1 $! processor|Selector14~0_combout $end
$var wire 1 %! processor|Selector14~2_combout $end
$var wire 1 &! processor|Selector10~1_combout $end
$var wire 1 '! processor|Selector12~0_combout $end
$var wire 1 (! processor|Selector11~2_combout $end
$var wire 1 )! processor|Selector13~0_combout $end
$var wire 1 *! processor|Selector10~2_combout $end
$var wire 1 +! processor|Selector12~1_combout $end
$var wire 1 ,! processor|Selector17~0_combout $end
$var wire 1 -! processor|Selector17~1_combout $end
$var wire 1 .! processor|Equal0~2_combout $end
$var wire 1 /! processor|Selector4~2_combout $end
$var wire 1 0! processor|Selector16~0_combout $end
$var wire 1 1! processor|Selector3~2_combout $end
$var wire 1 2! processor|Selector15~0_combout $end
$var wire 1 3! processor|Equal5~0_combout $end
$var wire 1 4! processor|Equal5~1_combout $end
$var wire 1 5! processor|Selector27~1_combout $end
$var wire 1 6! processor|Gout~0_combout $end
$var wire 1 7! processor|Equal0~3_combout $end
$var wire 1 8! processor|Equal0~4_combout $end
$var wire 1 9! processor|Selector10~0_combout $end
$var wire 1 :! processor|Selector11~3_combout $end
$var wire 1 ;! processor|Equal0~0_combout $end
$var wire 1 <! processor|Equal0~1_combout $end
$var wire 1 =! processor|Equal0~5_combout $end
$var wire 1 >! processor|Selector2~2_combout $end
$var wire 1 ?! processor|Selector10~3_combout $end
$var wire 1 @! processor|Equal7~0_combout $end
$var wire 1 A! processor|Equal7~1_combout $end
$var wire 1 B! processor|WideNor0~3_combout $end
$var wire 1 C! processor|WideNor0~1_combout $end
$var wire 1 D! processor|WideNor0~2_combout $end
$var wire 1 E! processor|Selector11~4_combout $end
$var wire 1 F! processor|Equal2~1_combout $end
$var wire 1 G! processor|Equal2~2_combout $end
$var wire 1 H! processor|Equal1~2_combout $end
$var wire 1 I! processor|Equal1~3_combout $end
$var wire 1 J! processor|WideNor0~0_combout $end
$var wire 1 K! processor|Selector27~0_combout $end
$var wire 1 L! processor|Selector5~3_combout $end
$var wire 1 M! processor|Selector4~3_combout $end
$var wire 1 N! processor|Selector27~2_combout $end
$var wire 1 O! processor|Equal4~0_combout $end
$var wire 1 P! processor|Equal4~1_combout $end
$var wire 1 Q! processor|Selector6~2_combout $end
$var wire 1 R! processor|Add0~0_combout $end
$var wire 1 S! processor|Add0~1_combout $end
$var wire 1 T! processor|reg_G|Q[0]~10_cout $end
$var wire 1 U! processor|reg_G|Q[0]~11_combout $end
$var wire 1 V! processor|Gin~0_combout $end
$var wire 1 W! processor|Selector2~3_combout $end
$var wire 1 X! processor|Selector27~3_combout $end
$var wire 1 Y! processor|Selector27~5_combout $end
$var wire 1 Z! processor|Selector27~6_combout $end
$var wire 1 [! processor|reg_6|Q[1]~feeder_combout $end
$var wire 1 \! processor|Selector26~1_combout $end
$var wire 1 ]! processor|Equal3~0_combout $end
$var wire 1 ^! processor|Equal3~1_combout $end
$var wire 1 _! processor|Selector26~2_combout $end
$var wire 1 `! processor|Selector26~0_combout $end
$var wire 1 a! processor|Selector3~3_combout $end
$var wire 1 b! processor|Selector26~4_combout $end
$var wire 1 c! processor|Selector26~5_combout $end
$var wire 1 d! processor|Selector26~6_combout $end
$var wire 1 e! processor|Selector25~2_combout $end
$var wire 1 f! processor|reg_5|Q[2]~feeder_combout $end
$var wire 1 g! processor|Selector25~1_combout $end
$var wire 1 h! processor|Selector25~0_combout $end
$var wire 1 i! processor|reg_1|Q[2]~feeder_combout $end
$var wire 1 j! processor|Selector25~4_combout $end
$var wire 1 k! processor|Selector25~5_combout $end
$var wire 1 l! processor|Selector25~6_combout $end
$var wire 1 m! processor|Selector24~2_combout $end
$var wire 1 n! processor|Selector24~1_combout $end
$var wire 1 o! processor|Selector9~2_combout $end
$var wire 1 p! processor|Selector24~3_combout $end
$var wire 1 q! processor|Selector24~4_combout $end
$var wire 1 r! processor|Selector24~5_combout $end
$var wire 1 s! processor|Selector24~0_combout $end
$var wire 1 t! processor|Selector24~6_combout $end
$var wire 1 u! processor|reg_6|Q[4]~feeder_combout $end
$var wire 1 v! processor|Selector23~1_combout $end
$var wire 1 w! processor|reg_3|Q[4]~feeder_combout $end
$var wire 1 x! processor|Selector23~2_combout $end
$var wire 1 y! processor|Selector23~4_combout $end
$var wire 1 z! processor|Selector23~5_combout $end
$var wire 1 {! processor|Selector23~0_combout $end
$var wire 1 |! processor|Selector23~6_combout $end
$var wire 1 }! processor|Equal6~0_combout $end
$var wire 1 ~! processor|Equal6~1_combout $end
$var wire 1 !" processor|Selector22~1_combout $end
$var wire 1 "" processor|Selector22~2_combout $end
$var wire 1 #" processor|Selector22~0_combout $end
$var wire 1 $" processor|reg_1|Q[5]~feeder_combout $end
$var wire 1 %" processor|Selector22~4_combout $end
$var wire 1 &" processor|Selector22~5_combout $end
$var wire 1 '" processor|Selector22~6_combout $end
$var wire 1 (" processor|Selector21~2_combout $end
$var wire 1 )" processor|Selector21~1_combout $end
$var wire 1 *" processor|Selector21~0_combout $end
$var wire 1 +" processor|Selector21~3_combout $end
$var wire 1 ," processor|Selector21~4_combout $end
$var wire 1 -" processor|Selector21~5_combout $end
$var wire 1 ." processor|Selector21~6_combout $end
$var wire 1 /" processor|WideNor0~4_combout $end
$var wire 1 0" processor|Selector20~3_combout $end
$var wire 1 1" processor|Selector20~5_combout $end
$var wire 1 2" processor|Selector20~1_combout $end
$var wire 1 3" processor|Selector20~2_combout $end
$var wire 1 4" processor|Selector20~6_combout $end
$var wire 1 5" processor|Selector19~1_combout $end
$var wire 1 6" processor|Selector19~2_combout $end
$var wire 1 7" processor|Selector19~4_combout $end
$var wire 1 8" processor|Selector19~5_combout $end
$var wire 1 9" processor|Selector19~6_combout $end
$var wire 1 :" processor|reg_3|Q [8] $end
$var wire 1 ;" processor|reg_3|Q [7] $end
$var wire 1 <" processor|reg_3|Q [6] $end
$var wire 1 =" processor|reg_3|Q [5] $end
$var wire 1 >" processor|reg_3|Q [4] $end
$var wire 1 ?" processor|reg_3|Q [3] $end
$var wire 1 @" processor|reg_3|Q [2] $end
$var wire 1 A" processor|reg_3|Q [1] $end
$var wire 1 B" processor|reg_3|Q [0] $end
$var wire 1 C" processor|reg_1|Q [8] $end
$var wire 1 D" processor|reg_1|Q [7] $end
$var wire 1 E" processor|reg_1|Q [6] $end
$var wire 1 F" processor|reg_1|Q [5] $end
$var wire 1 G" processor|reg_1|Q [4] $end
$var wire 1 H" processor|reg_1|Q [3] $end
$var wire 1 I" processor|reg_1|Q [2] $end
$var wire 1 J" processor|reg_1|Q [1] $end
$var wire 1 K" processor|reg_1|Q [0] $end
$var wire 1 L" mem|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 M" mem|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 N" mem|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 O" mem|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 P" mem|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 Q" mem|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 R" mem|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 S" mem|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 T" mem|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 U" processor|reg_G|Q [8] $end
$var wire 1 V" processor|reg_G|Q [7] $end
$var wire 1 W" processor|reg_G|Q [6] $end
$var wire 1 X" processor|reg_G|Q [5] $end
$var wire 1 Y" processor|reg_G|Q [4] $end
$var wire 1 Z" processor|reg_G|Q [3] $end
$var wire 1 [" processor|reg_G|Q [2] $end
$var wire 1 \" processor|reg_G|Q [1] $end
$var wire 1 ]" processor|reg_G|Q [0] $end
$var wire 1 ^" processor|reg_2|Q [8] $end
$var wire 1 _" processor|reg_2|Q [7] $end
$var wire 1 `" processor|reg_2|Q [6] $end
$var wire 1 a" processor|reg_2|Q [5] $end
$var wire 1 b" processor|reg_2|Q [4] $end
$var wire 1 c" processor|reg_2|Q [3] $end
$var wire 1 d" processor|reg_2|Q [2] $end
$var wire 1 e" processor|reg_2|Q [1] $end
$var wire 1 f" processor|reg_2|Q [0] $end
$var wire 1 g" processor|reg_6|Q [8] $end
$var wire 1 h" processor|reg_6|Q [7] $end
$var wire 1 i" processor|reg_6|Q [6] $end
$var wire 1 j" processor|reg_6|Q [5] $end
$var wire 1 k" processor|reg_6|Q [4] $end
$var wire 1 l" processor|reg_6|Q [3] $end
$var wire 1 m" processor|reg_6|Q [2] $end
$var wire 1 n" processor|reg_6|Q [1] $end
$var wire 1 o" processor|reg_6|Q [0] $end
$var wire 1 p" processor|reg_A|Q [8] $end
$var wire 1 q" processor|reg_A|Q [7] $end
$var wire 1 r" processor|reg_A|Q [6] $end
$var wire 1 s" processor|reg_A|Q [5] $end
$var wire 1 t" processor|reg_A|Q [4] $end
$var wire 1 u" processor|reg_A|Q [3] $end
$var wire 1 v" processor|reg_A|Q [2] $end
$var wire 1 w" processor|reg_A|Q [1] $end
$var wire 1 x" processor|reg_A|Q [0] $end
$var wire 1 y" processor|reg_4|Q [8] $end
$var wire 1 z" processor|reg_4|Q [7] $end
$var wire 1 {" processor|reg_4|Q [6] $end
$var wire 1 |" processor|reg_4|Q [5] $end
$var wire 1 }" processor|reg_4|Q [4] $end
$var wire 1 ~" processor|reg_4|Q [3] $end
$var wire 1 !# processor|reg_4|Q [2] $end
$var wire 1 "# processor|reg_4|Q [1] $end
$var wire 1 ## processor|reg_4|Q [0] $end
$var wire 1 $# processor|reg_5|Q [8] $end
$var wire 1 %# processor|reg_5|Q [7] $end
$var wire 1 &# processor|reg_5|Q [6] $end
$var wire 1 '# processor|reg_5|Q [5] $end
$var wire 1 (# processor|reg_5|Q [4] $end
$var wire 1 )# processor|reg_5|Q [3] $end
$var wire 1 *# processor|reg_5|Q [2] $end
$var wire 1 +# processor|reg_5|Q [1] $end
$var wire 1 ,# processor|reg_5|Q [0] $end
$var wire 1 -# processor|reg_0|Q [8] $end
$var wire 1 .# processor|reg_0|Q [7] $end
$var wire 1 /# processor|reg_0|Q [6] $end
$var wire 1 0# processor|reg_0|Q [5] $end
$var wire 1 1# processor|reg_0|Q [4] $end
$var wire 1 2# processor|reg_0|Q [3] $end
$var wire 1 3# processor|reg_0|Q [2] $end
$var wire 1 4# processor|reg_0|Q [1] $end
$var wire 1 5# processor|reg_0|Q [0] $end
$var wire 1 6# processor|start|Q [8] $end
$var wire 1 7# processor|start|Q [7] $end
$var wire 1 8# processor|start|Q [6] $end
$var wire 1 9# processor|start|Q [5] $end
$var wire 1 :# processor|start|Q [4] $end
$var wire 1 ;# processor|start|Q [3] $end
$var wire 1 <# processor|start|Q [2] $end
$var wire 1 =# processor|start|Q [1] $end
$var wire 1 ># processor|start|Q [0] $end
$var wire 1 ?# count [4] $end
$var wire 1 @# count [3] $end
$var wire 1 A# count [2] $end
$var wire 1 B# count [1] $end
$var wire 1 C# count [0] $end
$var wire 1 D# processor|reg_7|Q [8] $end
$var wire 1 E# processor|reg_7|Q [7] $end
$var wire 1 F# processor|reg_7|Q [6] $end
$var wire 1 G# processor|reg_7|Q [5] $end
$var wire 1 H# processor|reg_7|Q [4] $end
$var wire 1 I# processor|reg_7|Q [3] $end
$var wire 1 J# processor|reg_7|Q [2] $end
$var wire 1 K# processor|reg_7|Q [1] $end
$var wire 1 L# processor|reg_7|Q [0] $end
$var wire 1 M# KEY~combout [2] $end
$var wire 1 N# KEY~combout [1] $end
$var wire 1 O# KEY~combout [0] $end
$var wire 1 P# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 Q# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 R# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 S# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 T# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 U# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 V# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 W# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 X# mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0b"
0a"
0`"
0_"
0^"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
0C#
0B#
0A#
0@#
0?#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0O#
0N#
1M#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0*
0)
0(
0'
0&
0%
0$
0#
0"
04
03
02
01
00
0/
0.
0-
0,
0+
x5
06
17
x8
19
1:
1;
1<
0=
0>
0?
1@
0A
0B
0C
1D
0E
0F
0G
1H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
1p
0q
0r
0s
1t
0u
0v
0w
0x
0y
1z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
19!
0:!
1;!
1<!
1=!
1>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0f"
0e"
0d"
0c"
$end
#10000
b110 !
b10 !
1N#
0M#
05
#20000
b11 !
b1 !
b101 !
1O#
0N#
1M#
15
1{
1u
0t
1!!
0|
0z
1*!
1W!
1+
1?!
0O!
0@!
18!
0S
1B!
1/"
#30000
b111 !
b11 !
1N#
0M#
05
1C#
1R#
1N"
1m
0l
1$
#40000
b1 !
b101 !
0N#
1M#
15
0{
0u
1t
0!!
1|
1z
0*!
0W!
0+
0?!
1O!
1@!
08!
1S
0B!
0/"
1*"
1."
1j
1i
1^
1.
1G
#50000
b111 !
b11 !
1N#
0M#
05
1B#
0C#
1l
#60000
b1 !
b101 !
0N#
1M#
15
18#
1{
1u
0t
1!!
0|
0z
0;!
1W!
1+
0<!
0M
0=!
0.!
0S
#70000
b111 !
b11 !
1N#
0M#
05
1C#
1X#
1V#
0R#
1T"
1R"
0N"
1n
0m
0l
1K!
1h!
0*"
1*
1(
0$
1o
1Z!
1R!
1l!
0."
1k
1c
1b
1S!
1i!
1f!
1f
1e
1Z
0j
0i
0^
14
12
0.
1U!
1?
0G
#80000
b1 !
b101 !
0N#
1M#
15
15#
0{
0u
13#
1t
0!!
1|
1z
1;!
0W!
0+
1<!
1M
1=!
1.!
1S
#90000
b111 !
b11 !
1N#
0M#
05
1A#
0B#
0C#
0X#
0V#
1U#
0T"
0R"
1Q"
0p
0o
0n
1l
0K!
0h!
1s!
0*
0(
1'
1q
1p
1o
0Z!
0R!
0l!
1t!
0q
0k
0c
0b
0S!
0i!
0f!
0f
0e
0Z
1[
04
02
11
0U!
0?
1A
#100000
b1 !
b101 !
0N#
1M#
15
08#
1;#
1{
1u
0>!
11!
0t
1!!
0|
0z
1*!
1a!
1+
1?!
0O!
0@!
18!
0S
1j!
1X!
1B!
1k!
1Y!
1/"
0s!
1l!
1Z!
1R!
0t!
1i!
1f!
1f
1e
1Z
1k
1c
1b
1S!
0[
12
14
01
1?
1U!
0A
#110000
b111 !
b11 !
1N#
0M#
05
1C#
1m
0l
#120000
b1 !
b101 !
0N#
1M#
15
1I"
0{
0u
1K"
1t
0!!
1|
1z
0*!
0a!
0+
0?!
1O!
1@!
08!
1S
0j!
0X!
0B!
0k!
0Y!
0/"
1s!
0l!
0Z!
0R!
1t!
0i!
0f!
0f
0e
0Z
0k
0c
0b
0S!
1[
02
04
11
0?
0U!
1A
#130000
b111 !
b11 !
1N#
0M#
05
1B#
0C#
1X#
0U#
1Q#
1T"
0Q"
1M"
1l
1K!
0s!
14"
1*
0'
1#
1Z!
1R!
0t!
1_
1-
1k
1c
1b
1S!
0[
1I
14
01
1U!
0A
#140000
b1 !
b101 !
0N#
1M#
15
1>#
0;#
17#
1{
1u
1>!
01!
1#!
1v
1a
0t
1&!
1?!
0O!
0@!
18!
0S
1j!
1X!
1B!
1k!
1Y!
1/"
0K!
1l!
04"
1i!
1f!
1f
1e
1Z
0_
12
0-
1?
0I
#150000
b111 !
b11 !
1N#
0M#
05
1C#
1n
0m
0l
0p
0o
1q
#160000
b1 !
b101 !
0N#
1M#
15
1w
0u
1v"
1x"
1V!
1x
0v
0a
0@
0?
0<
0U!
1A
1=
#170000
b111 !
b11 !
1N#
0M#
05
1@#
0A#
0B#
0C#
1r
0q
1p
1o
0n
1l
1s
0r
1q
0o
0s
#180000
b1 !
b101 !
0N#
1M#
15
1y
0w
1Z"
1\"
0;!
16!
0|
0z
0x
0V!
0&!
0<!
0M
1p!
1O
1W!
0?!
1+
0=!
0.!
1r!
1c!
1O!
1@!
08!
1S
0S
1t!
1d!
0j!
0X!
1[
1[!
1d
1Y
0k!
0Y!
11
13
1B
0A
1>
0=
0l!
0Z!
0R!
1C
1?
0i!
0f!
0f
0e
0Z
0k
0c
0b
0S!
02
04
0?
1<
1U!
0>
1=
1@
1?
0B
1A
0C
#190000
b111 !
b11 !
1N#
0M#
05
1C#
1m
0l
#200000
b1 !
b101 !
0N#
1M#
15
05#
0{
0y
12#
03#
14#
1t
1;!
06!
1|
1z
1<!
1M
0p!
0B!
0O
0W!
0+
1=!
1.!
0r!
0/"
1K!
0c!
1S
0t!
14"
1Z!
1R!
0d!
0[
1_
1k
1c
1b
1S!
0[!
0d
0Y
01
1-
14
03
0A
1I
0<
0U!
0=
1=
#210000
b111 !
b11 !
1N#
0M#
05
1B#
0C#
0X#
1R#
0T"
1N"
1l
0K!
1*"
0*
1$
0Z!
0R!
1."
0k
0c
0b
0S!
1j
1i
1^
04
1.
1<
1U!
1G
0=
#220000
b1 !
b101 !
0N#
1M#
15
0>#
18#
1{
1u
1X
0t
1&!
1v
1a
1?!
0O!
0@!
18!
0S
1q!
1b!
1B!
1r!
1c!
1/"
0*"
1t!
1d!
04"
0."
1[
1[!
1d
1Y
0_
0j
0i
0^
11
13
0-
0.
1A
1=
0I
0G
#230000
b1 !
0M#
05
#240000
