==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'imageprosseing/imgpro.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [XFORM 203-541] Flattening a loop nest 'row' (imageprosseing/imgpro.c:325:4) in function 'invertf'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'invertf' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invertf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'invertf' consists of the following:
	'mul' operation of DSP[27] ('mul_ln328', imageprosseing/imgpro.c:328) [22]  (3.36 ns)
	'add' operation of DSP[27] ('add_ln328', imageprosseing/imgpro.c:328) [27]  (3.02 ns)
	'getelementptr' operation ('ai_addr', imageprosseing/imgpro.c:328) [29]  (0 ns)
	'load' operation ('ai_load', imageprosseing/imgpro.c:328) on array 'ai' [31]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.001 seconds; current allocated memory: 93.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 93.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invertf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'invertf/ai' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'invertf/bi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'invertf' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'invertf_mac_muladd_7ns_8ns_7ns_14_1_1' to 'invertf_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'invertf_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invertf'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 93.749 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 175.004 ; gain = 84.043
INFO: [VHDL 208-304] Generating VHDL RTL for invertf.
INFO: [VLOG 209-307] Generating Verilog RTL for invertf.
INFO: [HLS 200-112] Total elapsed time: 29.499 seconds; peak allocated memory: 93.749 MB.
