<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p65" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_65{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_65{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_65{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_65{left:138px;bottom:1083px;letter-spacing:0.1px;}
#t5_65{left:138px;bottom:1065px;letter-spacing:0.1px;word-spacing:0.02px;}
#t6_65{left:124px;bottom:1031px;letter-spacing:0.12px;}
#t7_65{left:191px;bottom:1031px;letter-spacing:0.11px;word-spacing:0.02px;}
#t8_65{left:303px;bottom:996px;letter-spacing:-0.16px;}
#t9_65{left:412px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.08px;}
#ta_65{left:303px;bottom:979px;letter-spacing:-0.16px;}
#tb_65{left:412px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.08px;}
#tc_65{left:138px;bottom:942px;letter-spacing:0.1px;word-spacing:-0.12px;}
#td_65{left:137px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.19px;}
#te_65{left:137px;bottom:906px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tf_65{left:137px;bottom:887px;letter-spacing:0.1px;}
#tg_65{left:137px;bottom:851px;letter-spacing:0.1px;word-spacing:-0.01px;}
#th_65{left:138px;bottom:832px;letter-spacing:0.08px;word-spacing:0.04px;}
#ti_65{left:124px;bottom:799px;letter-spacing:0.13px;}
#tj_65{left:191px;bottom:799px;letter-spacing:0.12px;word-spacing:0.02px;}
#tk_65{left:303px;bottom:764px;letter-spacing:-0.16px;}
#tl_65{left:412px;bottom:764px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tm_65{left:303px;bottom:747px;letter-spacing:-0.16px;}
#tn_65{left:412px;bottom:747px;letter-spacing:-0.16px;word-spacing:0.03px;}
#to_65{left:138px;bottom:710px;letter-spacing:0.1px;word-spacing:-0.52px;}
#tp_65{left:137px;bottom:692px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tq_65{left:137px;bottom:655px;letter-spacing:0.1px;word-spacing:0.01px;}
#tr_65{left:138px;bottom:637px;letter-spacing:0.08px;word-spacing:0.04px;}
#ts_65{left:124px;bottom:603px;letter-spacing:0.12px;}
#tt_65{left:191px;bottom:603px;letter-spacing:0.11px;word-spacing:0.03px;}
#tu_65{left:124px;bottom:585px;letter-spacing:0.11px;word-spacing:0.07px;}
#tv_65{left:303px;bottom:550px;letter-spacing:-0.16px;}
#tw_65{left:412px;bottom:550px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tx_65{left:303px;bottom:533px;letter-spacing:-0.16px;}
#ty_65{left:412px;bottom:533px;letter-spacing:-0.16px;word-spacing:0.03px;}
#tz_65{left:138px;bottom:496px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t10_65{left:138px;bottom:478px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t11_65{left:138px;bottom:460px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t12_65{left:138px;bottom:441px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t13_65{left:138px;bottom:405px;letter-spacing:0.1px;word-spacing:0.02px;}
#t14_65{left:138px;bottom:386px;letter-spacing:0.08px;word-spacing:0.04px;}
#t15_65{left:124px;bottom:353px;letter-spacing:0.12px;}
#t16_65{left:178px;bottom:353px;letter-spacing:0.11px;word-spacing:0.02px;}
#t17_65{left:138px;bottom:316px;letter-spacing:0.1px;word-spacing:0.04px;}
#t18_65{left:229px;bottom:316px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_65{left:138px;bottom:298px;letter-spacing:0.1px;}
#t1a_65{left:180px;bottom:298px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_65{left:138px;bottom:272px;letter-spacing:0.11px;word-spacing:1.25px;}
#t1c_65{left:138px;bottom:253px;letter-spacing:0.09px;word-spacing:-0.16px;}
#t1d_65{left:138px;bottom:235px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1e_65{left:138px;bottom:217px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_65{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_65{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_65{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_65{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s5_65{font-size:14px;font-family:Courier_az;color:#000;}
.s6_65{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
.s7_65{font-size:15px;font-family:Times-Italic_ay;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts65" type="text/css" >

@font-face {
	font-family: Courier_az;
	src: url("fonts/Courier_az.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg65Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg65" style="-webkit-user-select: none;"><object width="935" height="1210" data="65/65.svg" type="image/svg+xml" id="pdf65" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_65" class="t s1_65">CPU Instruction Set </span>
<span id="t2_65" class="t s2_65">65 </span><span id="t3_65" class="t s2_65">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_65" class="t s3_65">(Branch2), must be executed before the instruction at the target of Branch1. The Release 6 Reserved Instruction </span>
<span id="t5_65" class="t s3_65">exception for CTIs in forbidden slots must only be signalled if actually executed. </span>
<span id="t6_65" class="t s4_65">5.3.2.4.2 </span><span id="t7_65" class="t s4_65">Statically Adjacent Delay Slot Branches (Legacy Handling) </span>
<span id="t8_65" class="t s5_65">0000F000: </span><span id="t9_65" class="t s5_65">BGEZ r1,target1 </span>
<span id="ta_65" class="t s5_65">0000F004: </span><span id="tb_65" class="t s5_65">BLTZ r2,target2 </span>
<span id="tc_65" class="t s3_65">In this example, the branch at address F004 is not necessarily in a delay slot. But if the branch at address F000 is exe- </span>
<span id="td_65" class="t s3_65">cuted, the branch at address F004 is in the delay slot whether or not the earlier branch is taken or not, and a Release 6 </span>
<span id="te_65" class="t s3_65">implementation must signal a Reserved Instruction exception. This is because the semantics of BGEZ require that the </span>
<span id="tf_65" class="t s3_65">instruction in the delay slot be executed regardless of whether BGEZ is taken or not. </span>
<span id="tg_65" class="t s3_65">The example code may be a performance problem even if not a correctness problem, since there are two adjacent </span>
<span id="th_65" class="t s3_65">CTIs in the same aligned block of memory. </span>
<span id="ti_65" class="t s4_65">5.3.2.4.3 </span><span id="tj_65" class="t s4_65">No Forbidden Slot - Statically Adjacent Compact Branches (Release 6 Compact Branches) </span>
<span id="tk_65" class="t s5_65">0000F000: </span><span id="tl_65" class="t s5_65">BC target1 </span>
<span id="tm_65" class="t s5_65">0000F004: </span><span id="tn_65" class="t s5_65">BLTZC r2,target2 </span>
<span id="to_65" class="t s3_65">In this example, the branch at address F0004 is never in a forbidden slot, because the statically preceding branch F000 </span>
<span id="tp_65" class="t s3_65">is an unconditional compact branch that has no forbidden slot. </span>
<span id="tq_65" class="t s3_65">The example code may be a performance problem, even if not a correctness problem, since there are two adjacent </span>
<span id="tr_65" class="t s3_65">CTIs in the same aligned block of memory. </span>
<span id="ts_65" class="t s4_65">5.3.2.4.4 </span><span id="tt_65" class="t s4_65">Forbidden Slot Only if Not Taken - Statically Adjacent Compact Branches (Release 6 Com- </span>
<span id="tu_65" class="t s4_65">pact Branches) </span>
<span id="tv_65" class="t s5_65">0000F000: </span><span id="tw_65" class="t s5_65">BGEZC r1,target1 </span>
<span id="tx_65" class="t s5_65">0000F004: </span><span id="ty_65" class="t s5_65">BLTZC r2,target2 </span>
<span id="tz_65" class="t s3_65">In this example, the branch at address F004 is not necessarily in a forbidden slot. Even if the branch at address F000 </span>
<span id="t10_65" class="t s3_65">is executed, but is always taken, the branch at address F004 is never in a forbidden slot, and a Reserved Instruction </span>
<span id="t11_65" class="t s3_65">exception must not be signalled. A Reserved Instruction exception must be signalled only if the branch at F000 is </span>
<span id="t12_65" class="t s3_65">executed and not taken. </span>
<span id="t13_65" class="t s3_65">The example code may be a performance problem, even if not a correctness problem, because there are two adjacent </span>
<span id="t14_65" class="t s3_65">CTIs in the same aligned block of memory. </span>
<span id="t15_65" class="t s4_65">5.3.2.5 </span><span id="t16_65" class="t s4_65">Deprecation of Branch Likely Instructions </span>
<span id="t17_65" class="t s6_65">Branch likely </span><span id="t18_65" class="t s3_65">instructions do not execute the instruction in the delay slot if the branch is not taken (they are said to </span>
<span id="t19_65" class="t s7_65">nullify </span><span id="t1a_65" class="t s3_65">the instruction in the delay slot). </span>
<span id="t1b_65" class="t s3_65">Branch Likely instructions have been deprecated since before Release 1 of the MIPS32 architecture. Programmers </span>
<span id="t1c_65" class="t s3_65">have been strongly encouraged to avoid the use of the Branch Likely instructions, and were warned that these instruc- </span>
<span id="t1d_65" class="t s3_65">tions would be removed from future revisions of the MIPS Architecture. The Branch Likely instructions are removed </span>
<span id="t1e_65" class="t s3_65">as of microMIPS and Release 6. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
