pullup (supply0,supply1)( vdd );
pulldown (supply0,supply1)( gnd );

pmos #1 ( \leftbuf_1/nSDO , vdd , SDI );
nmos #1 ( \leftbuf_1/nSDO , gnd , SDI );
pmos #1 ( ShOut , vdd , \ALUDecoder_new_0/nand4_5/Y );
pmos #1 ( ShOut , vdd , \ALUDecoder_new_0/nand3_11/B );
pmos #1 ( ShOut , vdd , \ALUDecoder_new_0/nand4_4/Y );
nmos #1 ( \ALUDecoder_new_0/nand3_11/active_35_333# , gnd , \ALUDecoder_new_0/nand4_5/Y );
nmos #1 ( \ALUDecoder_new_0/nand3_11/active_62_333# , \ALUDecoder_new_0/nand3_11/active_35_333# , \ALUDecoder_new_0/nand3_11/B );
tranif1 #1 ( \ALUDecoder_new_0/nand3_11/active_62_333# , ShOut , \ALUDecoder_new_0/nand4_4/Y );
pmos #1 ( \ALUDecoder_new_0/nand4_5/Y , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand4_5/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand4_5/Y , vdd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nand4_5/Y , vdd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nand4_5/active_35_292# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand4_5/active_62_292# , \ALUDecoder_new_0/nand4_5/active_35_292# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_5/active_62_292# , \ALUDecoder_new_0/nand4_5/active_89_292# , AOp2 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_5/active_89_292# , \ALUDecoder_new_0/nand4_5/Y , AOp4 );
pmos #1 ( \ALUDecoder_new_0/nand3_11/B , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand3_11/B , vdd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nand3_11/B , vdd , \ALUDecoder_new_0/nD );
nmos #1 ( \ALUDecoder_new_0/nand3_10/active_35_333# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand3_10/active_62_333# , \ALUDecoder_new_0/nand3_10/active_35_333# , AOp2 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_10/active_62_333# , \ALUDecoder_new_0/nand3_11/B , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nand4_4/Y , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand4_4/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand4_4/Y , vdd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nand4_4/Y , vdd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nand4_4/active_35_292# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand4_4/active_62_292# , \ALUDecoder_new_0/nand4_4/active_35_292# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_4/active_62_292# , \ALUDecoder_new_0/nand4_4/active_89_292# , \ALUDecoder_new_0/nD );
tranif1 #1 ( \ALUDecoder_new_0/nand4_4/active_89_292# , \ALUDecoder_new_0/nand4_4/Y , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/and2_2/active_10_331# , vdd , \ALUDecoder_new_0/and2_2/A );
pmos #1 ( \ALUDecoder_new_0/and2_2/active_10_331# , vdd , Ir[0] );
pmos #1 ( Sh1 , vdd , \ALUDecoder_new_0/and2_2/active_10_331# );
nmos #1 ( \ALUDecoder_new_0/and2_2/active_10_331# , \ALUDecoder_new_0/and2_2/active_35_331# , \ALUDecoder_new_0/and2_2/A );
nmos #1 ( \ALUDecoder_new_0/and2_2/active_35_331# , gnd , Ir[0] );
nmos #1 ( Sh1 , gnd , \ALUDecoder_new_0/and2_2/active_10_331# );
pmos #1 ( \ALUDecoder_new_0/and2_1/active_10_331# , vdd , \ALUDecoder_new_0/and2_2/A );
pmos #1 ( \ALUDecoder_new_0/and2_1/active_10_331# , vdd , Ir[1] );
pmos #1 ( Sh2 , vdd , \ALUDecoder_new_0/and2_1/active_10_331# );
nmos #1 ( \ALUDecoder_new_0/and2_1/active_10_331# , \ALUDecoder_new_0/and2_1/active_35_331# , \ALUDecoder_new_0/and2_2/A );
nmos #1 ( \ALUDecoder_new_0/and2_1/active_35_331# , gnd , Ir[1] );
nmos #1 ( Sh2 , gnd , \ALUDecoder_new_0/and2_1/active_10_331# );
pmos #1 ( \ALUDecoder_new_0/and2_0/active_10_331# , vdd , \ALUDecoder_new_0/and2_2/A );
pmos #1 ( \ALUDecoder_new_0/and2_0/active_10_331# , vdd , Ir[2] );
pmos #1 ( Sh4 , vdd , \ALUDecoder_new_0/and2_0/active_10_331# );
nmos #1 ( \ALUDecoder_new_0/and2_0/active_10_331# , \ALUDecoder_new_0/and2_0/active_35_331# , \ALUDecoder_new_0/and2_2/A );
nmos #1 ( \ALUDecoder_new_0/and2_0/active_35_331# , gnd , Ir[2] );
nmos #1 ( Sh4 , gnd , \ALUDecoder_new_0/and2_0/active_10_331# );
pmos #1 ( Sh8 , vdd , \ALUDecoder_new_0/nand2_6/A );
pmos #1 ( Sh8 , vdd , \ALUDecoder_new_0/nand3_9/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_6/active_35_309# , gnd , \ALUDecoder_new_0/nand2_6/A );
nmos #1 ( Sh8 , \ALUDecoder_new_0/nand2_6/active_35_309# , \ALUDecoder_new_0/nand3_9/Y );
pmos #1 ( \ALUDecoder_new_0/nand2_6/A , vdd , \ALUDecoder_new_0/and2_2/A );
pmos #1 ( \ALUDecoder_new_0/nand2_6/A , vdd , Ir[3] );
nmos #1 ( \ALUDecoder_new_0/nand2_5/active_35_309# , gnd , \ALUDecoder_new_0/and2_2/A );
nmos #1 ( \ALUDecoder_new_0/nand2_6/A , \ALUDecoder_new_0/nand2_5/active_35_309# , Ir[3] );
pmos #1 ( \ALUDecoder_new_0/nand3_9/Y , vdd , \ALUDecoder_new_0/nor3_1/Y );
pmos #1 ( \ALUDecoder_new_0/nand3_9/Y , vdd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nand3_9/Y , vdd , \ALUDecoder_new_0/nE );
nmos #1 ( \ALUDecoder_new_0/nand3_9/active_35_333# , gnd , \ALUDecoder_new_0/nor3_1/Y );
nmos #1 ( \ALUDecoder_new_0/nand3_9/active_62_333# , \ALUDecoder_new_0/nand3_9/active_35_333# , \ALUDecoder_new_0/nD );
tranif1 #1 ( \ALUDecoder_new_0/nand3_9/active_62_333# , \ALUDecoder_new_0/nand3_9/Y , \ALUDecoder_new_0/nE );
pmos #1 ( \ALUDecoder_new_0/nor3_1/active_46_442# , vdd , \ALUDecoder_new_0/nA );
pmos #1 ( \ALUDecoder_new_0/nor3_1/active_73_442# , \ALUDecoder_new_0/nor3_1/active_46_442# , \ALUDecoder_new_0/nC );
tranif0 #1 ( \ALUDecoder_new_0/nor3_1/active_73_442# , \ALUDecoder_new_0/nor3_1/Y , AOp1 );
nmos #1 ( \ALUDecoder_new_0/nor3_1/Y , gnd , \ALUDecoder_new_0/nA );
nmos #1 ( \ALUDecoder_new_0/nor3_1/Y , gnd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nor3_1/Y , gnd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/and2_2/A , vdd , \ALUDecoder_new_0/nand4_3/Y );
pmos #1 ( \ALUDecoder_new_0/and2_2/A , vdd , \ALUDecoder_new_0/nand4_2/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_4/active_35_309# , gnd , \ALUDecoder_new_0/nand4_3/Y );
nmos #1 ( \ALUDecoder_new_0/and2_2/A , \ALUDecoder_new_0/nand2_4/active_35_309# , \ALUDecoder_new_0/nand4_2/Y );
pmos #1 ( \ALUDecoder_new_0/nand4_3/Y , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand4_3/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand4_3/Y , vdd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nand4_3/Y , vdd , \ALUDecoder_new_0/nD );
nmos #1 ( \ALUDecoder_new_0/nand4_3/active_35_292# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand4_3/active_62_292# , \ALUDecoder_new_0/nand4_3/active_35_292# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_3/active_62_292# , \ALUDecoder_new_0/nand4_3/active_89_292# , AOp2 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_3/active_89_292# , \ALUDecoder_new_0/nand4_3/Y , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nand4_2/Y , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand4_2/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand4_2/Y , vdd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nand4_2/Y , vdd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nand4_2/active_35_292# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand4_2/active_62_292# , \ALUDecoder_new_0/nand4_2/active_35_292# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_2/active_62_292# , \ALUDecoder_new_0/nand4_2/active_89_292# , AOp2 );
tranif1 #1 ( \ALUDecoder_new_0/nand4_2/active_89_292# , \ALUDecoder_new_0/nand4_2/Y , AOp4 );
pmos #1 ( \ALUDecoder_new_0/and2_3/active_10_331# , vdd , ASign );
pmos #1 ( \ALUDecoder_new_0/and2_3/active_10_331# , vdd , \ALUDecoder_new_0/ShSign );
pmos #1 ( ShiftIn , vdd , \ALUDecoder_new_0/and2_3/active_10_331# );
nmos #1 ( \ALUDecoder_new_0/and2_3/active_10_331# , \ALUDecoder_new_0/and2_3/active_35_331# , ASign );
nmos #1 ( \ALUDecoder_new_0/and2_3/active_35_331# , gnd , \ALUDecoder_new_0/ShSign );
nmos #1 ( ShiftIn , gnd , \ALUDecoder_new_0/and2_3/active_10_331# );
pmos #1 ( \ALUDecoder_new_0/nor3_4/active_46_442# , vdd , \ALUDecoder_new_0/nor3_4/A );
pmos #1 ( \ALUDecoder_new_0/nor3_4/active_73_442# , \ALUDecoder_new_0/nor3_4/active_46_442# , \ALUDecoder_new_0/nC );
tranif0 #1 ( \ALUDecoder_new_0/nor3_4/active_73_442# , ShL , \ALUDecoder_new_0/nA );
nmos #1 ( ShL , gnd , \ALUDecoder_new_0/nor3_4/A );
nmos #1 ( ShL , gnd , \ALUDecoder_new_0/nC );
nmos #1 ( ShL , gnd , \ALUDecoder_new_0/nA );
pmos #1 ( \ALUDecoder_new_0/nor2_1/active_50_424# , vdd , \ALUDecoder_new_0/nor3_3/Y );
pmos #1 ( \ALUDecoder_new_0/nor3_4/A , \ALUDecoder_new_0/nor2_1/active_50_424# , \ALUDecoder_new_0/nor3_2/Y );
nmos #1 ( \ALUDecoder_new_0/nor3_4/A , gnd , \ALUDecoder_new_0/nor3_3/Y );
nmos #1 ( \ALUDecoder_new_0/nor3_4/A , gnd , \ALUDecoder_new_0/nor3_2/Y );
pmos #1 ( \ALUDecoder_new_0/nor3_3/active_46_442# , vdd , \ALUDecoder_new_0/nB );
pmos #1 ( \ALUDecoder_new_0/nor3_3/active_73_442# , \ALUDecoder_new_0/nor3_3/active_46_442# , \ALUDecoder_new_0/nE );
tranif0 #1 ( \ALUDecoder_new_0/nor3_3/active_73_442# , \ALUDecoder_new_0/nor3_3/Y , \ALUDecoder_new_0/nD );
nmos #1 ( \ALUDecoder_new_0/nor3_3/Y , gnd , \ALUDecoder_new_0/nB );
nmos #1 ( \ALUDecoder_new_0/nor3_3/Y , gnd , \ALUDecoder_new_0/nE );
nmos #1 ( \ALUDecoder_new_0/nor3_3/Y , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_2/active_46_442# , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nor3_2/active_73_442# , \ALUDecoder_new_0/nor3_2/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_2/active_73_442# , \ALUDecoder_new_0/nor3_2/Y , AOp3 );
nmos #1 ( \ALUDecoder_new_0/nor3_2/Y , gnd , AOp1 );
nmos #1 ( \ALUDecoder_new_0/nor3_2/Y , gnd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nor3_2/Y , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor3_16/active_46_442# , vdd , \ALUDecoder_new_0/AnBC );
pmos #1 ( \ALUDecoder_new_0/nor3_16/active_73_442# , \ALUDecoder_new_0/nor3_16/active_46_442# , \ALUDecoder_new_0/nE );
tranif0 #1 ( \ALUDecoder_new_0/nor3_16/active_73_442# , LLI , AOp3 );
nmos #1 ( LLI , gnd , \ALUDecoder_new_0/AnBC );
nmos #1 ( LLI , gnd , \ALUDecoder_new_0/nE );
nmos #1 ( LLI , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor3_15/active_46_442# , vdd , \ALUDecoder_new_0/ABC );
pmos #1 ( \ALUDecoder_new_0/nor3_15/active_73_442# , \ALUDecoder_new_0/nor3_15/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_15/active_73_442# , \ALUDecoder_new_0/ShSign , AOp3 );
nmos #1 ( \ALUDecoder_new_0/ShSign , gnd , \ALUDecoder_new_0/ABC );
nmos #1 ( \ALUDecoder_new_0/ShSign , gnd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/ShSign , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor2_0/active_50_424# , vdd , \ALUDecoder_new_0/ABC );
pmos #1 ( ShR , \ALUDecoder_new_0/nor2_0/active_50_424# , AOp3 );
nmos #1 ( ShR , gnd , \ALUDecoder_new_0/ABC );
nmos #1 ( ShR , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/AnBnC , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/AnBnC , vdd , \ALUDecoder_new_0/nB );
pmos #1 ( \ALUDecoder_new_0/AnBnC , vdd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nand3_7/active_35_333# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand3_7/active_62_333# , \ALUDecoder_new_0/nand3_7/active_35_333# , \ALUDecoder_new_0/nB );
tranif1 #1 ( \ALUDecoder_new_0/nand3_7/active_62_333# , \ALUDecoder_new_0/AnBnC , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/AnBC , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/AnBC , vdd , \ALUDecoder_new_0/nB );
pmos #1 ( \ALUDecoder_new_0/AnBC , vdd , AOp2 );
nmos #1 ( \ALUDecoder_new_0/nand3_6/active_35_333# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand3_6/active_62_333# , \ALUDecoder_new_0/nand3_6/active_35_333# , \ALUDecoder_new_0/nB );
tranif1 #1 ( \ALUDecoder_new_0/nand3_6/active_62_333# , \ALUDecoder_new_0/AnBC , AOp2 );
pmos #1 ( \ALUDecoder_new_0/ABC , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/ABC , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/ABC , vdd , AOp2 );
nmos #1 ( \ALUDecoder_new_0/nand3_5/active_35_333# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand3_5/active_62_333# , \ALUDecoder_new_0/nand3_5/active_35_333# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_5/active_62_333# , \ALUDecoder_new_0/ABC , AOp2 );
pmos #1 ( \ALUDecoder_new_0/ABnC , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/ABnC , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/ABnC , vdd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nand3_4/active_35_333# , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand3_4/active_62_333# , \ALUDecoder_new_0/nand3_4/active_35_333# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_4/active_62_333# , \ALUDecoder_new_0/ABnC , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/nor3_13/active_46_442# , vdd , \ALUDecoder_new_0/AnBC );
pmos #1 ( \ALUDecoder_new_0/nor3_13/active_73_442# , \ALUDecoder_new_0/nor3_13/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_13/active_73_442# , ShB , AOp3 );
nmos #1 ( ShB , gnd , \ALUDecoder_new_0/AnBC );
nmos #1 ( ShB , gnd , AOp4 );
nmos #1 ( ShB , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor3_12/active_46_442# , vdd , \ALUDecoder_new_0/AnBC );
pmos #1 ( \ALUDecoder_new_0/nor3_12/active_73_442# , \ALUDecoder_new_0/nor3_12/active_46_442# , \ALUDecoder_new_0/nE );
tranif0 #1 ( \ALUDecoder_new_0/nor3_12/active_73_442# , NOR , \ALUDecoder_new_0/nD );
nmos #1 ( NOR , gnd , \ALUDecoder_new_0/AnBC );
nmos #1 ( NOR , gnd , \ALUDecoder_new_0/nE );
nmos #1 ( NOR , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_11/active_46_442# , vdd , \ALUDecoder_new_0/AnBC );
pmos #1 ( \ALUDecoder_new_0/nor3_11/active_73_442# , \ALUDecoder_new_0/nor3_11/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_11/active_73_442# , NAND , \ALUDecoder_new_0/nD );
nmos #1 ( NAND , gnd , \ALUDecoder_new_0/AnBC );
nmos #1 ( NAND , gnd , AOp4 );
nmos #1 ( NAND , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_10/active_46_442# , vdd , \ALUDecoder_new_0/AnBnC );
pmos #1 ( \ALUDecoder_new_0/nor3_10/active_73_442# , \ALUDecoder_new_0/nor3_10/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_10/active_73_442# , NOT , \ALUDecoder_new_0/nD );
nmos #1 ( NOT , gnd , \ALUDecoder_new_0/AnBnC );
nmos #1 ( NOT , gnd , AOp4 );
nmos #1 ( NOT , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_9/active_46_442# , vdd , \ALUDecoder_new_0/AnBnC );
pmos #1 ( \ALUDecoder_new_0/nor3_9/active_73_442# , \ALUDecoder_new_0/nor3_9/active_46_442# , \ALUDecoder_new_0/nE );
tranif0 #1 ( \ALUDecoder_new_0/nor3_9/active_73_442# , XOR , \ALUDecoder_new_0/nD );
nmos #1 ( XOR , gnd , \ALUDecoder_new_0/AnBnC );
nmos #1 ( XOR , gnd , \ALUDecoder_new_0/nE );
nmos #1 ( XOR , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_8/active_46_442# , vdd , \ALUDecoder_new_0/AnBnC );
pmos #1 ( \ALUDecoder_new_0/nor3_8/active_73_442# , \ALUDecoder_new_0/nor3_8/active_46_442# , \ALUDecoder_new_0/nE );
tranif0 #1 ( \ALUDecoder_new_0/nor3_8/active_73_442# , OR , AOp3 );
nmos #1 ( OR , gnd , \ALUDecoder_new_0/AnBnC );
nmos #1 ( OR , gnd , \ALUDecoder_new_0/nE );
nmos #1 ( OR , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor3_7/active_46_442# , vdd , \ALUDecoder_new_0/AnBnC );
pmos #1 ( \ALUDecoder_new_0/nor3_7/active_73_442# , \ALUDecoder_new_0/nor3_7/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_7/active_73_442# , AND , AOp3 );
nmos #1 ( AND , gnd , \ALUDecoder_new_0/AnBnC );
nmos #1 ( AND , gnd , AOp4 );
nmos #1 ( AND , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nor3_6/active_46_442# , vdd , \ALUDecoder_new_0/ABnC );
pmos #1 ( \ALUDecoder_new_0/nor3_6/active_73_442# , \ALUDecoder_new_0/nor3_6/active_46_442# , AOp4 );
tranif0 #1 ( \ALUDecoder_new_0/nor3_6/active_73_442# , ZeroA , \ALUDecoder_new_0/nD );
nmos #1 ( ZeroA , gnd , \ALUDecoder_new_0/ABnC );
nmos #1 ( ZeroA , gnd , AOp4 );
nmos #1 ( ZeroA , gnd , \ALUDecoder_new_0/nD );
pmos #1 ( \ALUDecoder_new_0/nor3_0/active_46_442# , vdd , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nor3_0/active_73_442# , \ALUDecoder_new_0/nor3_0/active_46_442# , \ALUDecoder_new_0/nC );
tranif0 #1 ( \ALUDecoder_new_0/nor3_0/active_73_442# , \ALUDecoder_new_0/UseC , AOp3 );
nmos #1 ( \ALUDecoder_new_0/UseC , gnd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/UseC , gnd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/UseC , gnd , AOp3 );
pmos #1 ( SUB , vdd , \ALUDecoder_new_0/nand2_18/A );
pmos #1 ( SUB , vdd , \ALUDecoder_new_0/nand3_2/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_18/active_35_309# , gnd , \ALUDecoder_new_0/nand2_18/A );
nmos #1 ( SUB , \ALUDecoder_new_0/nand2_18/active_35_309# , \ALUDecoder_new_0/nand3_2/Y );
pmos #1 ( \ALUDecoder_new_0/nand3_2/Y , vdd , \ALUDecoder_new_0/nA );
pmos #1 ( \ALUDecoder_new_0/nand3_2/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand3_2/Y , vdd , \ALUDecoder_new_0/nand3_2/C );
nmos #1 ( \ALUDecoder_new_0/nand3_2/active_35_333# , gnd , \ALUDecoder_new_0/nA );
nmos #1 ( \ALUDecoder_new_0/nand3_2/active_62_333# , \ALUDecoder_new_0/nand3_2/active_35_333# , AOp1 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_2/active_62_333# , \ALUDecoder_new_0/nand3_2/Y , \ALUDecoder_new_0/nand3_2/C );
pmos #1 ( \ALUDecoder_new_0/nand2_18/A , vdd , \ALUDecoder_new_0/nand2_1/Y );
pmos #1 ( \ALUDecoder_new_0/nand2_18/A , vdd , AOp3 );
nmos #1 ( \ALUDecoder_new_0/nand2_17/active_35_309# , gnd , \ALUDecoder_new_0/nand2_1/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_18/A , \ALUDecoder_new_0/nand2_17/active_35_309# , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nand3_2/C , vdd , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/nand3_2/C , vdd , \ALUDecoder_new_0/nand2_0/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_16/active_35_309# , gnd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nand3_2/C , \ALUDecoder_new_0/nand2_16/active_35_309# , \ALUDecoder_new_0/nand2_0/Y );
pmos #1 ( \ALUDecoder_new_0/nand2_1/Y , vdd , \ALUDecoder_new_0/nand3_0/Y );
pmos #1 ( \ALUDecoder_new_0/nand2_1/Y , vdd , \ALUDecoder_new_0/nand3_1/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_1/active_35_309# , gnd , \ALUDecoder_new_0/nand3_0/Y );
nmos #1 ( \ALUDecoder_new_0/nand2_1/Y , \ALUDecoder_new_0/nand2_1/active_35_309# , \ALUDecoder_new_0/nand3_1/Y );
pmos #1 ( \ALUDecoder_new_0/nand2_0/Y , vdd , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/nand2_0/Y , vdd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nand2_0/active_35_309# , gnd , \ALUDecoder_new_0/nC );
nmos #1 ( \ALUDecoder_new_0/nand2_0/Y , \ALUDecoder_new_0/nand2_0/active_35_309# , AOp4 );
pmos #1 ( \ALUDecoder_new_0/nand3_1/Y , vdd , \ALUDecoder_new_0/nA );
pmos #1 ( \ALUDecoder_new_0/nand3_1/Y , vdd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nand3_1/Y , vdd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nand3_1/active_35_333# , gnd , \ALUDecoder_new_0/nA );
nmos #1 ( \ALUDecoder_new_0/nand3_1/active_62_333# , \ALUDecoder_new_0/nand3_1/active_35_333# , AOp2 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_1/active_62_333# , \ALUDecoder_new_0/nand3_1/Y , AOp4 );
pmos #1 ( \ALUDecoder_new_0/nand3_0/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand3_0/Y , vdd , \ALUDecoder_new_0/nC );
pmos #1 ( \ALUDecoder_new_0/nand3_0/Y , vdd , \ALUDecoder_new_0/nE );
nmos #1 ( \ALUDecoder_new_0/nand3_0/active_35_333# , gnd , AOp1 );
nmos #1 ( \ALUDecoder_new_0/nand3_0/active_62_333# , \ALUDecoder_new_0/nand3_0/active_35_333# , \ALUDecoder_new_0/nC );
tranif1 #1 ( \ALUDecoder_new_0/nand3_0/active_62_333# , \ALUDecoder_new_0/nand3_0/Y , \ALUDecoder_new_0/nE );
pmos #1 ( FAOut , vdd , \ALUDecoder_new_0/nand3_3/Y );
pmos #1 ( FAOut , vdd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nand2_2/active_35_309# , gnd , \ALUDecoder_new_0/nand3_3/Y );
nmos #1 ( FAOut , \ALUDecoder_new_0/nand2_2/active_35_309# , AOp0 );
pmos #1 ( \ALUDecoder_new_0/nand3_3/Y , vdd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nand3_3/Y , vdd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nand3_3/Y , vdd , \ALUDecoder_new_0/nE );
nmos #1 ( \ALUDecoder_new_0/nand3_3/active_35_333# , gnd , AOp1 );
nmos #1 ( \ALUDecoder_new_0/nand3_3/active_62_333# , \ALUDecoder_new_0/nand3_3/active_35_333# , AOp3 );
tranif1 #1 ( \ALUDecoder_new_0/nand3_3/active_62_333# , \ALUDecoder_new_0/nand3_3/Y , \ALUDecoder_new_0/nE );
pmos #1 ( Flags[0] , vdd , nZ );
nmos #1 ( Flags[0] , gnd , nZ );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_582# , vdd , SUB );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_582# , vdd , COut );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_100_263# , vdd , \ALUDecoder_new_0/xor2_5/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_457# , vdd , SUB );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_263# , \ALUDecoder_new_0/xor2_5/active_42_457# , COut );
pmos #1 ( Flags[1] , \ALUDecoder_new_0/xor2_5/active_134_457# , \ALUDecoder_new_0/xor2_5/active_42_263# );
pmos #1 ( \ALUDecoder_new_0/xor2_5/active_134_457# , vdd , \ALUDecoder_new_0/xor2_5/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_336# , gnd , SUB );
nmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_582# , \ALUDecoder_new_0/xor2_5/active_42_336# , COut );
nmos #1 ( Flags[1] , gnd , \ALUDecoder_new_0/xor2_5/active_42_263# );
nmos #1 ( Flags[1] , gnd , \ALUDecoder_new_0/xor2_5/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_263# , gnd , SUB );
nmos #1 ( \ALUDecoder_new_0/xor2_5/active_42_263# , gnd , COut );
nmos #1 ( \ALUDecoder_new_0/xor2_5/active_100_263# , gnd , \ALUDecoder_new_0/xor2_5/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_582# , vdd , LastCIn );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_582# , vdd , Flags[1] );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_100_263# , vdd , \ALUDecoder_new_0/xor2_4/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_457# , vdd , LastCIn );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_263# , \ALUDecoder_new_0/xor2_4/active_42_457# , Flags[1] );
pmos #1 ( Flags[2] , \ALUDecoder_new_0/xor2_4/active_134_457# , \ALUDecoder_new_0/xor2_4/active_42_263# );
pmos #1 ( \ALUDecoder_new_0/xor2_4/active_134_457# , vdd , \ALUDecoder_new_0/xor2_4/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_336# , gnd , LastCIn );
nmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_582# , \ALUDecoder_new_0/xor2_4/active_42_336# , Flags[1] );
nmos #1 ( Flags[2] , gnd , \ALUDecoder_new_0/xor2_4/active_42_263# );
nmos #1 ( Flags[2] , gnd , \ALUDecoder_new_0/xor2_4/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_263# , gnd , LastCIn );
nmos #1 ( \ALUDecoder_new_0/xor2_4/active_42_263# , gnd , Flags[1] );
nmos #1 ( \ALUDecoder_new_0/xor2_4/active_100_263# , gnd , \ALUDecoder_new_0/xor2_4/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_582# , vdd , \ALUDecoder_new_0/xor2_3/A );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_582# , vdd , SUB );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_100_263# , vdd , \ALUDecoder_new_0/xor2_3/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_457# , vdd , \ALUDecoder_new_0/xor2_3/A );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_263# , \ALUDecoder_new_0/xor2_3/active_42_457# , SUB );
pmos #1 ( CIn_slice , \ALUDecoder_new_0/xor2_3/active_134_457# , \ALUDecoder_new_0/xor2_3/active_42_263# );
pmos #1 ( \ALUDecoder_new_0/xor2_3/active_134_457# , vdd , \ALUDecoder_new_0/xor2_3/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_336# , gnd , \ALUDecoder_new_0/xor2_3/A );
nmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_582# , \ALUDecoder_new_0/xor2_3/active_42_336# , SUB );
nmos #1 ( CIn_slice , gnd , \ALUDecoder_new_0/xor2_3/active_42_263# );
nmos #1 ( CIn_slice , gnd , \ALUDecoder_new_0/xor2_3/active_100_263# );
nmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_263# , gnd , \ALUDecoder_new_0/xor2_3/A );
nmos #1 ( \ALUDecoder_new_0/xor2_3/active_42_263# , gnd , SUB );
nmos #1 ( \ALUDecoder_new_0/xor2_3/active_100_263# , gnd , \ALUDecoder_new_0/xor2_3/active_42_582# );
pmos #1 ( \ALUDecoder_new_0/and2_4/active_10_331# , vdd , ACin );
pmos #1 ( \ALUDecoder_new_0/and2_4/active_10_331# , vdd , \ALUDecoder_new_0/UseC );
pmos #1 ( \ALUDecoder_new_0/xor2_3/A , vdd , \ALUDecoder_new_0/and2_4/active_10_331# );
nmos #1 ( \ALUDecoder_new_0/and2_4/active_10_331# , \ALUDecoder_new_0/and2_4/active_35_331# , ACin );
nmos #1 ( \ALUDecoder_new_0/and2_4/active_35_331# , gnd , \ALUDecoder_new_0/UseC );
nmos #1 ( \ALUDecoder_new_0/xor2_3/A , gnd , \ALUDecoder_new_0/and2_4/active_10_331# );
pmos #1 ( \ALUDecoder_new_0/nE , vdd , AOp4 );
nmos #1 ( \ALUDecoder_new_0/nE , gnd , AOp4 );
pmos #1 ( \ALUDecoder_new_0/nD , vdd , AOp3 );
nmos #1 ( \ALUDecoder_new_0/nD , gnd , AOp3 );
pmos #1 ( \ALUDecoder_new_0/nC , vdd , AOp2 );
nmos #1 ( \ALUDecoder_new_0/nC , gnd , AOp2 );
pmos #1 ( \ALUDecoder_new_0/nB , vdd , AOp1 );
nmos #1 ( \ALUDecoder_new_0/nB , gnd , AOp1 );
pmos #1 ( \ALUDecoder_new_0/nA , vdd , AOp0 );
nmos #1 ( \ALUDecoder_new_0/nA , gnd , AOp0 );
pmos #1 ( \regBlock_decoder_0/mux2_1/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_1/active_41_643# , \regBlock_decoder_0/mux2_1/active_41_317# , \regBlock_decoder_0/mux2_1/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_1/active_41_317# , \regBlock_decoder_0/mux2_1/active_41_643# , Cin );
pmos #1 ( \regBlock_decoder_0/mux2_1/active_41_643# , vdd , vdd );
pmos #1 ( ACin , vdd , \regBlock_decoder_0/mux2_1/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_1/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_1/active_41_317# , \regBlock_decoder_0/mux2_1/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_1/active_41_317# , \regBlock_decoder_0/mux2_1/active_71_317# , \regBlock_decoder_0/mux2_1/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_1/active_71_317# , gnd , Cin );
nmos #1 ( \regBlock_decoder_0/mux2_1/active_16_317# , gnd , vdd );
nmos #1 ( \regBlock_decoder_0/mux2_1/active_41_252# , gnd , AluOR[1] );
nmos #1 ( ACin , gnd , \regBlock_decoder_0/mux2_1/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_643# , \regBlock_decoder_0/mux2_0[0]/active_41_317# , \regBlock_decoder_0/mux2_0[0]/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_317# , \regBlock_decoder_0/mux2_0[0]/active_41_643# , Ir[15] );
pmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_643# , vdd , gnd );
pmos #1 ( AOp0 , vdd , \regBlock_decoder_0/mux2_0[0]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_317# , \regBlock_decoder_0/mux2_0[0]/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_317# , \regBlock_decoder_0/mux2_0[0]/active_71_317# , \regBlock_decoder_0/mux2_0[0]/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_71_317# , gnd , Ir[15] );
nmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_16_317# , gnd , gnd );
nmos #1 ( \regBlock_decoder_0/mux2_0[0]/active_41_252# , gnd , AluOR[1] );
nmos #1 ( AOp0 , gnd , \regBlock_decoder_0/mux2_0[0]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_643# , \regBlock_decoder_0/mux2_0[1]/active_41_317# , \regBlock_decoder_0/mux2_0[1]/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_317# , \regBlock_decoder_0/mux2_0[1]/active_41_643# , Ir[14] );
pmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_643# , vdd , AluOR[0] );
pmos #1 ( AOp1 , vdd , \regBlock_decoder_0/mux2_0[1]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_317# , \regBlock_decoder_0/mux2_0[1]/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_317# , \regBlock_decoder_0/mux2_0[1]/active_71_317# , \regBlock_decoder_0/mux2_0[1]/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_71_317# , gnd , Ir[14] );
nmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_16_317# , gnd , AluOR[0] );
nmos #1 ( \regBlock_decoder_0/mux2_0[1]/active_41_252# , gnd , AluOR[1] );
nmos #1 ( AOp1 , gnd , \regBlock_decoder_0/mux2_0[1]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_643# , \regBlock_decoder_0/mux2_0[2]/active_41_317# , \regBlock_decoder_0/mux2_0[2]/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_317# , \regBlock_decoder_0/mux2_0[2]/active_41_643# , Ir[13] );
pmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_643# , vdd , vdd );
pmos #1 ( AOp2 , vdd , \regBlock_decoder_0/mux2_0[2]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_317# , \regBlock_decoder_0/mux2_0[2]/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_317# , \regBlock_decoder_0/mux2_0[2]/active_71_317# , \regBlock_decoder_0/mux2_0[2]/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_71_317# , gnd , Ir[13] );
nmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_16_317# , gnd , vdd );
nmos #1 ( \regBlock_decoder_0/mux2_0[2]/active_41_252# , gnd , AluOR[1] );
nmos #1 ( AOp2 , gnd , \regBlock_decoder_0/mux2_0[2]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_643# , \regBlock_decoder_0/mux2_0[3]/active_41_317# , \regBlock_decoder_0/mux2_0[3]/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_317# , \regBlock_decoder_0/mux2_0[3]/active_41_643# , Ir[12] );
pmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_643# , vdd , gnd );
pmos #1 ( AOp3 , vdd , \regBlock_decoder_0/mux2_0[3]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_317# , \regBlock_decoder_0/mux2_0[3]/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_317# , \regBlock_decoder_0/mux2_0[3]/active_71_317# , \regBlock_decoder_0/mux2_0[3]/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_71_317# , gnd , Ir[12] );
nmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_16_317# , gnd , gnd );
nmos #1 ( \regBlock_decoder_0/mux2_0[3]/active_41_252# , gnd , AluOR[1] );
nmos #1 ( AOp3 , gnd , \regBlock_decoder_0/mux2_0[3]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_643# , vdd , AluOR[1] );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_643# , \regBlock_decoder_0/mux2_0[4]/active_41_317# , \regBlock_decoder_0/mux2_0[4]/active_41_252# );
tranif0 #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_317# , \regBlock_decoder_0/mux2_0[4]/active_41_643# , Ir[11] );
pmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_643# , vdd , vdd );
pmos #1 ( AOp4 , vdd , \regBlock_decoder_0/mux2_0[4]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_252# , vdd , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_317# , \regBlock_decoder_0/mux2_0[4]/active_16_317# , AluOR[1] );
nmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_317# , \regBlock_decoder_0/mux2_0[4]/active_71_317# , \regBlock_decoder_0/mux2_0[4]/active_41_252# );
nmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_71_317# , gnd , Ir[11] );
nmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_16_317# , gnd , vdd );
nmos #1 ( \regBlock_decoder_0/mux2_0[4]/active_41_252# , gnd , AluOR[1] );
nmos #1 ( AOp4 , gnd , \regBlock_decoder_0/mux2_0[4]/active_41_317# );
pmos #1 ( \regBlock_decoder_0/and2_9/active_10_331# , vdd , \regBlock_decoder_0/and2_9/A );
pmos #1 ( \regBlock_decoder_0/and2_9/active_10_331# , vdd , Ir[4] );
pmos #1 ( Rs2[7] , vdd , \regBlock_decoder_0/and2_9/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_9/active_10_331# , \regBlock_decoder_0/and2_9/active_35_331# , \regBlock_decoder_0/and2_9/A );
nmos #1 ( \regBlock_decoder_0/and2_9/active_35_331# , gnd , Ir[4] );
nmos #1 ( Rs2[7] , gnd , \regBlock_decoder_0/and2_9/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_8/active_10_331# , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/and2_8/active_10_331# , vdd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/and2_9/A , vdd , \regBlock_decoder_0/and2_8/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_8/active_10_331# , \regBlock_decoder_0/and2_8/active_35_331# , Ir[2] );
nmos #1 ( \regBlock_decoder_0/and2_8/active_35_331# , gnd , Ir[3] );
nmos #1 ( \regBlock_decoder_0/and2_9/A , gnd , \regBlock_decoder_0/and2_8/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_4/active_10_331# , vdd , \regBlock_decoder_0/and2_4/A );
pmos #1 ( \regBlock_decoder_0/and2_4/active_10_331# , vdd , \mux2_7/Y );
pmos #1 ( Rs1[7] , vdd , \regBlock_decoder_0/and2_4/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_4/active_10_331# , \regBlock_decoder_0/and2_4/active_35_331# , \regBlock_decoder_0/and2_4/A );
nmos #1 ( \regBlock_decoder_0/and2_4/active_35_331# , gnd , \mux2_7/Y );
nmos #1 ( Rs1[7] , gnd , \regBlock_decoder_0/and2_4/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_3/active_10_331# , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/and2_3/active_10_331# , vdd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/and2_4/A , vdd , \regBlock_decoder_0/and2_3/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_3/active_10_331# , \regBlock_decoder_0/and2_3/active_35_331# , \mux2_11/Y );
nmos #1 ( \regBlock_decoder_0/and2_3/active_35_331# , gnd , \mux2_9/Y );
nmos #1 ( \regBlock_decoder_0/and2_4/A , gnd , \regBlock_decoder_0/and2_3/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_22/active_10_331# , vdd , \regBlock_decoder_0/and2_22/A );
pmos #1 ( \regBlock_decoder_0/and2_22/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[7] , vdd , \regBlock_decoder_0/and2_22/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_22/active_10_331# , \regBlock_decoder_0/and2_22/active_35_331# , \regBlock_decoder_0/and2_22/A );
nmos #1 ( \regBlock_decoder_0/and2_22/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[7] , gnd , \regBlock_decoder_0/and2_22/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_21/active_10_331# , vdd , \regBlock_decoder_0/and2_21/A );
pmos #1 ( \regBlock_decoder_0/and2_21/active_10_331# , vdd , Rw2 );
pmos #1 ( \regBlock_decoder_0/and2_22/A , vdd , \regBlock_decoder_0/and2_21/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_21/active_10_331# , \regBlock_decoder_0/and2_21/active_35_331# , \regBlock_decoder_0/and2_21/A );
nmos #1 ( \regBlock_decoder_0/and2_21/active_35_331# , gnd , Rw2 );
nmos #1 ( \regBlock_decoder_0/and2_22/A , gnd , \regBlock_decoder_0/and2_21/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_20/active_10_331# , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/and2_20/active_10_331# , vdd , Rw1 );
pmos #1 ( \regBlock_decoder_0/and2_21/A , vdd , \regBlock_decoder_0/and2_20/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_20/active_10_331# , \regBlock_decoder_0/and2_20/active_35_331# , Rw0 );
nmos #1 ( \regBlock_decoder_0/and2_20/active_35_331# , gnd , Rw1 );
nmos #1 ( \regBlock_decoder_0/and2_21/A , gnd , \regBlock_decoder_0/and2_20/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_11/active_50_424# , vdd , \regBlock_decoder_0/nor2_11/A );
pmos #1 ( Rs2[6] , \regBlock_decoder_0/nor2_11/active_50_424# , Ir[2] );
nmos #1 ( Rs2[6] , gnd , \regBlock_decoder_0/nor2_11/A );
nmos #1 ( Rs2[6] , gnd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor2_11/A , vdd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/nor2_11/A , vdd , Ir[4] );
nmos #1 ( \regBlock_decoder_0/nand2_5/active_35_309# , gnd , Ir[3] );
nmos #1 ( \regBlock_decoder_0/nor2_11/A , \regBlock_decoder_0/nand2_5/active_35_309# , Ir[4] );
pmos #1 ( \regBlock_decoder_0/nor2_5/active_50_424# , vdd , \regBlock_decoder_0/nor2_5/A );
pmos #1 ( Rs1[6] , \regBlock_decoder_0/nor2_5/active_50_424# , \mux2_11/Y );
nmos #1 ( Rs1[6] , gnd , \regBlock_decoder_0/nor2_5/A );
nmos #1 ( Rs1[6] , gnd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor2_5/A , vdd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/nor2_5/A , vdd , \mux2_7/Y );
nmos #1 ( \regBlock_decoder_0/nand2_2/active_35_309# , gnd , \mux2_9/Y );
nmos #1 ( \regBlock_decoder_0/nor2_5/A , \regBlock_decoder_0/nand2_2/active_35_309# , \mux2_7/Y );
pmos #1 ( \regBlock_decoder_0/and2_19/active_10_331# , vdd , \regBlock_decoder_0/nor2_17/Y );
pmos #1 ( \regBlock_decoder_0/and2_19/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[6] , vdd , \regBlock_decoder_0/and2_19/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_19/active_10_331# , \regBlock_decoder_0/and2_19/active_35_331# , \regBlock_decoder_0/nor2_17/Y );
nmos #1 ( \regBlock_decoder_0/and2_19/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[6] , gnd , \regBlock_decoder_0/and2_19/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_17/active_50_424# , vdd , \regBlock_decoder_0/nor2_17/A );
pmos #1 ( \regBlock_decoder_0/nor2_17/Y , \regBlock_decoder_0/nor2_17/active_50_424# , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor2_17/Y , gnd , \regBlock_decoder_0/nor2_17/A );
nmos #1 ( \regBlock_decoder_0/nor2_17/Y , gnd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor2_17/A , vdd , Rw1 );
pmos #1 ( \regBlock_decoder_0/nor2_17/A , vdd , Rw2 );
nmos #1 ( \regBlock_decoder_0/nand2_8/active_35_309# , gnd , Rw1 );
nmos #1 ( \regBlock_decoder_0/nor2_17/A , \regBlock_decoder_0/nand2_8/active_35_309# , Rw2 );
pmos #1 ( \regBlock_decoder_0/nor2_10/active_50_424# , vdd , \regBlock_decoder_0/nor2_10/A );
pmos #1 ( Rs2[5] , \regBlock_decoder_0/nor2_10/active_50_424# , Ir[3] );
nmos #1 ( Rs2[5] , gnd , \regBlock_decoder_0/nor2_10/A );
nmos #1 ( Rs2[5] , gnd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/nor2_10/A , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor2_10/A , vdd , Ir[4] );
nmos #1 ( \regBlock_decoder_0/nand2_4/active_35_309# , gnd , Ir[2] );
nmos #1 ( \regBlock_decoder_0/nor2_10/A , \regBlock_decoder_0/nand2_4/active_35_309# , Ir[4] );
pmos #1 ( \regBlock_decoder_0/nor2_4/active_50_424# , vdd , \regBlock_decoder_0/nor2_4/A );
pmos #1 ( Rs1[5] , \regBlock_decoder_0/nor2_4/active_50_424# , \mux2_9/Y );
nmos #1 ( Rs1[5] , gnd , \regBlock_decoder_0/nor2_4/A );
nmos #1 ( Rs1[5] , gnd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/nor2_4/A , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor2_4/A , vdd , \mux2_7/Y );
nmos #1 ( \regBlock_decoder_0/nand2_1/active_35_309# , gnd , \mux2_11/Y );
nmos #1 ( \regBlock_decoder_0/nor2_4/A , \regBlock_decoder_0/nand2_1/active_35_309# , \mux2_7/Y );
pmos #1 ( \regBlock_decoder_0/and2_18/active_10_331# , vdd , \regBlock_decoder_0/nor2_16/Y );
pmos #1 ( \regBlock_decoder_0/and2_18/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[5] , vdd , \regBlock_decoder_0/and2_18/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_18/active_10_331# , \regBlock_decoder_0/and2_18/active_35_331# , \regBlock_decoder_0/nor2_16/Y );
nmos #1 ( \regBlock_decoder_0/and2_18/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[5] , gnd , \regBlock_decoder_0/and2_18/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_16/active_50_424# , vdd , \regBlock_decoder_0/nor2_16/A );
pmos #1 ( \regBlock_decoder_0/nor2_16/Y , \regBlock_decoder_0/nor2_16/active_50_424# , Rw1 );
nmos #1 ( \regBlock_decoder_0/nor2_16/Y , gnd , \regBlock_decoder_0/nor2_16/A );
nmos #1 ( \regBlock_decoder_0/nor2_16/Y , gnd , Rw1 );
pmos #1 ( \regBlock_decoder_0/nor2_16/A , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor2_16/A , vdd , Rw2 );
nmos #1 ( \regBlock_decoder_0/nand2_7/active_35_309# , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor2_16/A , \regBlock_decoder_0/nand2_7/active_35_309# , Rw2 );
pmos #1 ( \regBlock_decoder_0/and2_7/active_10_331# , vdd , \regBlock_decoder_0/nor2_9/Y );
pmos #1 ( \regBlock_decoder_0/and2_7/active_10_331# , vdd , Ir[4] );
pmos #1 ( Rs2[4] , vdd , \regBlock_decoder_0/and2_7/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_7/active_10_331# , \regBlock_decoder_0/and2_7/active_35_331# , \regBlock_decoder_0/nor2_9/Y );
nmos #1 ( \regBlock_decoder_0/and2_7/active_35_331# , gnd , Ir[4] );
nmos #1 ( Rs2[4] , gnd , \regBlock_decoder_0/and2_7/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_9/active_50_424# , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor2_9/Y , \regBlock_decoder_0/nor2_9/active_50_424# , Ir[3] );
nmos #1 ( \regBlock_decoder_0/nor2_9/Y , gnd , Ir[2] );
nmos #1 ( \regBlock_decoder_0/nor2_9/Y , gnd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/and2_2/active_10_331# , vdd , \regBlock_decoder_0/nor2_3/Y );
pmos #1 ( \regBlock_decoder_0/and2_2/active_10_331# , vdd , \mux2_7/Y );
pmos #1 ( Rs1[4] , vdd , \regBlock_decoder_0/and2_2/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_2/active_10_331# , \regBlock_decoder_0/and2_2/active_35_331# , \regBlock_decoder_0/nor2_3/Y );
nmos #1 ( \regBlock_decoder_0/and2_2/active_35_331# , gnd , \mux2_7/Y );
nmos #1 ( Rs1[4] , gnd , \regBlock_decoder_0/and2_2/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_3/active_50_424# , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor2_3/Y , \regBlock_decoder_0/nor2_3/active_50_424# , \mux2_9/Y );
nmos #1 ( \regBlock_decoder_0/nor2_3/Y , gnd , \mux2_11/Y );
nmos #1 ( \regBlock_decoder_0/nor2_3/Y , gnd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/and2_17/active_10_331# , vdd , \regBlock_decoder_0/and2_17/A );
pmos #1 ( \regBlock_decoder_0/and2_17/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[4] , vdd , \regBlock_decoder_0/and2_17/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_17/active_10_331# , \regBlock_decoder_0/and2_17/active_35_331# , \regBlock_decoder_0/and2_17/A );
nmos #1 ( \regBlock_decoder_0/and2_17/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[4] , gnd , \regBlock_decoder_0/and2_17/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_16/active_10_331# , vdd , \regBlock_decoder_0/nor2_15/Y );
pmos #1 ( \regBlock_decoder_0/and2_16/active_10_331# , vdd , Rw2 );
pmos #1 ( \regBlock_decoder_0/and2_17/A , vdd , \regBlock_decoder_0/and2_16/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_16/active_10_331# , \regBlock_decoder_0/and2_16/active_35_331# , \regBlock_decoder_0/nor2_15/Y );
nmos #1 ( \regBlock_decoder_0/and2_16/active_35_331# , gnd , Rw2 );
nmos #1 ( \regBlock_decoder_0/and2_17/A , gnd , \regBlock_decoder_0/and2_16/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_15/active_50_424# , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor2_15/Y , \regBlock_decoder_0/nor2_15/active_50_424# , Rw1 );
nmos #1 ( \regBlock_decoder_0/nor2_15/Y , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor2_15/Y , gnd , Rw1 );
pmos #1 ( \regBlock_decoder_0/nor2_8/active_50_424# , vdd , \regBlock_decoder_0/nor2_8/A );
pmos #1 ( Rs2[3] , \regBlock_decoder_0/nor2_8/active_50_424# , Ir[4] );
nmos #1 ( Rs2[3] , gnd , \regBlock_decoder_0/nor2_8/A );
nmos #1 ( Rs2[3] , gnd , Ir[4] );
pmos #1 ( \regBlock_decoder_0/nor2_8/A , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor2_8/A , vdd , Ir[3] );
nmos #1 ( \regBlock_decoder_0/nand2_3/active_35_309# , gnd , Ir[2] );
nmos #1 ( \regBlock_decoder_0/nor2_8/A , \regBlock_decoder_0/nand2_3/active_35_309# , Ir[3] );
pmos #1 ( \regBlock_decoder_0/nor2_2/active_50_424# , vdd , \regBlock_decoder_0/nor2_2/A );
pmos #1 ( Rs1[3] , \regBlock_decoder_0/nor2_2/active_50_424# , \mux2_7/Y );
nmos #1 ( Rs1[3] , gnd , \regBlock_decoder_0/nor2_2/A );
nmos #1 ( Rs1[3] , gnd , \mux2_7/Y );
pmos #1 ( \regBlock_decoder_0/nor2_2/A , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor2_2/A , vdd , \mux2_9/Y );
nmos #1 ( \regBlock_decoder_0/nand2_0/active_35_309# , gnd , \mux2_11/Y );
nmos #1 ( \regBlock_decoder_0/nor2_2/A , \regBlock_decoder_0/nand2_0/active_35_309# , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/and2_15/active_10_331# , vdd , \regBlock_decoder_0/nor2_14/Y );
pmos #1 ( \regBlock_decoder_0/and2_15/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[3] , vdd , \regBlock_decoder_0/and2_15/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_15/active_10_331# , \regBlock_decoder_0/and2_15/active_35_331# , \regBlock_decoder_0/nor2_14/Y );
nmos #1 ( \regBlock_decoder_0/and2_15/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[3] , gnd , \regBlock_decoder_0/and2_15/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_14/active_50_424# , vdd , \regBlock_decoder_0/nor2_14/A );
pmos #1 ( \regBlock_decoder_0/nor2_14/Y , \regBlock_decoder_0/nor2_14/active_50_424# , Rw2 );
nmos #1 ( \regBlock_decoder_0/nor2_14/Y , gnd , \regBlock_decoder_0/nor2_14/A );
nmos #1 ( \regBlock_decoder_0/nor2_14/Y , gnd , Rw2 );
pmos #1 ( \regBlock_decoder_0/nor2_14/A , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor2_14/A , vdd , Rw1 );
nmos #1 ( \regBlock_decoder_0/nand2_6/active_35_309# , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor2_14/A , \regBlock_decoder_0/nand2_6/active_35_309# , Rw1 );
pmos #1 ( \regBlock_decoder_0/and2_6/active_10_331# , vdd , \regBlock_decoder_0/nor2_7/Y );
pmos #1 ( \regBlock_decoder_0/and2_6/active_10_331# , vdd , Ir[3] );
pmos #1 ( Rs2[2] , vdd , \regBlock_decoder_0/and2_6/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_6/active_10_331# , \regBlock_decoder_0/and2_6/active_35_331# , \regBlock_decoder_0/nor2_7/Y );
nmos #1 ( \regBlock_decoder_0/and2_6/active_35_331# , gnd , Ir[3] );
nmos #1 ( Rs2[2] , gnd , \regBlock_decoder_0/and2_6/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_7/active_50_424# , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor2_7/Y , \regBlock_decoder_0/nor2_7/active_50_424# , Ir[4] );
nmos #1 ( \regBlock_decoder_0/nor2_7/Y , gnd , Ir[2] );
nmos #1 ( \regBlock_decoder_0/nor2_7/Y , gnd , Ir[4] );
pmos #1 ( \regBlock_decoder_0/and2_1/active_10_331# , vdd , \regBlock_decoder_0/nor2_1/Y );
pmos #1 ( \regBlock_decoder_0/and2_1/active_10_331# , vdd , \mux2_9/Y );
pmos #1 ( Rs1[2] , vdd , \regBlock_decoder_0/and2_1/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_1/active_10_331# , \regBlock_decoder_0/and2_1/active_35_331# , \regBlock_decoder_0/nor2_1/Y );
nmos #1 ( \regBlock_decoder_0/and2_1/active_35_331# , gnd , \mux2_9/Y );
nmos #1 ( Rs1[2] , gnd , \regBlock_decoder_0/and2_1/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_1/active_50_424# , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor2_1/Y , \regBlock_decoder_0/nor2_1/active_50_424# , \mux2_7/Y );
nmos #1 ( \regBlock_decoder_0/nor2_1/Y , gnd , \mux2_11/Y );
nmos #1 ( \regBlock_decoder_0/nor2_1/Y , gnd , \mux2_7/Y );
pmos #1 ( \regBlock_decoder_0/and2_14/active_10_331# , vdd , \regBlock_decoder_0/and2_14/A );
pmos #1 ( \regBlock_decoder_0/and2_14/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[2] , vdd , \regBlock_decoder_0/and2_14/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_14/active_10_331# , \regBlock_decoder_0/and2_14/active_35_331# , \regBlock_decoder_0/and2_14/A );
nmos #1 ( \regBlock_decoder_0/and2_14/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[2] , gnd , \regBlock_decoder_0/and2_14/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_13/active_10_331# , vdd , \regBlock_decoder_0/nor2_13/Y );
pmos #1 ( \regBlock_decoder_0/and2_13/active_10_331# , vdd , Rw1 );
pmos #1 ( \regBlock_decoder_0/and2_14/A , vdd , \regBlock_decoder_0/and2_13/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_13/active_10_331# , \regBlock_decoder_0/and2_13/active_35_331# , \regBlock_decoder_0/nor2_13/Y );
nmos #1 ( \regBlock_decoder_0/and2_13/active_35_331# , gnd , Rw1 );
nmos #1 ( \regBlock_decoder_0/and2_14/A , gnd , \regBlock_decoder_0/and2_13/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_13/active_50_424# , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor2_13/Y , \regBlock_decoder_0/nor2_13/active_50_424# , Rw2 );
nmos #1 ( \regBlock_decoder_0/nor2_13/Y , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor2_13/Y , gnd , Rw2 );
pmos #1 ( \regBlock_decoder_0/and2_5/active_10_331# , vdd , \regBlock_decoder_0/nor2_6/Y );
pmos #1 ( \regBlock_decoder_0/and2_5/active_10_331# , vdd , Ir[2] );
pmos #1 ( Rs2[1] , vdd , \regBlock_decoder_0/and2_5/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_5/active_10_331# , \regBlock_decoder_0/and2_5/active_35_331# , \regBlock_decoder_0/nor2_6/Y );
nmos #1 ( \regBlock_decoder_0/and2_5/active_35_331# , gnd , Ir[2] );
nmos #1 ( Rs2[1] , gnd , \regBlock_decoder_0/and2_5/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_6/active_50_424# , vdd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/nor2_6/Y , \regBlock_decoder_0/nor2_6/active_50_424# , Ir[4] );
nmos #1 ( \regBlock_decoder_0/nor2_6/Y , gnd , Ir[3] );
nmos #1 ( \regBlock_decoder_0/nor2_6/Y , gnd , Ir[4] );
pmos #1 ( \regBlock_decoder_0/and2_0/active_10_331# , vdd , \regBlock_decoder_0/nor2_0/Y );
pmos #1 ( \regBlock_decoder_0/and2_0/active_10_331# , vdd , \mux2_11/Y );
pmos #1 ( Rs1[1] , vdd , \regBlock_decoder_0/and2_0/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_0/active_10_331# , \regBlock_decoder_0/and2_0/active_35_331# , \regBlock_decoder_0/nor2_0/Y );
nmos #1 ( \regBlock_decoder_0/and2_0/active_35_331# , gnd , \mux2_11/Y );
nmos #1 ( Rs1[1] , gnd , \regBlock_decoder_0/and2_0/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_0/active_50_424# , vdd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/nor2_0/Y , \regBlock_decoder_0/nor2_0/active_50_424# , \mux2_7/Y );
nmos #1 ( \regBlock_decoder_0/nor2_0/Y , gnd , \mux2_9/Y );
nmos #1 ( \regBlock_decoder_0/nor2_0/Y , gnd , \mux2_7/Y );
pmos #1 ( \regBlock_decoder_0/and2_12/active_10_331# , vdd , \regBlock_decoder_0/and2_12/A );
pmos #1 ( \regBlock_decoder_0/and2_12/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[1] , vdd , \regBlock_decoder_0/and2_12/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_12/active_10_331# , \regBlock_decoder_0/and2_12/active_35_331# , \regBlock_decoder_0/and2_12/A );
nmos #1 ( \regBlock_decoder_0/and2_12/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[1] , gnd , \regBlock_decoder_0/and2_12/active_10_331# );
pmos #1 ( \regBlock_decoder_0/and2_11/active_10_331# , vdd , \regBlock_decoder_0/nor2_12/Y );
pmos #1 ( \regBlock_decoder_0/and2_11/active_10_331# , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/and2_12/A , vdd , \regBlock_decoder_0/and2_11/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_11/active_10_331# , \regBlock_decoder_0/and2_11/active_35_331# , \regBlock_decoder_0/nor2_12/Y );
nmos #1 ( \regBlock_decoder_0/and2_11/active_35_331# , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/and2_12/A , gnd , \regBlock_decoder_0/and2_11/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor2_12/active_50_424# , vdd , Rw1 );
pmos #1 ( \regBlock_decoder_0/nor2_12/Y , \regBlock_decoder_0/nor2_12/active_50_424# , Rw2 );
nmos #1 ( \regBlock_decoder_0/nor2_12/Y , gnd , Rw1 );
nmos #1 ( \regBlock_decoder_0/nor2_12/Y , gnd , Rw2 );
pmos #1 ( \regBlock_decoder_0/nor3_1/active_46_442# , vdd , Ir[2] );
pmos #1 ( \regBlock_decoder_0/nor3_1/active_73_442# , \regBlock_decoder_0/nor3_1/active_46_442# , Ir[4] );
tranif0 #1 ( \regBlock_decoder_0/nor3_1/active_73_442# , Rs2[0] , Ir[3] );
nmos #1 ( Rs2[0] , gnd , Ir[2] );
nmos #1 ( Rs2[0] , gnd , Ir[4] );
nmos #1 ( Rs2[0] , gnd , Ir[3] );
pmos #1 ( \regBlock_decoder_0/nor3_0/active_46_442# , vdd , \mux2_11/Y );
pmos #1 ( \regBlock_decoder_0/nor3_0/active_73_442# , \regBlock_decoder_0/nor3_0/active_46_442# , \mux2_7/Y );
tranif0 #1 ( \regBlock_decoder_0/nor3_0/active_73_442# , Rs1[0] , \mux2_9/Y );
nmos #1 ( Rs1[0] , gnd , \mux2_11/Y );
nmos #1 ( Rs1[0] , gnd , \mux2_7/Y );
nmos #1 ( Rs1[0] , gnd , \mux2_9/Y );
pmos #1 ( \regBlock_decoder_0/and2_10/active_10_331# , vdd , \regBlock_decoder_0/nor3_2/Y );
pmos #1 ( \regBlock_decoder_0/and2_10/active_10_331# , vdd , RegWe );
pmos #1 ( Rw[0] , vdd , \regBlock_decoder_0/and2_10/active_10_331# );
nmos #1 ( \regBlock_decoder_0/and2_10/active_10_331# , \regBlock_decoder_0/and2_10/active_35_331# , \regBlock_decoder_0/nor3_2/Y );
nmos #1 ( \regBlock_decoder_0/and2_10/active_35_331# , gnd , RegWe );
nmos #1 ( Rw[0] , gnd , \regBlock_decoder_0/and2_10/active_10_331# );
pmos #1 ( \regBlock_decoder_0/nor3_2/active_46_442# , vdd , Rw0 );
pmos #1 ( \regBlock_decoder_0/nor3_2/active_73_442# , \regBlock_decoder_0/nor3_2/active_46_442# , Rw2 );
tranif0 #1 ( \regBlock_decoder_0/nor3_2/active_73_442# , \regBlock_decoder_0/nor3_2/Y , Rw1 );
nmos #1 ( \regBlock_decoder_0/nor3_2/Y , gnd , Rw0 );
nmos #1 ( \regBlock_decoder_0/nor3_2/Y , gnd , Rw2 );
nmos #1 ( \regBlock_decoder_0/nor3_2/Y , gnd , Rw1 );
pmos #1 ( \mux2_0/active_41_643# , vdd , RwSel[1] );
tranif0 #1 ( \mux2_0/active_41_643# , \mux2_0/active_41_317# , \mux2_0/active_41_252# );
tranif0 #1 ( \mux2_0/active_41_317# , \mux2_0/active_41_643# , \mux2_1/Y );
pmos #1 ( \mux2_0/active_41_643# , vdd , vdd );
pmos #1 ( Rw0 , vdd , \mux2_0/active_41_317# );
pmos #1 ( \mux2_0/active_41_252# , vdd , RwSel[1] );
nmos #1 ( \mux2_0/active_41_317# , \mux2_0/active_16_317# , RwSel[1] );
nmos #1 ( \mux2_0/active_41_317# , \mux2_0/active_71_317# , \mux2_0/active_41_252# );
nmos #1 ( \mux2_0/active_71_317# , gnd , \mux2_1/Y );
nmos #1 ( \mux2_0/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_0/active_41_252# , gnd , RwSel[1] );
nmos #1 ( Rw0 , gnd , \mux2_0/active_41_317# );
pmos #1 ( \mux2_1/active_41_643# , vdd , RwSel[0] );
tranif0 #1 ( \mux2_1/active_41_643# , \mux2_1/active_41_317# , \mux2_1/active_41_252# );
tranif0 #1 ( \mux2_1/active_41_317# , \mux2_1/active_41_643# , Ir[5] );
pmos #1 ( \mux2_1/active_41_643# , vdd , Ir[8] );
pmos #1 ( \mux2_1/Y , vdd , \mux2_1/active_41_317# );
pmos #1 ( \mux2_1/active_41_252# , vdd , RwSel[0] );
nmos #1 ( \mux2_1/active_41_317# , \mux2_1/active_16_317# , RwSel[0] );
nmos #1 ( \mux2_1/active_41_317# , \mux2_1/active_71_317# , \mux2_1/active_41_252# );
nmos #1 ( \mux2_1/active_71_317# , gnd , Ir[5] );
nmos #1 ( \mux2_1/active_16_317# , gnd , Ir[8] );
nmos #1 ( \mux2_1/active_41_252# , gnd , RwSel[0] );
nmos #1 ( \mux2_1/Y , gnd , \mux2_1/active_41_317# );
pmos #1 ( \mux2_3/active_41_643# , vdd , RwSel[1] );
tranif0 #1 ( \mux2_3/active_41_643# , \mux2_3/active_41_317# , \mux2_3/active_41_252# );
tranif0 #1 ( \mux2_3/active_41_317# , \mux2_3/active_41_643# , \mux2_2/Y );
pmos #1 ( \mux2_3/active_41_643# , vdd , vdd );
pmos #1 ( Rw1 , vdd , \mux2_3/active_41_317# );
pmos #1 ( \mux2_3/active_41_252# , vdd , RwSel[1] );
nmos #1 ( \mux2_3/active_41_317# , \mux2_3/active_16_317# , RwSel[1] );
nmos #1 ( \mux2_3/active_41_317# , \mux2_3/active_71_317# , \mux2_3/active_41_252# );
nmos #1 ( \mux2_3/active_71_317# , gnd , \mux2_2/Y );
nmos #1 ( \mux2_3/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_3/active_41_252# , gnd , RwSel[1] );
nmos #1 ( Rw1 , gnd , \mux2_3/active_41_317# );
pmos #1 ( \mux2_2/active_41_643# , vdd , RwSel[0] );
tranif0 #1 ( \mux2_2/active_41_643# , \mux2_2/active_41_317# , \mux2_2/active_41_252# );
tranif0 #1 ( \mux2_2/active_41_317# , \mux2_2/active_41_643# , Ir[6] );
pmos #1 ( \mux2_2/active_41_643# , vdd , Ir[9] );
pmos #1 ( \mux2_2/Y , vdd , \mux2_2/active_41_317# );
pmos #1 ( \mux2_2/active_41_252# , vdd , RwSel[0] );
nmos #1 ( \mux2_2/active_41_317# , \mux2_2/active_16_317# , RwSel[0] );
nmos #1 ( \mux2_2/active_41_317# , \mux2_2/active_71_317# , \mux2_2/active_41_252# );
nmos #1 ( \mux2_2/active_71_317# , gnd , Ir[6] );
nmos #1 ( \mux2_2/active_16_317# , gnd , Ir[9] );
nmos #1 ( \mux2_2/active_41_252# , gnd , RwSel[0] );
nmos #1 ( \mux2_2/Y , gnd , \mux2_2/active_41_317# );
pmos #1 ( \mux2_5/active_41_643# , vdd , RwSel[1] );
tranif0 #1 ( \mux2_5/active_41_643# , \mux2_5/active_41_317# , \mux2_5/active_41_252# );
tranif0 #1 ( \mux2_5/active_41_317# , \mux2_5/active_41_643# , \mux2_4/Y );
pmos #1 ( \mux2_5/active_41_643# , vdd , vdd );
pmos #1 ( Rw2 , vdd , \mux2_5/active_41_317# );
pmos #1 ( \mux2_5/active_41_252# , vdd , RwSel[1] );
nmos #1 ( \mux2_5/active_41_317# , \mux2_5/active_16_317# , RwSel[1] );
nmos #1 ( \mux2_5/active_41_317# , \mux2_5/active_71_317# , \mux2_5/active_41_252# );
nmos #1 ( \mux2_5/active_71_317# , gnd , \mux2_4/Y );
nmos #1 ( \mux2_5/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_5/active_41_252# , gnd , RwSel[1] );
nmos #1 ( Rw2 , gnd , \mux2_5/active_41_317# );
pmos #1 ( \mux2_4/active_41_643# , vdd , RwSel[0] );
tranif0 #1 ( \mux2_4/active_41_643# , \mux2_4/active_41_317# , \mux2_4/active_41_252# );
tranif0 #1 ( \mux2_4/active_41_317# , \mux2_4/active_41_643# , Ir[7] );
pmos #1 ( \mux2_4/active_41_643# , vdd , Ir[10] );
pmos #1 ( \mux2_4/Y , vdd , \mux2_4/active_41_317# );
pmos #1 ( \mux2_4/active_41_252# , vdd , RwSel[0] );
nmos #1 ( \mux2_4/active_41_317# , \mux2_4/active_16_317# , RwSel[0] );
nmos #1 ( \mux2_4/active_41_317# , \mux2_4/active_71_317# , \mux2_4/active_41_252# );
nmos #1 ( \mux2_4/active_71_317# , gnd , Ir[7] );
nmos #1 ( \mux2_4/active_16_317# , gnd , Ir[10] );
nmos #1 ( \mux2_4/active_41_252# , gnd , RwSel[0] );
nmos #1 ( \mux2_4/Y , gnd , \mux2_4/active_41_317# );
pmos #1 ( \mux2_11/active_41_643# , vdd , Rs1Sel[1] );
tranif0 #1 ( \mux2_11/active_41_643# , \mux2_11/active_41_317# , \mux2_11/active_41_252# );
tranif0 #1 ( \mux2_11/active_41_317# , \mux2_11/active_41_643# , \mux2_10/Y );
pmos #1 ( \mux2_11/active_41_643# , vdd , vdd );
pmos #1 ( \mux2_11/Y , vdd , \mux2_11/active_41_317# );
pmos #1 ( \mux2_11/active_41_252# , vdd , Rs1Sel[1] );
nmos #1 ( \mux2_11/active_41_317# , \mux2_11/active_16_317# , Rs1Sel[1] );
nmos #1 ( \mux2_11/active_41_317# , \mux2_11/active_71_317# , \mux2_11/active_41_252# );
nmos #1 ( \mux2_11/active_71_317# , gnd , \mux2_10/Y );
nmos #1 ( \mux2_11/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_11/active_41_252# , gnd , Rs1Sel[1] );
nmos #1 ( \mux2_11/Y , gnd , \mux2_11/active_41_317# );
pmos #1 ( \mux2_10/active_41_643# , vdd , Rs1Sel[0] );
tranif0 #1 ( \mux2_10/active_41_643# , \mux2_10/active_41_317# , \mux2_10/active_41_252# );
tranif0 #1 ( \mux2_10/active_41_317# , \mux2_10/active_41_643# , Ir[8] );
pmos #1 ( \mux2_10/active_41_643# , vdd , Ir[5] );
pmos #1 ( \mux2_10/Y , vdd , \mux2_10/active_41_317# );
pmos #1 ( \mux2_10/active_41_252# , vdd , Rs1Sel[0] );
nmos #1 ( \mux2_10/active_41_317# , \mux2_10/active_16_317# , Rs1Sel[0] );
nmos #1 ( \mux2_10/active_41_317# , \mux2_10/active_71_317# , \mux2_10/active_41_252# );
nmos #1 ( \mux2_10/active_71_317# , gnd , Ir[8] );
nmos #1 ( \mux2_10/active_16_317# , gnd , Ir[5] );
nmos #1 ( \mux2_10/active_41_252# , gnd , Rs1Sel[0] );
nmos #1 ( \mux2_10/Y , gnd , \mux2_10/active_41_317# );
pmos #1 ( \mux2_9/active_41_643# , vdd , Rs1Sel[1] );
tranif0 #1 ( \mux2_9/active_41_643# , \mux2_9/active_41_317# , \mux2_9/active_41_252# );
tranif0 #1 ( \mux2_9/active_41_317# , \mux2_9/active_41_643# , \mux2_8/Y );
pmos #1 ( \mux2_9/active_41_643# , vdd , vdd );
pmos #1 ( \mux2_9/Y , vdd , \mux2_9/active_41_317# );
pmos #1 ( \mux2_9/active_41_252# , vdd , Rs1Sel[1] );
nmos #1 ( \mux2_9/active_41_317# , \mux2_9/active_16_317# , Rs1Sel[1] );
nmos #1 ( \mux2_9/active_41_317# , \mux2_9/active_71_317# , \mux2_9/active_41_252# );
nmos #1 ( \mux2_9/active_71_317# , gnd , \mux2_8/Y );
nmos #1 ( \mux2_9/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_9/active_41_252# , gnd , Rs1Sel[1] );
nmos #1 ( \mux2_9/Y , gnd , \mux2_9/active_41_317# );
pmos #1 ( \mux2_8/active_41_643# , vdd , Rs1Sel[0] );
tranif0 #1 ( \mux2_8/active_41_643# , \mux2_8/active_41_317# , \mux2_8/active_41_252# );
tranif0 #1 ( \mux2_8/active_41_317# , \mux2_8/active_41_643# , Ir[9] );
pmos #1 ( \mux2_8/active_41_643# , vdd , Ir[6] );
pmos #1 ( \mux2_8/Y , vdd , \mux2_8/active_41_317# );
pmos #1 ( \mux2_8/active_41_252# , vdd , Rs1Sel[0] );
nmos #1 ( \mux2_8/active_41_317# , \mux2_8/active_16_317# , Rs1Sel[0] );
nmos #1 ( \mux2_8/active_41_317# , \mux2_8/active_71_317# , \mux2_8/active_41_252# );
nmos #1 ( \mux2_8/active_71_317# , gnd , Ir[9] );
nmos #1 ( \mux2_8/active_16_317# , gnd , Ir[6] );
nmos #1 ( \mux2_8/active_41_252# , gnd , Rs1Sel[0] );
nmos #1 ( \mux2_8/Y , gnd , \mux2_8/active_41_317# );
pmos #1 ( \mux2_7/active_41_643# , vdd , Rs1Sel[1] );
tranif0 #1 ( \mux2_7/active_41_643# , \mux2_7/active_41_317# , \mux2_7/active_41_252# );
tranif0 #1 ( \mux2_7/active_41_317# , \mux2_7/active_41_643# , \mux2_6/Y );
pmos #1 ( \mux2_7/active_41_643# , vdd , vdd );
pmos #1 ( \mux2_7/Y , vdd , \mux2_7/active_41_317# );
pmos #1 ( \mux2_7/active_41_252# , vdd , Rs1Sel[1] );
nmos #1 ( \mux2_7/active_41_317# , \mux2_7/active_16_317# , Rs1Sel[1] );
nmos #1 ( \mux2_7/active_41_317# , \mux2_7/active_71_317# , \mux2_7/active_41_252# );
nmos #1 ( \mux2_7/active_71_317# , gnd , \mux2_6/Y );
nmos #1 ( \mux2_7/active_16_317# , gnd , vdd );
nmos #1 ( \mux2_7/active_41_252# , gnd , Rs1Sel[1] );
nmos #1 ( \mux2_7/Y , gnd , \mux2_7/active_41_317# );
pmos #1 ( \mux2_6/active_41_643# , vdd , Rs1Sel[0] );
tranif0 #1 ( \mux2_6/active_41_643# , \mux2_6/active_41_317# , \mux2_6/active_41_252# );
tranif0 #1 ( \mux2_6/active_41_317# , \mux2_6/active_41_643# , Ir[10] );
pmos #1 ( \mux2_6/active_41_643# , vdd , Ir[7] );
pmos #1 ( \mux2_6/Y , vdd , \mux2_6/active_41_317# );
pmos #1 ( \mux2_6/active_41_252# , vdd , Rs1Sel[0] );
nmos #1 ( \mux2_6/active_41_317# , \mux2_6/active_16_317# , Rs1Sel[0] );
nmos #1 ( \mux2_6/active_41_317# , \mux2_6/active_71_317# , \mux2_6/active_41_252# );
nmos #1 ( \mux2_6/active_71_317# , gnd , Ir[10] );
nmos #1 ( \mux2_6/active_16_317# , gnd , Ir[7] );
nmos #1 ( \mux2_6/active_41_252# , gnd , Rs1Sel[0] );
nmos #1 ( \mux2_6/Y , gnd , \mux2_6/active_41_317# );
pmos #1 ( \leftbuf_1/active_377_342# , vdd , Clock );
pmos #1 ( \leftbuf_1/active_432_308# , vdd , \leftbuf_1/active_377_342# );
pmos #1 ( \leftbuf_1/active_487_216# , vdd , \leftbuf_1/active_432_308# );
pmos #1 ( \leftbuf_1/active_487_216# , vdd , \leftbuf_1/active_432_308# );
pmos #1 ( \mux2_9/Clock , vdd , \leftbuf_1/active_487_216# );
pmos #1 ( \mux2_9/Clock , vdd , \leftbuf_1/active_487_216# );
pmos #1 ( \mux2_9/Clock , vdd , \leftbuf_1/active_487_216# );
pmos #1 ( \mux2_9/Clock , vdd , \leftbuf_1/active_487_216# );
pmos #1 ( \leftbuf_1/active_714_342# , vdd , Test );
pmos #1 ( \leftbuf_1/active_769_308# , vdd , \leftbuf_1/active_714_342# );
pmos #1 ( \leftbuf_1/active_824_216# , vdd , \leftbuf_1/active_769_308# );
pmos #1 ( \leftbuf_1/active_824_216# , vdd , \leftbuf_1/active_769_308# );
pmos #1 ( \mux2_9/Test , vdd , \leftbuf_1/active_824_216# );
pmos #1 ( \mux2_9/Test , vdd , \leftbuf_1/active_824_216# );
pmos #1 ( \mux2_9/Test , vdd , \leftbuf_1/active_824_216# );
pmos #1 ( \mux2_9/Test , vdd , \leftbuf_1/active_824_216# );
pmos #1 ( \leftbuf_1/active_1051_342# , vdd , nReset );
pmos #1 ( \leftbuf_1/active_1106_308# , vdd , \leftbuf_1/active_1051_342# );
pmos #1 ( \leftbuf_1/active_1161_216# , vdd , \leftbuf_1/active_1106_308# );
pmos #1 ( \leftbuf_1/active_1161_216# , vdd , \leftbuf_1/active_1106_308# );
pmos #1 ( \mux2_9/nReset , vdd , \leftbuf_1/active_1161_216# );
pmos #1 ( \mux2_9/nReset , vdd , \leftbuf_1/active_1161_216# );
pmos #1 ( \mux2_9/nReset , vdd , \leftbuf_1/active_1161_216# );
pmos #1 ( \mux2_9/nReset , vdd , \leftbuf_1/active_1161_216# );
pmos #1 ( SDO , vdd , \leftbuf_1/nSDO );
nmos #1 ( \leftbuf_1/active_377_342# , gnd , Clock );
nmos #1 ( \leftbuf_1/active_432_308# , gnd , \leftbuf_1/active_377_342# );
nmos #1 ( \leftbuf_1/active_487_216# , gnd , \leftbuf_1/active_432_308# );
nmos #1 ( \mux2_9/Clock , gnd , \leftbuf_1/active_487_216# );
nmos #1 ( \mux2_9/Clock , gnd , \leftbuf_1/active_487_216# );
nmos #1 ( \leftbuf_1/active_714_342# , gnd , Test );
nmos #1 ( \leftbuf_1/active_769_308# , gnd , \leftbuf_1/active_714_342# );
nmos #1 ( \leftbuf_1/active_824_216# , gnd , \leftbuf_1/active_769_308# );
nmos #1 ( \mux2_9/Test , gnd , \leftbuf_1/active_824_216# );
nmos #1 ( \mux2_9/Test , gnd , \leftbuf_1/active_824_216# );
nmos #1 ( \leftbuf_1/active_1051_342# , gnd , nReset );
nmos #1 ( \leftbuf_1/active_1106_308# , gnd , \leftbuf_1/active_1051_342# );
nmos #1 ( \leftbuf_1/active_1161_216# , gnd , \leftbuf_1/active_1106_308# );
nmos #1 ( \mux2_9/nReset , gnd , \leftbuf_1/active_1161_216# );
nmos #1 ( \mux2_9/nReset , gnd , \leftbuf_1/active_1161_216# );
nmos #1 ( SDO , gnd , \leftbuf_1/nSDO );
