// generated by newgenasym  Wed Nov 13 11:05:36 2019


module si5395 (\a0/cs , \a1/sdo , fdec, finc, i2c_sel, in0, \in0* , in1, \in1* , in2,
        \in2* , \in3/fb_in , \in3/fb_in* , in_sel0, in_sel1, \intr* , \lol* ,
        \oe* , out0, \out0* , out1, \out1* , out2, \out2* , out3, \out3* , out4,
        \out4* , out5, \out5* , out6, \out6* , out7, \out7* , out8, \out8* ,
        out9, \out9* , \rst* , rsvd1, rsvd2, rsvd3, rsvd4, rsvd5, sclk,
        \sda/sdio , vddo0, vddo1, vddo2, vddo3, vddo4, vddo5, vddo6,
        vddo7, vddo8, vddo9, x1, x2, xa, xb);
    input \a0/cs ;
    inout \a1/sdo ;
    input fdec;
    input finc;
    input i2c_sel;
    input in0;
    input \in0* ;
    input in1;
    input \in1* ;
    input in2;
    input \in2* ;
    input \in3/fb_in ;
    input \in3/fb_in* ;
    input in_sel0;
    input in_sel1;
    output \intr* ;
    output \lol* ;
    input \oe* ;
    output out0;
    output \out0* ;
    output out1;
    output \out1* ;
    output out2;
    output \out2* ;
    output out3;
    output \out3* ;
    output out4;
    output \out4* ;
    output out5;
    output \out5* ;
    output out6;
    output \out6* ;
    output out7;
    output \out7* ;
    output out8;
    output \out8* ;
    output out9;
    output \out9* ;
    input \rst* ;
    inout rsvd1;
    inout rsvd2;
    inout rsvd3;
    inout rsvd4;
    inout rsvd5;
    input sclk;
    inout \sda/sdio ;
    input vddo0;
    input vddo1;
    inout vddo2;
    input vddo3;
    input vddo4;
    input vddo5;
    input vddo6;
    input vddo7;
    input vddo8;
    input vddo9;
    input x1;
    input x2;
    input xa;
    input xb;


    initial
        begin
        end

endmodule
