
*** Running vivado
    with args -log design_1_myproject_axi_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_myproject_axi_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12702 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1994.500 ; gain = 202.715 ; free physical = 149 ; free virtual = 572
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_3' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_3/synth/design_1_myproject_axi_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state6 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state11 bound to: 7'b1000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi.v:93]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_AXILiteS_s_axi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_VECTOR_ROWS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_VECTOR_ROWS_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:160]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_AXILiteS_s_axi' (1#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_entry153' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_entry153.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_entry153.v:52]
INFO: [Synth 8-6155] done synthesizing module 'myproject_entry153' (2#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_entry153.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_3' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:363]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_3_bkb' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_3_bkb_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_3_bkb_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_3_bkb_rom' (3#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_3_bkb' (4#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_bkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_3_cud' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_cud.v:39]
	Parameter DataWidth bound to: 112 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_3_cud_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_cud.v:6]
	Parameter DWIDTH bound to: 112 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_3_cud_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_cud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_3_cud_rom' (5#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_cud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_3_cud' (6#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3_cud.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_lshdEe' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_lshdEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 256 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 256 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter K bound to: 2 - type: integer 
	Parameter LATENCY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_lshdEe' (7#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_lshdEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_muxeOg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxeOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_muxeOg' (8#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxeOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_muxfYi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_muxfYi' (9#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxfYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mulg8j' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mulg8j_DSP48_0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mulg8j_DSP48_0' (10#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mulg8j' (11#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5876]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_3' (12#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:4969]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_1' (13#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:324]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_1_hbi' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1_hbi.v:39]
	Parameter DataWidth bound to: 224 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_1_hbi_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1_hbi.v:6]
	Parameter DWIDTH bound to: 224 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_1_hbi_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1_hbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_1_hbi_rom' (14#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1_hbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_1_hbi' (15#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1_hbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_muxibs' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 7 - type: integer 
	Parameter din4_WIDTH bound to: 7 - type: integer 
	Parameter din5_WIDTH bound to: 7 - type: integer 
	Parameter din6_WIDTH bound to: 7 - type: integer 
	Parameter din7_WIDTH bound to: 7 - type: integer 
	Parameter din8_WIDTH bound to: 7 - type: integer 
	Parameter din9_WIDTH bound to: 7 - type: integer 
	Parameter din10_WIDTH bound to: 7 - type: integer 
	Parameter din11_WIDTH bound to: 7 - type: integer 
	Parameter din12_WIDTH bound to: 7 - type: integer 
	Parameter din13_WIDTH bound to: 7 - type: integer 
	Parameter din14_WIDTH bound to: 7 - type: integer 
	Parameter din15_WIDTH bound to: 7 - type: integer 
	Parameter din16_WIDTH bound to: 7 - type: integer 
	Parameter din17_WIDTH bound to: 7 - type: integer 
	Parameter din18_WIDTH bound to: 7 - type: integer 
	Parameter din19_WIDTH bound to: 7 - type: integer 
	Parameter din20_WIDTH bound to: 7 - type: integer 
	Parameter din21_WIDTH bound to: 7 - type: integer 
	Parameter din22_WIDTH bound to: 7 - type: integer 
	Parameter din23_WIDTH bound to: 7 - type: integer 
	Parameter din24_WIDTH bound to: 7 - type: integer 
	Parameter din25_WIDTH bound to: 7 - type: integer 
	Parameter din26_WIDTH bound to: 7 - type: integer 
	Parameter din27_WIDTH bound to: 7 - type: integer 
	Parameter din28_WIDTH bound to: 7 - type: integer 
	Parameter din29_WIDTH bound to: 7 - type: integer 
	Parameter din30_WIDTH bound to: 7 - type: integer 
	Parameter din31_WIDTH bound to: 7 - type: integer 
	Parameter din32_WIDTH bound to: 7 - type: integer 
	Parameter din33_WIDTH bound to: 7 - type: integer 
	Parameter din34_WIDTH bound to: 7 - type: integer 
	Parameter din35_WIDTH bound to: 7 - type: integer 
	Parameter din36_WIDTH bound to: 7 - type: integer 
	Parameter din37_WIDTH bound to: 7 - type: integer 
	Parameter din38_WIDTH bound to: 7 - type: integer 
	Parameter din39_WIDTH bound to: 7 - type: integer 
	Parameter din40_WIDTH bound to: 7 - type: integer 
	Parameter din41_WIDTH bound to: 7 - type: integer 
	Parameter din42_WIDTH bound to: 7 - type: integer 
	Parameter din43_WIDTH bound to: 7 - type: integer 
	Parameter din44_WIDTH bound to: 7 - type: integer 
	Parameter din45_WIDTH bound to: 7 - type: integer 
	Parameter din46_WIDTH bound to: 7 - type: integer 
	Parameter din47_WIDTH bound to: 7 - type: integer 
	Parameter din48_WIDTH bound to: 7 - type: integer 
	Parameter din49_WIDTH bound to: 7 - type: integer 
	Parameter din50_WIDTH bound to: 7 - type: integer 
	Parameter din51_WIDTH bound to: 7 - type: integer 
	Parameter din52_WIDTH bound to: 7 - type: integer 
	Parameter din53_WIDTH bound to: 7 - type: integer 
	Parameter din54_WIDTH bound to: 7 - type: integer 
	Parameter din55_WIDTH bound to: 7 - type: integer 
	Parameter din56_WIDTH bound to: 7 - type: integer 
	Parameter din57_WIDTH bound to: 7 - type: integer 
	Parameter din58_WIDTH bound to: 7 - type: integer 
	Parameter din59_WIDTH bound to: 7 - type: integer 
	Parameter din60_WIDTH bound to: 7 - type: integer 
	Parameter din61_WIDTH bound to: 7 - type: integer 
	Parameter din62_WIDTH bound to: 7 - type: integer 
	Parameter din63_WIDTH bound to: 7 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_muxibs' (16#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxibs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_1' (17#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu.v:291]
INFO: [Synth 8-6155] done synthesizing module 'relu' (18#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:260]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_oujbC' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_oujbC_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_oujbC_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_oujbC_rom' (19#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_oujbC' (20#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_oujbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_w8_V' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_w8_V.v:39]
	Parameter DataWidth bound to: 111 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_w8_V_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_w8_V.v:6]
	Parameter DWIDTH bound to: 111 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_w8_V_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_w8_V_rom' (21#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_w8_V' (22#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_muxkbM' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxkbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 7 - type: integer 
	Parameter din4_WIDTH bound to: 7 - type: integer 
	Parameter din5_WIDTH bound to: 7 - type: integer 
	Parameter din6_WIDTH bound to: 7 - type: integer 
	Parameter din7_WIDTH bound to: 7 - type: integer 
	Parameter din8_WIDTH bound to: 7 - type: integer 
	Parameter din9_WIDTH bound to: 7 - type: integer 
	Parameter din10_WIDTH bound to: 7 - type: integer 
	Parameter din11_WIDTH bound to: 7 - type: integer 
	Parameter din12_WIDTH bound to: 7 - type: integer 
	Parameter din13_WIDTH bound to: 7 - type: integer 
	Parameter din14_WIDTH bound to: 7 - type: integer 
	Parameter din15_WIDTH bound to: 7 - type: integer 
	Parameter din16_WIDTH bound to: 7 - type: integer 
	Parameter din17_WIDTH bound to: 7 - type: integer 
	Parameter din18_WIDTH bound to: 7 - type: integer 
	Parameter din19_WIDTH bound to: 7 - type: integer 
	Parameter din20_WIDTH bound to: 7 - type: integer 
	Parameter din21_WIDTH bound to: 7 - type: integer 
	Parameter din22_WIDTH bound to: 7 - type: integer 
	Parameter din23_WIDTH bound to: 7 - type: integer 
	Parameter din24_WIDTH bound to: 7 - type: integer 
	Parameter din25_WIDTH bound to: 7 - type: integer 
	Parameter din26_WIDTH bound to: 7 - type: integer 
	Parameter din27_WIDTH bound to: 7 - type: integer 
	Parameter din28_WIDTH bound to: 7 - type: integer 
	Parameter din29_WIDTH bound to: 7 - type: integer 
	Parameter din30_WIDTH bound to: 7 - type: integer 
	Parameter din31_WIDTH bound to: 7 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_muxkbM' (23#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxkbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource' (24#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_2' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_2.v:291]
INFO: [Synth 8-6155] done synthesizing module 'relu_2' (25#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/relu_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_2' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:125]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_2_lbW' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2_lbW.v:39]
	Parameter DataWidth bound to: 35 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_2_lbW_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2_lbW.v:6]
	Parameter DWIDTH bound to: 35 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_2_lbW_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2_lbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_2_lbW_rom' (26#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2_lbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_2_lbW' (27#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2_lbW.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_2' (28#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency.v:70]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_emb6' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:95]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_emb6_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:32]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_emb6_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_emb6_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_latency_emb6_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_emb6_rom' (29#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_emb6' (30#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_emb6.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_incg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_incg.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_latency_incg_rom' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_incg.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_latency_incg_rom.dat' is read successfully [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_incg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_incg_rom' (31#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_incg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency_incg' (32#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency_incg.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mulocq' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mulocq_DSP48_1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mulocq_DSP48_1' (33#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mulocq' (34#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:29]
INFO: [Synth 8-6155] done synthesizing module 'softmax_latency' (35#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/softmax_latency.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w256_d2_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w256_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w256_d2_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w256_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w256_d2_A_shiftReg' (36#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w256_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w256_d2_A' (37#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w256_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (38#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (39#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w6_d2_A' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w6_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w6_d2_A_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w6_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w6_d2_A_shiftReg' (40#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w6_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w6_d2_A' (41#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/fifo_w6_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_rpcA' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/start_for_dense_rpcA.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_rpcA_shiftReg' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/start_for_dense_rpcA.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_rpcA_shiftReg' (42#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/start_for_dense_rpcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_rpcA' (43#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/start_for_dense_rpcA.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (44#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_muxqcK' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxqcK.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_muxqcK' (45#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_muxqcK.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (46#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (47#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (48#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (48#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (48#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (49#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (50#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_3' (51#1) [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_3/synth/design_1_myproject_axi_0_3.v:57]
WARNING: [Synth 8-3331] design myproject_axi_mulocq_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design softmax_latency_incg has unconnected port reset
WARNING: [Synth 8-3331] design softmax_latency_emb6 has unconnected port reset
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[5]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[4]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[3]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[2]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[1]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_0_V[0]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[5]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[4]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[3]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[2]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[1]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_1_V[0]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[5]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[4]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[3]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[2]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[1]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_2_V[0]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[5]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[4]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[3]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[2]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[1]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_3_V[0]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[5]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[4]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[3]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[2]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[1]
WARNING: [Synth 8-3331] design softmax_latency has unconnected port data_4_V[0]
WARNING: [Synth 8-3331] design dense_resource_2_lbW has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_w8_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_oujbC has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_1_hbi has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mulg8j_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[255]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[254]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[253]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[252]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[251]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[250]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[249]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[248]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[247]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[246]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[245]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[244]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[243]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[242]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[241]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[240]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[239]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[238]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[237]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[236]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[235]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[234]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[233]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[232]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[231]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[230]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[229]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[228]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[227]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[226]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[225]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[224]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[223]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[222]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[221]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[220]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[219]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[218]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[217]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[216]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[215]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[214]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[213]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[212]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[211]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[210]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[209]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[208]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[207]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[206]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[205]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[204]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[203]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[202]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[201]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[200]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[199]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[198]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[197]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[196]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[195]
WARNING: [Synth 8-3331] design myproject_axi_lshdEe has unconnected port din1[194]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.125 ; gain = 368.340 ; free physical = 826 ; free virtual = 1303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2174.969 ; gain = 383.184 ; free physical = 553 ; free virtual = 1312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2174.969 ; gain = 383.184 ; free physical = 553 ; free virtual = 1312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2174.969 ; gain = 0.000 ; free physical = 365 ; free virtual = 1221
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_3/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_3/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.656 ; gain = 0.000 ; free physical = 369 ; free virtual = 1396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2384.500 ; gain = 15.844 ; free physical = 352 ; free virtual = 1385
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 243 ; free virtual = 1363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 242 ; free virtual = 1363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 243 ; free virtual = 1364
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'myproject_axi_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'myproject_axi_AXILiteS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter3_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5956]
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter4_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5957]
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter5_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5958]
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter6_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5959]
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter7_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5960]
INFO: [Synth 8-4471] merging register 'sub_ln160_3_reg_5840_pp0_iter8_reg_reg[0:0]' into 'sub_ln160_3_reg_5840_reg[0:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5952]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:5874]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln160_reg_5860_reg' and it is trimmed from '256' to '16' bits. [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_3.v:3952]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'select_ln22_reg_500_reg[31:0]' into 'row_count_reg[31:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi.v:587]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'myproject_axi_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'myproject_axi_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 625 ; free virtual = 1716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dense_resource_3__GB0 |           1|     29402|
|2     |dense_resource_3__GB1 |           1|      7169|
|3     |myproject__GCB0       |           1|     25691|
|4     |myproject__GCB1       |           1|     18427|
|5     |myproject__GCB2       |           1|     27078|
|6     |myproject_axi__GC0    |           1|      8632|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 69    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 128   
	   2 Input      6 Bit       Adders := 131   
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 263   
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 778   
+---Registers : 
	              256 Bit    Registers := 14    
	              224 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	              111 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 5     
	               22 Bit    Registers := 16    
	               18 Bit    Registers := 36    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 370   
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 85    
	                6 Bit    Registers := 398   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 280   
	                1 Bit    Registers := 880   
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	  65 Input    224 Bit        Muxes := 1     
	  65 Input    112 Bit        Muxes := 1     
	  65 Input    111 Bit        Muxes := 1     
	  33 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1341  
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 126   
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 903   
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1252  
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dense_resource_3_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module myproject_axi_lshdEe 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 5     
	                9 Bit    Registers := 5     
Module myproject_axi_muxeOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_axi_muxfYi__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_muxfYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module myproject_axi_mulg8j_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module myproject_axi_mulg8j_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module dense_resource_3_cud_rom 
Detailed RTL Component Info : 
+---Registers : 
	              112 Bit    Registers := 1     
+---Muxes : 
	  65 Input    112 Bit        Muxes := 1     
Module dense_resource_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 16    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 16    
	               16 Bit    Registers := 66    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 9     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 144   
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dense_resource_oujbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dense_resource_w8_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	              111 Bit    Registers := 1     
+---Muxes : 
	  65 Input    111 Bit        Muxes := 1     
Module myproject_axi_muxkbM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 31    
Module dense_resource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 32    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 112   
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module relu_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 192   
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 32    
Module dense_resource_2_lbW_rom 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
+---Muxes : 
	  33 Input     35 Bit        Muxes := 1     
Module myproject_axi_muxkbM__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 31    
Module dense_resource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w256_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module fifo_w256_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_dense_rpcA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_rpcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w6_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fifo_w6_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module relu_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 64    
	   2 Input      6 Bit       Adders := 64    
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	                6 Bit    Registers := 64    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 384   
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 64    
Module myproject_entry153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module softmax_latency_emb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 5     
Module softmax_latency_incg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module myproject_axi_mulocq_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module myproject_axi_mulocq_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module myproject_axi_mulocq_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module myproject_axi_mulocq_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module myproject_axi_mulocq_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module softmax_latency 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 5     
	               18 Bit    Registers := 25    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 192   
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 32    
Module dense_resource_1_hbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	              224 Bit    Registers := 1     
+---Muxes : 
	  65 Input    224 Bit        Muxes := 1     
Module myproject_axi_muxibs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 63    
Module dense_resource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module myproject 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 522   
+---Registers : 
	                1 Bit    Registers := 261   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module myproject_axi_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module myproject_axi_muxqcK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both_w1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both_w1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module myproject_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U21/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U22/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U23/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U24/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U25/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U26/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U27/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U28/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U29/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U30/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U31/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U32/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U33/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U34/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulg8j_U35/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg[15:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulg8j.v:19]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP mul_ln1118_reg_6062_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln160_2_reg_5882_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: register mul_ln1118_reg_6062_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: operator myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_6062_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_6067_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_94_i_reg_5887_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: register myproject_axi_mulg8j_U21/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: register mul_ln1118_5_reg_6067_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: register myproject_axi_mulg8j_U21/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: operator myproject_axi_mulg8j_U21/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_5_reg_6067_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_6072_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_95_i_reg_5892_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: register myproject_axi_mulg8j_U22/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: register mul_ln1118_6_reg_6072_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: register myproject_axi_mulg8j_U22/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: operator myproject_axi_mulg8j_U22/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_6_reg_6072_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_6077_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_96_i_reg_5897_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: register myproject_axi_mulg8j_U23/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: register mul_ln1118_7_reg_6077_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: register myproject_axi_mulg8j_U23/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: operator myproject_axi_mulg8j_U23/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_7_reg_6077_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_6082_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_97_i_reg_5902_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: register myproject_axi_mulg8j_U24/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: register mul_ln1118_8_reg_6082_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: register myproject_axi_mulg8j_U24/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: operator myproject_axi_mulg8j_U24/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_8_reg_6082_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_6087_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_98_i_reg_5907_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: register myproject_axi_mulg8j_U25/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: register mul_ln1118_9_reg_6087_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: register myproject_axi_mulg8j_U25/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: operator myproject_axi_mulg8j_U25/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_9_reg_6087_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_6092_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_99_i_reg_5912_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: register myproject_axi_mulg8j_U26/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: register mul_ln1118_10_reg_6092_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: register myproject_axi_mulg8j_U26/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: operator myproject_axi_mulg8j_U26/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_10_reg_6092_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_6097_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_100_i_reg_5917_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: register myproject_axi_mulg8j_U27/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: register mul_ln1118_11_reg_6097_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: register myproject_axi_mulg8j_U27/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: operator myproject_axi_mulg8j_U27/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_11_reg_6097_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_6102_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_101_i_reg_5922_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: register myproject_axi_mulg8j_U28/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: register mul_ln1118_12_reg_6102_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: register myproject_axi_mulg8j_U28/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: operator myproject_axi_mulg8j_U28/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_12_reg_6102_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_6107_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_102_i_reg_5927_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: register myproject_axi_mulg8j_U29/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: register mul_ln1118_13_reg_6107_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: register myproject_axi_mulg8j_U29/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: operator myproject_axi_mulg8j_U29/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_13_reg_6107_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_6112_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_103_i_reg_5932_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: register myproject_axi_mulg8j_U30/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: register mul_ln1118_14_reg_6112_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: register myproject_axi_mulg8j_U30/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: operator myproject_axi_mulg8j_U30/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_14_reg_6112_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_6117_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_104_i_reg_5937_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: register myproject_axi_mulg8j_U31/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: register mul_ln1118_15_reg_6117_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: register myproject_axi_mulg8j_U31/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: operator myproject_axi_mulg8j_U31/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_15_reg_6117_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_6122_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_105_i_reg_5942_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: register myproject_axi_mulg8j_U32/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: register mul_ln1118_16_reg_6122_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: register myproject_axi_mulg8j_U32/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: operator myproject_axi_mulg8j_U32/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_16_reg_6122_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_6127_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_106_i_reg_5947_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: register myproject_axi_mulg8j_U33/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: register mul_ln1118_17_reg_6127_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: register myproject_axi_mulg8j_U33/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: operator myproject_axi_mulg8j_U33/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_17_reg_6127_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_6132_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_107_i_reg_5952_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: register myproject_axi_mulg8j_U34/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: register mul_ln1118_18_reg_6132_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: register myproject_axi_mulg8j_U34/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: operator myproject_axi_mulg8j_U34/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_18_reg_6132_reg.
DSP Report: Generating DSP mul_ln1118_19_reg_6137_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_108_i_reg_5957_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: register myproject_axi_mulg8j_U35/myproject_axi_mulg8j_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: register trunc_ln160_1_reg_5877_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: register myproject_axi_mulg8j_U20/myproject_axi_mulg8j_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: register mul_ln1118_19_reg_6137_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: register myproject_axi_mulg8j_U35/myproject_axi_mulg8j_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_19_reg_6137_reg.
DSP Report: operator myproject_axi_mulg8j_U35/myproject_axi_mulg8j_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_19_reg_6137_reg.
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_2649_reg[6:0]' into 'tmp_1_reg_2649_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource.v:1000]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_reg[6:0]' into 'tmp_3_reg_896_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:438]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_reg[6:0]' into 'tmp_3_reg_896_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:438]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_reg[6:0]' into 'tmp_3_reg_896_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:438]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_reg[6:0]' into 'tmp_3_reg_896_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:438]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' into 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:439]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' into 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:439]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' into 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:439]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' into 'tmp_3_reg_896_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_2.v:439]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulocq_U570/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' into 'myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulocq_U571/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' into 'myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulocq_U572/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' into 'myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:19]
INFO: [Synth 8-4471] merging register 'myproject_axi_mulocq_U573/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' into 'myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg[17:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/myproject_axi_mulocq.v:19]
DSP Report: Generating DSP mul_ln1118_reg_521_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_0_V_reg_455_pp0_iter5_reg_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: register inv_exp_sum_V_reg_482_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: register mul_ln1118_reg_521_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: operator myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_reg_521_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_526_reg, operation Mode is: (ACIN2*B'')'.
DSP Report: register exp_res_1_V_reg_461_pp0_iter5_reg_reg is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: register myproject_axi_mulocq_U570/myproject_axi_mulocq_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: register mul_ln1118_1_reg_526_reg is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: register myproject_axi_mulocq_U570/myproject_axi_mulocq_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: operator myproject_axi_mulocq_U570/myproject_axi_mulocq_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1_reg_526_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_531_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_2_V_reg_437_pp0_iter5_reg_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: register myproject_axi_mulocq_U571/myproject_axi_mulocq_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: register inv_exp_sum_V_reg_482_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: register mul_ln1118_2_reg_531_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: register myproject_axi_mulocq_U571/myproject_axi_mulocq_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: operator myproject_axi_mulocq_U571/myproject_axi_mulocq_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_2_reg_531_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_536_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_3_V_reg_443_pp0_iter5_reg_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: register myproject_axi_mulocq_U572/myproject_axi_mulocq_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: register inv_exp_sum_V_reg_482_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: register mul_ln1118_3_reg_536_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: register myproject_axi_mulocq_U572/myproject_axi_mulocq_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: operator myproject_axi_mulocq_U572/myproject_axi_mulocq_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_3_reg_536_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_541_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_4_V_reg_449_pp0_iter5_reg_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: register myproject_axi_mulocq_U573/myproject_axi_mulocq_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: register inv_exp_sum_V_reg_482_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: register myproject_axi_mulocq_U569/myproject_axi_mulocq_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: register mul_ln1118_4_reg_541_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: register myproject_axi_mulocq_U573/myproject_axi_mulocq_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_4_reg_541_reg.
DSP Report: operator myproject_axi_mulocq_U573/myproject_axi_mulocq_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_4_reg_541_reg.
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_reg[6:0]' into 'tmp_8_reg_3144_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1194]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' into 'tmp_8_reg_3144_pp0_iter1_reg_reg[6:0]' [/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/fcb7/hdl/verilog/dense_resource_1.v:1195]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[3]' (FDRE) to 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[2]' (FDRE) to 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[1]' (FDRE) to 'inst/dense_resource_3_U0i_2_1/select_ln160_2_reg_5835_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\select_ln160_2_reg_5835_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter3_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[8]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[6]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[5]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[3]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[2]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter4_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter5_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter6_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter7_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[4]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_pp0_iter8_reg_reg[1]' (FDE) to 'inst/dense_resource_3_U0i_2_1/sub_ln160_3_reg_5840_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_1/\sub_ln160_3_reg_5840_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[0]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[7]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[14]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[21]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[28]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[35]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[42]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[49]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[56]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[63]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[70]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[77]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[84]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[91]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[98]' (FDE) to 'inst/dense_resource_3_U0i_2_2/w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_resource_3_U0i_2_2/\w2_V_U/dense_resource_3_cud_rom_U/q0_reg[105] )
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[105]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[98]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[91]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[91]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[84]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[84]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[77]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[77]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[76]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[76]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[70]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[71]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[72]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[73]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[74]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[75]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[63]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[56]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[49]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[42]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[35]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[28]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[21]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[14]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[7]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[6]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[0]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[1]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[2]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[3]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[4]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_U0/w8_V_U/dense_resource_w8_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_U0/\w8_V_U/dense_resource_w8_V_rom_U /\q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_U0/\tmp_1_reg_2649_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_myproject_fu_179i_2_3/dense_resource_2_U0/w11_V_U/dense_resource_2_lbW_rom_U/q0_reg[28]' (FDE) to 'inst/grp_myproject_fu_179i_2_3/dense_resource_2_U0/w11_V_U/dense_resource_2_lbW_rom_U/q0_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_2_U0/\w11_V_U/dense_resource_2_lbW_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_3/relu_2_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_U0/\trunc_ln160_3_reg_2655_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_2_U0/\trunc_ln76_reg_915_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_U0/\mul_ln1118_reg_2740_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_4/\myproject_entry153_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_4/\myproject_entry153_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_4/relu_1_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/\w5_V_U/dense_resource_1_hbi_rom_U /\q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/relu_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/softmax_latency_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/\trunc_ln76_reg_3163_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/trunc_ln708_117_reg_3368_reg__1)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_519_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\icmp_ln203_reg_529_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\empty_29_reg_524_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\icmp_ln203_reg_529_pp0_iter1_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module myproject_axi_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module myproject_axi_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/dense_resource_U0/\mul_ln1118_reg_2740_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/i_2_2/\acc_V_18_031_reg_1294_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/i_2_2/\acc_V_9_049_reg_1168_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/dense_resource_1_U0/trunc_ln708_117_reg_3368_reg__8)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_18_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_18_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_9_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_9_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_18_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_18_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_9_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_myproject_fu_179i_2_5/layer5_out_9_V_1_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/layer7_out_18_V_1_U/\U_fifo_w6_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/layer7_out_9_V_1_U/\U_fifo_w6_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/layer7_out_18_V_1_U/\U_fifo_w6_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_myproject_fu_179i_2_3/layer7_out_9_V_1_U/\U_fifo_w6_d2_A_ram/SRL_SIG_reg[1][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:02 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 3917 ; free virtual = 5179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------+---------------+----------------+
|Module Name              | RTL Object        | Depth x Width | Implemented As | 
+-------------------------+-------------------+---------------+----------------+
|dense_resource_3_bkb_rom | p_0_out           | 64x2          | LUT            | 
|dense_resource_oujbC_rom | p_0_out           | 64x1          | LUT            | 
|myproject_axi            | p_0_out           | 64x2          | LUT            | 
|dense_resource           | p_0_out           | 64x1          | LUT            | 
|softmax_latency          | y_V_5_reg_472_reg | 1024x18       | Block RAM      | 
+-------------------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_axi   | (A''*B'')'   | 16     | 7      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|softmax_latency | (A''*B'')'   | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|softmax_latency | (ACIN2*B'')' | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|softmax_latency | (A''*B'')'   | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|softmax_latency | (A''*B'')'   | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|softmax_latency | (A''*B'')'   | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dense_resource_3__GB0 |           1|     10694|
|2     |dense_resource_3__GB1 |           1|       623|
|3     |myproject__GCB0       |           1|     20942|
|4     |myproject__GCB1       |           1|     16177|
|5     |myproject__GCB2       |           1|     14846|
|6     |myproject_axi__GC0    |           1|      3118|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 2384.500 ; gain = 592.715 ; free physical = 3779 ; free virtual = 5044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:28 . Memory (MB): peak = 2450.227 ; gain = 658.441 ; free physical = 3738 ; free virtual = 5005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |myproject__GCB2    |           1|     14846|
|2     |myproject_axi__GC0 |           1|      3118|
|3     |myproject_axi_GT0  |           1|     29323|
|4     |myproject_axi_GT1  |           1|     19113|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:41 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3727 ; free virtual = 5017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_myproject_fu_179/dense_resource_3_U0/lshr_ln160_reg_5860 [15] is driving 240 big block pins (URAM, BRAM and DSP loads). Created 24 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3720 ; free virtual = 5011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3720 ; free virtual = 5011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:50 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3715 ; free virtual = 5014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:50 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3715 ; free virtual = 5014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:50 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3702 ; free virtual = 5009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:51 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3702 ; free virtual = 5009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject_axi | grp_myproject_fu_179/softmax_latency_U0/exp_res_2_V_reg_437_pp0_iter4_reg_reg[17]  | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|myproject_axi | grp_myproject_fu_179/softmax_latency_U0/exp_res_3_V_reg_443_pp0_iter4_reg_reg[17]  | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|myproject_axi | grp_myproject_fu_179/softmax_latency_U0/exp_res_4_V_reg_449_pp0_iter4_reg_reg[17]  | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|myproject_axi | grp_myproject_fu_179/dense_resource_3_U0/icmp_ln151_reg_5811_pp0_iter12_reg_reg[0] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject_axi | grp_myproject_fu_179/dense_resource_3_U0/w_index145_reg_828_pp0_iter7_reg_reg[5]   | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject_axi | grp_myproject_fu_179/dense_resource_3_U0/out_index_reg_5870_pp0_iter12_reg_reg[1]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+--------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1143|
|2     |DSP48E1    |    19|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |LUT1       |    60|
|6     |LUT2       |  2807|
|7     |LUT3       |  1901|
|8     |LUT4       |  3728|
|9     |LUT5       |  1675|
|10    |LUT6       |  7224|
|11    |MUXF7      |   102|
|12    |MUXF8      |    24|
|13    |RAMB18E1_2 |     1|
|14    |RAMB18E1_3 |     1|
|15    |RAMB18E1_4 |     2|
|16    |SRL16E     |    63|
|17    |FDRE       | 13484|
|18    |FDSE       |  1019|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             | 33255|
|2     |  inst                               |myproject_axi                | 33255|
|3     |    grp_myproject_fu_179             |myproject                    | 31705|
|4     |      dense_resource_1_U0            |dense_resource_1             |  4615|
|5     |        w5_V_U                       |dense_resource_1_hbi         |   336|
|6     |          dense_resource_1_hbi_rom_U |dense_resource_1_hbi_rom     |   336|
|7     |      dense_resource_2_U0            |dense_resource_2             |   793|
|8     |        w11_V_U                      |dense_resource_2_lbW         |    57|
|9     |          dense_resource_2_lbW_rom_U |dense_resource_2_lbW_rom     |    57|
|10    |      dense_resource_3_U0            |dense_resource_3             |  5576|
|11    |        myproject_axi_lshdEe_U3      |myproject_axi_lshdEe         |   958|
|12    |        myproject_axi_muxeOg_U4      |myproject_axi_muxeOg         |    16|
|13    |        myproject_axi_muxfYi_U10     |myproject_axi_muxfYi         |    16|
|14    |        myproject_axi_muxfYi_U11     |myproject_axi_muxfYi_517     |    16|
|15    |        myproject_axi_muxfYi_U12     |myproject_axi_muxfYi_518     |    16|
|16    |        myproject_axi_muxfYi_U13     |myproject_axi_muxfYi_519     |    16|
|17    |        myproject_axi_muxfYi_U14     |myproject_axi_muxfYi_520     |    16|
|18    |        myproject_axi_muxfYi_U15     |myproject_axi_muxfYi_521     |    16|
|19    |        myproject_axi_muxfYi_U16     |myproject_axi_muxfYi_522     |    16|
|20    |        myproject_axi_muxfYi_U17     |myproject_axi_muxfYi_523     |    16|
|21    |        myproject_axi_muxfYi_U18     |myproject_axi_muxfYi_524     |    16|
|22    |        myproject_axi_muxfYi_U19     |myproject_axi_muxfYi_525     |    16|
|23    |        myproject_axi_muxfYi_U5      |myproject_axi_muxfYi_526     |    16|
|24    |        myproject_axi_muxfYi_U6      |myproject_axi_muxfYi_527     |    16|
|25    |        myproject_axi_muxfYi_U7      |myproject_axi_muxfYi_528     |    16|
|26    |        myproject_axi_muxfYi_U8      |myproject_axi_muxfYi_529     |    16|
|27    |        myproject_axi_muxfYi_U9      |myproject_axi_muxfYi_530     |    16|
|28    |        outidx3_U                    |dense_resource_3_bkb         |     2|
|29    |          dense_resource_3_bkb_rom_U |dense_resource_3_bkb_rom     |     2|
|30    |        w2_V_U                       |dense_resource_3_cud         |   194|
|31    |          dense_resource_3_cud_rom_U |dense_resource_3_cud_rom     |   194|
|32    |      dense_resource_U0              |dense_resource               |  3114|
|33    |        myproject_axi_muxkbM_U398    |myproject_axi_muxkbM         |   156|
|34    |        outidx_U                     |dense_resource_oujbC         |     1|
|35    |          dense_resource_oujbC_rom_U |dense_resource_oujbC_rom     |     1|
|36    |        w8_V_U                       |dense_resource_w8_V          |   176|
|37    |          dense_resource_w8_V_rom_U  |dense_resource_w8_V_rom      |   176|
|38    |      fc1_input_V_c_U                |fifo_w256_d2_A               |   787|
|39    |        U_fifo_w256_d2_A_ram         |fifo_w256_d2_A_shiftReg      |   768|
|40    |      layer10_out_0_V_1_U            |fifo_w6_d2_A                 |    28|
|41    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_516    |    18|
|42    |      layer10_out_10_V_1_U           |fifo_w6_d2_A_3               |    28|
|43    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_515    |    18|
|44    |      layer10_out_11_V_1_U           |fifo_w6_d2_A_4               |    28|
|45    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_514    |    18|
|46    |      layer10_out_12_V_1_U           |fifo_w6_d2_A_5               |    29|
|47    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_513    |    18|
|48    |      layer10_out_13_V_1_U           |fifo_w6_d2_A_6               |    28|
|49    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_512    |    18|
|50    |      layer10_out_14_V_1_U           |fifo_w6_d2_A_7               |    28|
|51    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_511    |    18|
|52    |      layer10_out_15_V_1_U           |fifo_w6_d2_A_8               |    28|
|53    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_510    |    18|
|54    |      layer10_out_16_V_1_U           |fifo_w6_d2_A_9               |    28|
|55    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_509    |    18|
|56    |      layer10_out_17_V_1_U           |fifo_w6_d2_A_10              |    28|
|57    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_508    |    18|
|58    |      layer10_out_18_V_1_U           |fifo_w6_d2_A_11              |    29|
|59    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_507    |    18|
|60    |      layer10_out_19_V_1_U           |fifo_w6_d2_A_12              |    28|
|61    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_506    |    18|
|62    |      layer10_out_1_V_1_U            |fifo_w6_d2_A_13              |    28|
|63    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_505    |    18|
|64    |      layer10_out_20_V_1_U           |fifo_w6_d2_A_14              |    16|
|65    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_504    |     6|
|66    |      layer10_out_21_V_1_U           |fifo_w6_d2_A_15              |    16|
|67    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_503    |     6|
|68    |      layer10_out_22_V_1_U           |fifo_w6_d2_A_16              |    28|
|69    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_502    |    18|
|70    |      layer10_out_23_V_1_U           |fifo_w6_d2_A_17              |    29|
|71    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_501    |    18|
|72    |      layer10_out_24_V_1_U           |fifo_w6_d2_A_18              |    28|
|73    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_500    |    18|
|74    |      layer10_out_25_V_1_U           |fifo_w6_d2_A_19              |    28|
|75    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_499    |    18|
|76    |      layer10_out_26_V_1_U           |fifo_w6_d2_A_20              |    28|
|77    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_498    |    18|
|78    |      layer10_out_27_V_1_U           |fifo_w6_d2_A_21              |    28|
|79    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_497    |    18|
|80    |      layer10_out_28_V_1_U           |fifo_w6_d2_A_22              |    28|
|81    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_496    |    18|
|82    |      layer10_out_29_V_1_U           |fifo_w6_d2_A_23              |    29|
|83    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_495    |    18|
|84    |      layer10_out_2_V_1_U            |fifo_w6_d2_A_24              |    28|
|85    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_494    |    18|
|86    |      layer10_out_30_V_1_U           |fifo_w6_d2_A_25              |    28|
|87    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_493    |    18|
|88    |      layer10_out_31_V_1_U           |fifo_w6_d2_A_26              |    28|
|89    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_492    |    18|
|90    |      layer10_out_3_V_1_U            |fifo_w6_d2_A_27              |    28|
|91    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_491    |    18|
|92    |      layer10_out_4_V_1_U            |fifo_w6_d2_A_28              |    28|
|93    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_490    |    18|
|94    |      layer10_out_5_V_1_U            |fifo_w6_d2_A_29              |    29|
|95    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_489    |    18|
|96    |      layer10_out_6_V_1_U            |fifo_w6_d2_A_30              |    28|
|97    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_488    |    18|
|98    |      layer10_out_7_V_1_U            |fifo_w6_d2_A_31              |    28|
|99    |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_487    |    18|
|100   |      layer10_out_8_V_1_U            |fifo_w6_d2_A_32              |    28|
|101   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_486    |    18|
|102   |      layer10_out_9_V_1_U            |fifo_w6_d2_A_33              |    30|
|103   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_485    |    18|
|104   |      layer11_out_0_V_1_U            |fifo_w16_d2_A                |    39|
|105   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_484   |    30|
|106   |      layer11_out_1_V_1_U            |fifo_w16_d2_A_34             |    39|
|107   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_483   |    30|
|108   |      layer11_out_2_V_1_U            |fifo_w16_d2_A_35             |    40|
|109   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_482   |    30|
|110   |      layer11_out_3_V_1_U            |fifo_w16_d2_A_36             |    39|
|111   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_481   |    30|
|112   |      layer11_out_4_V_1_U            |fifo_w16_d2_A_37             |    41|
|113   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_480   |    30|
|114   |      layer2_out_0_V_1_U             |fifo_w16_d2_A_38             |    84|
|115   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_479   |    72|
|116   |      layer2_out_10_V_1_U            |fifo_w16_d2_A_39             |    83|
|117   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_478   |    72|
|118   |      layer2_out_11_V_1_U            |fifo_w16_d2_A_40             |    84|
|119   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_477   |    72|
|120   |      layer2_out_12_V_1_U            |fifo_w16_d2_A_41             |    83|
|121   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_476   |    72|
|122   |      layer2_out_13_V_1_U            |fifo_w16_d2_A_42             |    83|
|123   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_475   |    72|
|124   |      layer2_out_14_V_1_U            |fifo_w16_d2_A_43             |    83|
|125   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_474   |    72|
|126   |      layer2_out_15_V_1_U            |fifo_w16_d2_A_44             |    84|
|127   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_473   |    72|
|128   |      layer2_out_16_V_1_U            |fifo_w16_d2_A_45             |    83|
|129   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_472   |    72|
|130   |      layer2_out_17_V_1_U            |fifo_w16_d2_A_46             |    83|
|131   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_471   |    72|
|132   |      layer2_out_18_V_1_U            |fifo_w16_d2_A_47             |    83|
|133   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_470   |    72|
|134   |      layer2_out_19_V_1_U            |fifo_w16_d2_A_48             |    84|
|135   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_469   |    72|
|136   |      layer2_out_1_V_1_U             |fifo_w16_d2_A_49             |    83|
|137   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_468   |    72|
|138   |      layer2_out_20_V_1_U            |fifo_w16_d2_A_50             |    83|
|139   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_467   |    72|
|140   |      layer2_out_21_V_1_U            |fifo_w16_d2_A_51             |    83|
|141   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_466   |    72|
|142   |      layer2_out_22_V_1_U            |fifo_w16_d2_A_52             |    84|
|143   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_465   |    72|
|144   |      layer2_out_23_V_1_U            |fifo_w16_d2_A_53             |    83|
|145   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_464   |    72|
|146   |      layer2_out_24_V_1_U            |fifo_w16_d2_A_54             |    84|
|147   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_463   |    72|
|148   |      layer2_out_25_V_1_U            |fifo_w16_d2_A_55             |    83|
|149   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_462   |    72|
|150   |      layer2_out_26_V_1_U            |fifo_w16_d2_A_56             |    83|
|151   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_461   |    72|
|152   |      layer2_out_27_V_1_U            |fifo_w16_d2_A_57             |    83|
|153   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_460   |    72|
|154   |      layer2_out_28_V_1_U            |fifo_w16_d2_A_58             |    84|
|155   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_459   |    72|
|156   |      layer2_out_29_V_1_U            |fifo_w16_d2_A_59             |    83|
|157   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_458   |    72|
|158   |      layer2_out_2_V_1_U             |fifo_w16_d2_A_60             |    83|
|159   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_457   |    72|
|160   |      layer2_out_30_V_1_U            |fifo_w16_d2_A_61             |    83|
|161   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_456   |    72|
|162   |      layer2_out_31_V_1_U            |fifo_w16_d2_A_62             |    84|
|163   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_455   |    72|
|164   |      layer2_out_32_V_1_U            |fifo_w16_d2_A_63             |    83|
|165   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_454   |    72|
|166   |      layer2_out_33_V_1_U            |fifo_w16_d2_A_64             |    83|
|167   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_453   |    72|
|168   |      layer2_out_34_V_1_U            |fifo_w16_d2_A_65             |    83|
|169   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_452   |    72|
|170   |      layer2_out_35_V_1_U            |fifo_w16_d2_A_66             |    84|
|171   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_451   |    72|
|172   |      layer2_out_36_V_1_U            |fifo_w16_d2_A_67             |    83|
|173   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_450   |    72|
|174   |      layer2_out_37_V_1_U            |fifo_w16_d2_A_68             |    83|
|175   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_449   |    72|
|176   |      layer2_out_38_V_1_U            |fifo_w16_d2_A_69             |    83|
|177   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_448   |    72|
|178   |      layer2_out_39_V_1_U            |fifo_w16_d2_A_70             |    84|
|179   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_447   |    72|
|180   |      layer2_out_3_V_1_U             |fifo_w16_d2_A_71             |    83|
|181   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_446   |    72|
|182   |      layer2_out_40_V_1_U            |fifo_w16_d2_A_72             |    84|
|183   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_445   |    72|
|184   |      layer2_out_41_V_1_U            |fifo_w16_d2_A_73             |    83|
|185   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_444   |    72|
|186   |      layer2_out_42_V_1_U            |fifo_w16_d2_A_74             |    83|
|187   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_443   |    72|
|188   |      layer2_out_43_V_1_U            |fifo_w16_d2_A_75             |    83|
|189   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_442   |    72|
|190   |      layer2_out_44_V_1_U            |fifo_w16_d2_A_76             |    84|
|191   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_441   |    72|
|192   |      layer2_out_45_V_1_U            |fifo_w16_d2_A_77             |    83|
|193   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_440   |    72|
|194   |      layer2_out_46_V_1_U            |fifo_w16_d2_A_78             |    83|
|195   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_439   |    72|
|196   |      layer2_out_47_V_1_U            |fifo_w16_d2_A_79             |    83|
|197   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_438   |    72|
|198   |      layer2_out_48_V_1_U            |fifo_w16_d2_A_80             |    84|
|199   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_437   |    72|
|200   |      layer2_out_49_V_1_U            |fifo_w16_d2_A_81             |    83|
|201   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_436   |    72|
|202   |      layer2_out_4_V_1_U             |fifo_w16_d2_A_82             |    83|
|203   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_435   |    72|
|204   |      layer2_out_50_V_1_U            |fifo_w16_d2_A_83             |    83|
|205   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_434   |    72|
|206   |      layer2_out_51_V_1_U            |fifo_w16_d2_A_84             |    84|
|207   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_433   |    72|
|208   |      layer2_out_52_V_1_U            |fifo_w16_d2_A_85             |    83|
|209   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_432   |    72|
|210   |      layer2_out_53_V_1_U            |fifo_w16_d2_A_86             |    83|
|211   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_431   |    72|
|212   |      layer2_out_54_V_1_U            |fifo_w16_d2_A_87             |    84|
|213   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_430   |    72|
|214   |      layer2_out_55_V_1_U            |fifo_w16_d2_A_88             |    83|
|215   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_429   |    72|
|216   |      layer2_out_56_V_1_U            |fifo_w16_d2_A_89             |    83|
|217   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_428   |    72|
|218   |      layer2_out_57_V_1_U            |fifo_w16_d2_A_90             |    83|
|219   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_427   |    72|
|220   |      layer2_out_58_V_1_U            |fifo_w16_d2_A_91             |    84|
|221   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_426   |    72|
|222   |      layer2_out_59_V_1_U            |fifo_w16_d2_A_92             |    83|
|223   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_425   |    72|
|224   |      layer2_out_5_V_1_U             |fifo_w16_d2_A_93             |    83|
|225   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_424   |    72|
|226   |      layer2_out_60_V_1_U            |fifo_w16_d2_A_94             |    83|
|227   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_423   |    72|
|228   |      layer2_out_61_V_1_U            |fifo_w16_d2_A_95             |    84|
|229   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_422   |    72|
|230   |      layer2_out_62_V_1_U            |fifo_w16_d2_A_96             |    83|
|231   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_421   |    72|
|232   |      layer2_out_63_V_1_U            |fifo_w16_d2_A_97             |    84|
|233   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_420   |    72|
|234   |      layer2_out_6_V_1_U             |fifo_w16_d2_A_98             |    83|
|235   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_419   |    72|
|236   |      layer2_out_7_V_1_U             |fifo_w16_d2_A_99             |    83|
|237   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_418   |    72|
|238   |      layer2_out_8_V_1_U             |fifo_w16_d2_A_100            |    83|
|239   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_417   |    72|
|240   |      layer2_out_9_V_1_U             |fifo_w16_d2_A_101            |    83|
|241   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_416   |    72|
|242   |      layer4_out_0_V_1_U             |fifo_w6_d2_A_102             |    30|
|243   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_415    |    19|
|244   |      layer4_out_10_V_1_U            |fifo_w6_d2_A_103             |    29|
|245   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_414    |    19|
|246   |      layer4_out_11_V_1_U            |fifo_w6_d2_A_104             |    29|
|247   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_413    |    19|
|248   |      layer4_out_12_V_1_U            |fifo_w6_d2_A_105             |    29|
|249   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_412    |    19|
|250   |      layer4_out_13_V_1_U            |fifo_w6_d2_A_106             |    29|
|251   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_411    |    19|
|252   |      layer4_out_14_V_1_U            |fifo_w6_d2_A_107             |    32|
|253   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_410    |    19|
|254   |      layer4_out_15_V_1_U            |fifo_w6_d2_A_108             |    29|
|255   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_409    |    19|
|256   |      layer4_out_16_V_1_U            |fifo_w6_d2_A_109             |    29|
|257   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_408    |    19|
|258   |      layer4_out_17_V_1_U            |fifo_w6_d2_A_110             |    29|
|259   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_407    |    19|
|260   |      layer4_out_18_V_1_U            |fifo_w6_d2_A_111             |    29|
|261   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_406    |    19|
|262   |      layer4_out_19_V_1_U            |fifo_w6_d2_A_112             |    29|
|263   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_405    |    19|
|264   |      layer4_out_1_V_1_U             |fifo_w6_d2_A_113             |    30|
|265   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_404    |    19|
|266   |      layer4_out_20_V_1_U            |fifo_w6_d2_A_114             |    29|
|267   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_403    |    19|
|268   |      layer4_out_21_V_1_U            |fifo_w6_d2_A_115             |    29|
|269   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_402    |    19|
|270   |      layer4_out_22_V_1_U            |fifo_w6_d2_A_116             |    29|
|271   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_401    |    19|
|272   |      layer4_out_23_V_1_U            |fifo_w6_d2_A_117             |    29|
|273   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_400    |    19|
|274   |      layer4_out_24_V_1_U            |fifo_w6_d2_A_118             |    30|
|275   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_399    |    19|
|276   |      layer4_out_25_V_1_U            |fifo_w6_d2_A_119             |    30|
|277   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_398    |    19|
|278   |      layer4_out_26_V_1_U            |fifo_w6_d2_A_120             |    30|
|279   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_397    |    19|
|280   |      layer4_out_27_V_1_U            |fifo_w6_d2_A_121             |    29|
|281   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_396    |    19|
|282   |      layer4_out_28_V_1_U            |fifo_w6_d2_A_122             |    29|
|283   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_395    |    19|
|284   |      layer4_out_29_V_1_U            |fifo_w6_d2_A_123             |    29|
|285   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_394    |    19|
|286   |      layer4_out_2_V_1_U             |fifo_w6_d2_A_124             |    29|
|287   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_393    |    19|
|288   |      layer4_out_30_V_1_U            |fifo_w6_d2_A_125             |    30|
|289   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_392    |    19|
|290   |      layer4_out_31_V_1_U            |fifo_w6_d2_A_126             |    29|
|291   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_391    |    19|
|292   |      layer4_out_32_V_1_U            |fifo_w6_d2_A_127             |    29|
|293   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_390    |    19|
|294   |      layer4_out_33_V_1_U            |fifo_w6_d2_A_128             |    29|
|295   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_389    |    19|
|296   |      layer4_out_34_V_1_U            |fifo_w6_d2_A_129             |    29|
|297   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_388    |    19|
|298   |      layer4_out_35_V_1_U            |fifo_w6_d2_A_130             |    29|
|299   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_387    |    19|
|300   |      layer4_out_36_V_1_U            |fifo_w6_d2_A_131             |    30|
|301   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_386    |    19|
|302   |      layer4_out_37_V_1_U            |fifo_w6_d2_A_132             |    29|
|303   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_385    |    19|
|304   |      layer4_out_38_V_1_U            |fifo_w6_d2_A_133             |    29|
|305   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_384    |    19|
|306   |      layer4_out_39_V_1_U            |fifo_w6_d2_A_134             |    30|
|307   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_383    |    19|
|308   |      layer4_out_3_V_1_U             |fifo_w6_d2_A_135             |    29|
|309   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_382    |    19|
|310   |      layer4_out_40_V_1_U            |fifo_w6_d2_A_136             |    29|
|311   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_381    |    19|
|312   |      layer4_out_41_V_1_U            |fifo_w6_d2_A_137             |    31|
|313   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_380    |    19|
|314   |      layer4_out_42_V_1_U            |fifo_w6_d2_A_138             |    29|
|315   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_379    |    19|
|316   |      layer4_out_43_V_1_U            |fifo_w6_d2_A_139             |    29|
|317   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_378    |    19|
|318   |      layer4_out_44_V_1_U            |fifo_w6_d2_A_140             |    29|
|319   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_377    |    19|
|320   |      layer4_out_45_V_1_U            |fifo_w6_d2_A_141             |    29|
|321   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_376    |    19|
|322   |      layer4_out_46_V_1_U            |fifo_w6_d2_A_142             |    29|
|323   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_375    |    19|
|324   |      layer4_out_47_V_1_U            |fifo_w6_d2_A_143             |    30|
|325   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_374    |    19|
|326   |      layer4_out_48_V_1_U            |fifo_w6_d2_A_144             |    29|
|327   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_373    |    19|
|328   |      layer4_out_49_V_1_U            |fifo_w6_d2_A_145             |    29|
|329   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_372    |    19|
|330   |      layer4_out_4_V_1_U             |fifo_w6_d2_A_146             |    29|
|331   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_371    |    19|
|332   |      layer4_out_50_V_1_U            |fifo_w6_d2_A_147             |    29|
|333   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_370    |    19|
|334   |      layer4_out_51_V_1_U            |fifo_w6_d2_A_148             |    29|
|335   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_369    |    19|
|336   |      layer4_out_52_V_1_U            |fifo_w6_d2_A_149             |    30|
|337   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_368    |    19|
|338   |      layer4_out_53_V_1_U            |fifo_w6_d2_A_150             |    29|
|339   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_367    |    19|
|340   |      layer4_out_54_V_1_U            |fifo_w6_d2_A_151             |    29|
|341   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_366    |    19|
|342   |      layer4_out_55_V_1_U            |fifo_w6_d2_A_152             |    29|
|343   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_365    |    19|
|344   |      layer4_out_56_V_1_U            |fifo_w6_d2_A_153             |    29|
|345   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_364    |    19|
|346   |      layer4_out_57_V_1_U            |fifo_w6_d2_A_154             |    29|
|347   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_363    |    19|
|348   |      layer4_out_58_V_1_U            |fifo_w6_d2_A_155             |    30|
|349   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_362    |    19|
|350   |      layer4_out_59_V_1_U            |fifo_w6_d2_A_156             |    29|
|351   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_361    |    19|
|352   |      layer4_out_5_V_1_U             |fifo_w6_d2_A_157             |    29|
|353   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_360    |    19|
|354   |      layer4_out_60_V_1_U            |fifo_w6_d2_A_158             |    29|
|355   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_359    |    19|
|356   |      layer4_out_61_V_1_U            |fifo_w6_d2_A_159             |    29|
|357   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_358    |    19|
|358   |      layer4_out_62_V_1_U            |fifo_w6_d2_A_160             |    29|
|359   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_357    |    19|
|360   |      layer4_out_63_V_1_U            |fifo_w6_d2_A_161             |    30|
|361   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_356    |    19|
|362   |      layer4_out_6_V_1_U             |fifo_w6_d2_A_162             |    29|
|363   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_355    |    19|
|364   |      layer4_out_7_V_1_U             |fifo_w6_d2_A_163             |    29|
|365   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_354    |    19|
|366   |      layer4_out_8_V_1_U             |fifo_w6_d2_A_164             |    29|
|367   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_353    |    19|
|368   |      layer4_out_9_V_1_U             |fifo_w6_d2_A_165             |    29|
|369   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_352    |    19|
|370   |      layer5_out_0_V_1_U             |fifo_w16_d2_A_166            |    92|
|371   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_351   |    82|
|372   |      layer5_out_10_V_1_U            |fifo_w16_d2_A_167            |    92|
|373   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_350   |    82|
|374   |      layer5_out_11_V_1_U            |fifo_w16_d2_A_168            |    92|
|375   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_349   |    82|
|376   |      layer5_out_12_V_1_U            |fifo_w16_d2_A_169            |    94|
|377   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_348   |    82|
|378   |      layer5_out_13_V_1_U            |fifo_w16_d2_A_170            |    92|
|379   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_347   |    82|
|380   |      layer5_out_14_V_1_U            |fifo_w16_d2_A_171            |    93|
|381   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_346   |    82|
|382   |      layer5_out_15_V_1_U            |fifo_w16_d2_A_172            |    92|
|383   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_345   |    82|
|384   |      layer5_out_16_V_1_U            |fifo_w16_d2_A_173            |    92|
|385   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_344   |    82|
|386   |      layer5_out_17_V_1_U            |fifo_w16_d2_A_174            |    92|
|387   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_343   |    82|
|388   |      layer5_out_18_V_1_U            |fifo_w16_d2_A_175            |    10|
|389   |      layer5_out_19_V_1_U            |fifo_w16_d2_A_176            |    92|
|390   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_342   |    82|
|391   |      layer5_out_1_V_1_U             |fifo_w16_d2_A_177            |    93|
|392   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_341   |    82|
|393   |      layer5_out_20_V_1_U            |fifo_w16_d2_A_178            |    92|
|394   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_340   |    82|
|395   |      layer5_out_21_V_1_U            |fifo_w16_d2_A_179            |    93|
|396   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_339   |    82|
|397   |      layer5_out_22_V_1_U            |fifo_w16_d2_A_180            |    92|
|398   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_338   |    82|
|399   |      layer5_out_23_V_1_U            |fifo_w16_d2_A_181            |    93|
|400   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_337   |    82|
|401   |      layer5_out_24_V_1_U            |fifo_w16_d2_A_182            |    92|
|402   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_336   |    82|
|403   |      layer5_out_25_V_1_U            |fifo_w16_d2_A_183            |    92|
|404   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_335   |    82|
|405   |      layer5_out_26_V_1_U            |fifo_w16_d2_A_184            |    92|
|406   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_334   |    82|
|407   |      layer5_out_27_V_1_U            |fifo_w16_d2_A_185            |    93|
|408   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_333   |    82|
|409   |      layer5_out_28_V_1_U            |fifo_w16_d2_A_186            |    92|
|410   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_332   |    82|
|411   |      layer5_out_29_V_1_U            |fifo_w16_d2_A_187            |    95|
|412   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_331   |    82|
|413   |      layer5_out_2_V_1_U             |fifo_w16_d2_A_188            |    92|
|414   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_330   |    82|
|415   |      layer5_out_30_V_1_U            |fifo_w16_d2_A_189            |    92|
|416   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_329   |    82|
|417   |      layer5_out_31_V_1_U            |fifo_w16_d2_A_190            |    92|
|418   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_328   |    82|
|419   |      layer5_out_3_V_1_U             |fifo_w16_d2_A_191            |    92|
|420   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_327   |    82|
|421   |      layer5_out_4_V_1_U             |fifo_w16_d2_A_192            |    92|
|422   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_326   |    82|
|423   |      layer5_out_5_V_1_U             |fifo_w16_d2_A_193            |    94|
|424   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_325   |    82|
|425   |      layer5_out_6_V_1_U             |fifo_w16_d2_A_194            |    92|
|426   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_324   |    82|
|427   |      layer5_out_7_V_1_U             |fifo_w16_d2_A_195            |    93|
|428   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_323   |    82|
|429   |      layer5_out_8_V_1_U             |fifo_w16_d2_A_196            |    92|
|430   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_322   |    82|
|431   |      layer5_out_9_V_1_U             |fifo_w16_d2_A_197            |     9|
|432   |      layer7_out_0_V_1_U             |fifo_w6_d2_A_198             |    29|
|433   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_321    |    19|
|434   |      layer7_out_10_V_1_U            |fifo_w6_d2_A_199             |    29|
|435   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_320    |    19|
|436   |      layer7_out_11_V_1_U            |fifo_w6_d2_A_200             |    23|
|437   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_319    |    13|
|438   |      layer7_out_12_V_1_U            |fifo_w6_d2_A_201             |    30|
|439   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_318    |    19|
|440   |      layer7_out_13_V_1_U            |fifo_w6_d2_A_202             |    23|
|441   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_317    |    13|
|442   |      layer7_out_14_V_1_U            |fifo_w6_d2_A_203             |    29|
|443   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_316    |    19|
|444   |      layer7_out_15_V_1_U            |fifo_w6_d2_A_204             |    23|
|445   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_315    |    13|
|446   |      layer7_out_16_V_1_U            |fifo_w6_d2_A_205             |    29|
|447   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_314    |    19|
|448   |      layer7_out_17_V_1_U            |fifo_w6_d2_A_206             |    23|
|449   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_313    |    13|
|450   |      layer7_out_18_V_1_U            |fifo_w6_d2_A_207             |    11|
|451   |      layer7_out_19_V_1_U            |fifo_w6_d2_A_208             |    23|
|452   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_312    |    13|
|453   |      layer7_out_1_V_1_U             |fifo_w6_d2_A_209             |    23|
|454   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_311    |    13|
|455   |      layer7_out_20_V_1_U            |fifo_w6_d2_A_210             |    29|
|456   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_310    |    19|
|457   |      layer7_out_21_V_1_U            |fifo_w6_d2_A_211             |    23|
|458   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_309    |    13|
|459   |      layer7_out_22_V_1_U            |fifo_w6_d2_A_212             |    29|
|460   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_308    |    19|
|461   |      layer7_out_23_V_1_U            |fifo_w6_d2_A_213             |    24|
|462   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_307    |    13|
|463   |      layer7_out_24_V_1_U            |fifo_w6_d2_A_214             |    29|
|464   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_306    |    19|
|465   |      layer7_out_25_V_1_U            |fifo_w6_d2_A_215             |    23|
|466   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_305    |    13|
|467   |      layer7_out_26_V_1_U            |fifo_w6_d2_A_216             |    29|
|468   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_304    |    19|
|469   |      layer7_out_27_V_1_U            |fifo_w6_d2_A_217             |    23|
|470   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_303    |    13|
|471   |      layer7_out_28_V_1_U            |fifo_w6_d2_A_218             |    29|
|472   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_302    |    19|
|473   |      layer7_out_29_V_1_U            |fifo_w6_d2_A_219             |    24|
|474   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_301    |    13|
|475   |      layer7_out_2_V_1_U             |fifo_w6_d2_A_220             |    29|
|476   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_300    |    19|
|477   |      layer7_out_30_V_1_U            |fifo_w6_d2_A_221             |    29|
|478   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_299    |    19|
|479   |      layer7_out_31_V_1_U            |fifo_w6_d2_A_222             |    23|
|480   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_298    |    13|
|481   |      layer7_out_3_V_1_U             |fifo_w6_d2_A_223             |    23|
|482   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_297    |    13|
|483   |      layer7_out_4_V_1_U             |fifo_w6_d2_A_224             |    29|
|484   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_296    |    19|
|485   |      layer7_out_5_V_1_U             |fifo_w6_d2_A_225             |    24|
|486   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_295    |    13|
|487   |      layer7_out_6_V_1_U             |fifo_w6_d2_A_226             |    29|
|488   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_294    |    19|
|489   |      layer7_out_7_V_1_U             |fifo_w6_d2_A_227             |    23|
|490   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg_293    |    13|
|491   |      layer7_out_8_V_1_U             |fifo_w6_d2_A_228             |    29|
|492   |        U_fifo_w6_d2_A_ram           |fifo_w6_d2_A_shiftReg        |    19|
|493   |      layer7_out_9_V_1_U             |fifo_w6_d2_A_229             |    12|
|494   |      layer8_out_0_V_1_U             |fifo_w16_d2_A_230            |    63|
|495   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_292   |    53|
|496   |      layer8_out_10_V_1_U            |fifo_w16_d2_A_231            |    95|
|497   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_291   |    83|
|498   |      layer8_out_11_V_1_U            |fifo_w16_d2_A_232            |    94|
|499   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_290   |    83|
|500   |      layer8_out_12_V_1_U            |fifo_w16_d2_A_233            |    95|
|501   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_289   |    83|
|502   |      layer8_out_13_V_1_U            |fifo_w16_d2_A_234            |    94|
|503   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_288   |    83|
|504   |      layer8_out_14_V_1_U            |fifo_w16_d2_A_235            |    95|
|505   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_287   |    83|
|506   |      layer8_out_15_V_1_U            |fifo_w16_d2_A_236            |    94|
|507   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_286   |    83|
|508   |      layer8_out_16_V_1_U            |fifo_w16_d2_A_237            |    94|
|509   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_285   |    83|
|510   |      layer8_out_17_V_1_U            |fifo_w16_d2_A_238            |    94|
|511   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_284   |    83|
|512   |      layer8_out_18_V_1_U            |fifo_w16_d2_A_239            |    96|
|513   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_283   |    83|
|514   |      layer8_out_19_V_1_U            |fifo_w16_d2_A_240            |    94|
|515   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_282   |    83|
|516   |      layer8_out_1_V_1_U             |fifo_w16_d2_A_241            |    63|
|517   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_281   |    53|
|518   |      layer8_out_20_V_1_U            |fifo_w16_d2_A_242            |    33|
|519   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_280   |    22|
|520   |      layer8_out_21_V_1_U            |fifo_w16_d2_A_243            |    34|
|521   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_279   |    22|
|522   |      layer8_out_22_V_1_U            |fifo_w16_d2_A_244            |    94|
|523   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_278   |    83|
|524   |      layer8_out_23_V_1_U            |fifo_w16_d2_A_245            |    95|
|525   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_277   |    83|
|526   |      layer8_out_24_V_1_U            |fifo_w16_d2_A_246            |    94|
|527   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_276   |    83|
|528   |      layer8_out_25_V_1_U            |fifo_w16_d2_A_247            |    95|
|529   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_275   |    83|
|530   |      layer8_out_26_V_1_U            |fifo_w16_d2_A_248            |    94|
|531   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_274   |    83|
|532   |      layer8_out_27_V_1_U            |fifo_w16_d2_A_249            |    94|
|533   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_273   |    83|
|534   |      layer8_out_28_V_1_U            |fifo_w16_d2_A_250            |    94|
|535   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_272   |    83|
|536   |      layer8_out_29_V_1_U            |fifo_w16_d2_A_251            |    97|
|537   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_271   |    83|
|538   |      layer8_out_2_V_1_U             |fifo_w16_d2_A_252            |    94|
|539   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_270   |    83|
|540   |      layer8_out_30_V_1_U            |fifo_w16_d2_A_253            |    94|
|541   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_269   |    83|
|542   |      layer8_out_31_V_1_U            |fifo_w16_d2_A_254            |    94|
|543   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_268   |    83|
|544   |      layer8_out_3_V_1_U             |fifo_w16_d2_A_255            |    95|
|545   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_267   |    83|
|546   |      layer8_out_4_V_1_U             |fifo_w16_d2_A_256            |    94|
|547   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_266   |    83|
|548   |      layer8_out_5_V_1_U             |fifo_w16_d2_A_257            |    95|
|549   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_265   |    83|
|550   |      layer8_out_6_V_1_U             |fifo_w16_d2_A_258            |    94|
|551   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_264   |    83|
|552   |      layer8_out_7_V_1_U             |fifo_w16_d2_A_259            |    95|
|553   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_263   |    83|
|554   |      layer8_out_8_V_1_U             |fifo_w16_d2_A_260            |    94|
|555   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg_262   |    83|
|556   |      layer8_out_9_V_1_U             |fifo_w16_d2_A_261            |    94|
|557   |        U_fifo_w16_d2_A_ram          |fifo_w16_d2_A_shiftReg       |    83|
|558   |      myproject_entry153_U0          |myproject_entry153           |     1|
|559   |      relu_1_U0                      |relu_1                       |   939|
|560   |      relu_2_U0                      |relu_2                       |   308|
|561   |      relu_U0                        |relu                         |   269|
|562   |      softmax_latency_U0             |softmax_latency              |   297|
|563   |        exp_table1_U                 |softmax_latency_emb6         |     5|
|564   |          softmax_latency_emb6_rom_U |softmax_latency_emb6_rom     |     5|
|565   |      start_for_dense_rpcA_U         |start_for_dense_rpcA         |    12|
|566   |    myproject_axi_AXILiteS_s_axi_U   |myproject_axi_AXILiteS_s_axi |   116|
|567   |    myproject_axi_muxqcK_U856        |myproject_axi_muxqcK         |    32|
|568   |    regslice_both_in_data_V_U        |regslice_both                |    70|
|569   |      ibuf_inst                      |ibuf_1                       |    36|
|570   |      obuf_inst                      |obuf_2                       |    34|
|571   |    regslice_both_out_data_V_U       |regslice_both_0              |    74|
|572   |      ibuf_inst                      |ibuf                         |    51|
|573   |      obuf_inst                      |obuf                         |    20|
|574   |    regslice_both_w1_out_last_U      |regslice_both_w1             |    11|
|575   |      ibuf_inst                      |ibuf__parameterized0         |     4|
|576   |      obuf_inst                      |obuf__parameterized0         |     7|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:51 . Memory (MB): peak = 2475.320 ; gain = 683.535 ; free physical = 3702 ; free virtual = 5009
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:44 . Memory (MB): peak = 2475.320 ; gain = 474.004 ; free physical = 3769 ; free virtual = 5076
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:51 . Memory (MB): peak = 2475.328 ; gain = 683.535 ; free physical = 3769 ; free virtual = 5076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2475.328 ; gain = 0.000 ; free physical = 3834 ; free virtual = 5138
INFO: [Netlist 29-17] Analyzing 1294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.336 ; gain = 0.000 ; free physical = 3793 ; free virtual = 5091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
429 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:04 . Memory (MB): peak = 2507.336 ; gain = 965.055 ; free physical = 3956 ; free virtual = 5255
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.336 ; gain = 0.000 ; free physical = 3956 ; free virtual = 5255
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/design_1_myproject_axi_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_3, cache-ID = 9180cf6efada95fb
INFO: [Coretcl 2-1174] Renamed 575 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2531.348 ; gain = 0.000 ; free physical = 3920 ; free virtual = 5258
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_3_synth_1/design_1_myproject_axi_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_3_utilization_synth.rpt -pb design_1_myproject_axi_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 13:57:25 2021...
