
ADC_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fbc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800207c  0800207c  0001207c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020ac  080020ac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080020ac  080020ac  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020ac  080020ac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020ac  080020ac  000120ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020b0  080020b0  000120b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080020b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  080020c0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  080020c0  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004bc5  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000134f  00000000  00000000  00024bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004f8  00000000  00000000  00025f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000450  00000000  00000000  00026440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010858  00000000  00000000  00026890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000067d6  00000000  00000000  000370e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000634b8  00000000  00000000  0003d8be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a0d76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001004  00000000  00000000  000a0dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002064 	.word	0x08002064

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002064 	.word	0x08002064

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa1e 	bl	8000664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f81c 	bl	8000264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8e2 	bl	80003f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f000 f8c2 	bl	80003b8 <MX_DMA_Init>
  MX_ADC_Init();
 8000234:	f000 f866 	bl	8000304 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc, ADC_DMA, 1);
 8000238:	4907      	ldr	r1, [pc, #28]	; (8000258 <main+0x38>)
 800023a:	4b08      	ldr	r3, [pc, #32]	; (800025c <main+0x3c>)
 800023c:	2201      	movs	r2, #1
 800023e:	0018      	movs	r0, r3
 8000240:	f000 fbd8 	bl	80009f4 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(ledBoard_GPIO_Port, ledBoard_Pin);
 8000244:	4b06      	ldr	r3, [pc, #24]	; (8000260 <main+0x40>)
 8000246:	2140      	movs	r1, #64	; 0x40
 8000248:	0018      	movs	r0, r3
 800024a:	f001 fa86 	bl	800175a <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 800024e:	20fa      	movs	r0, #250	; 0xfa
 8000250:	f000 fa6c 	bl	800072c <HAL_Delay>
	  HAL_GPIO_TogglePin(ledBoard_GPIO_Port, ledBoard_Pin);
 8000254:	e7f6      	b.n	8000244 <main+0x24>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	200000ac 	.word	0x200000ac
 800025c:	20000028 	.word	0x20000028
 8000260:	48001400 	.word	0x48001400

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b590      	push	{r4, r7, lr}
 8000266:	b091      	sub	sp, #68	; 0x44
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	2410      	movs	r4, #16
 800026c:	193b      	adds	r3, r7, r4
 800026e:	0018      	movs	r0, r3
 8000270:	2330      	movs	r3, #48	; 0x30
 8000272:	001a      	movs	r2, r3
 8000274:	2100      	movs	r1, #0
 8000276:	f001 feed 	bl	8002054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027a:	003b      	movs	r3, r7
 800027c:	0018      	movs	r0, r3
 800027e:	2310      	movs	r3, #16
 8000280:	001a      	movs	r2, r3
 8000282:	2100      	movs	r1, #0
 8000284:	f001 fee6 	bl	8002054 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000288:	0021      	movs	r1, r4
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2212      	movs	r2, #18
 800028e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2201      	movs	r2, #1
 8000294:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2201      	movs	r2, #1
 800029a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2210      	movs	r2, #16
 80002a0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2210      	movs	r2, #16
 80002a6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2202      	movs	r2, #2
 80002ac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2200      	movs	r2, #0
 80002b2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	22a0      	movs	r2, #160	; 0xa0
 80002b8:	0392      	lsls	r2, r2, #14
 80002ba:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2200      	movs	r2, #0
 80002c0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 fa63 	bl	8001790 <HAL_RCC_OscConfig>
 80002ca:	1e03      	subs	r3, r0, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ce:	f000 f8d9 	bl	8000484 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d2:	003b      	movs	r3, r7
 80002d4:	2207      	movs	r2, #7
 80002d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d8:	003b      	movs	r3, r7
 80002da:	2202      	movs	r2, #2
 80002dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	003b      	movs	r3, r7
 80002e0:	2200      	movs	r2, #0
 80002e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e4:	003b      	movs	r3, r7
 80002e6:	2200      	movs	r2, #0
 80002e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002ea:	003b      	movs	r3, r7
 80002ec:	2101      	movs	r1, #1
 80002ee:	0018      	movs	r0, r3
 80002f0:	f001 fd68 	bl	8001dc4 <HAL_RCC_ClockConfig>
 80002f4:	1e03      	subs	r3, r0, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002f8:	f000 f8c4 	bl	8000484 <Error_Handler>
  }
}
 80002fc:	46c0      	nop			; (mov r8, r8)
 80002fe:	46bd      	mov	sp, r7
 8000300:	b011      	add	sp, #68	; 0x44
 8000302:	bd90      	pop	{r4, r7, pc}

08000304 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	0018      	movs	r0, r3
 800030e:	230c      	movs	r3, #12
 8000310:	001a      	movs	r2, r3
 8000312:	2100      	movs	r1, #0
 8000314:	f001 fe9e 	bl	8002054 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000318:	4b25      	ldr	r3, [pc, #148]	; (80003b0 <MX_ADC_Init+0xac>)
 800031a:	4a26      	ldr	r2, [pc, #152]	; (80003b4 <MX_ADC_Init+0xb0>)
 800031c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800031e:	4b24      	ldr	r3, [pc, #144]	; (80003b0 <MX_ADC_Init+0xac>)
 8000320:	2200      	movs	r2, #0
 8000322:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000324:	4b22      	ldr	r3, [pc, #136]	; (80003b0 <MX_ADC_Init+0xac>)
 8000326:	2200      	movs	r2, #0
 8000328:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800032a:	4b21      	ldr	r3, [pc, #132]	; (80003b0 <MX_ADC_Init+0xac>)
 800032c:	2200      	movs	r2, #0
 800032e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000330:	4b1f      	ldr	r3, [pc, #124]	; (80003b0 <MX_ADC_Init+0xac>)
 8000332:	2201      	movs	r2, #1
 8000334:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000336:	4b1e      	ldr	r3, [pc, #120]	; (80003b0 <MX_ADC_Init+0xac>)
 8000338:	2204      	movs	r2, #4
 800033a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800033c:	4b1c      	ldr	r3, [pc, #112]	; (80003b0 <MX_ADC_Init+0xac>)
 800033e:	2200      	movs	r2, #0
 8000340:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000342:	4b1b      	ldr	r3, [pc, #108]	; (80003b0 <MX_ADC_Init+0xac>)
 8000344:	2200      	movs	r2, #0
 8000346:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000348:	4b19      	ldr	r3, [pc, #100]	; (80003b0 <MX_ADC_Init+0xac>)
 800034a:	2201      	movs	r2, #1
 800034c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800034e:	4b18      	ldr	r3, [pc, #96]	; (80003b0 <MX_ADC_Init+0xac>)
 8000350:	2200      	movs	r2, #0
 8000352:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000354:	4b16      	ldr	r3, [pc, #88]	; (80003b0 <MX_ADC_Init+0xac>)
 8000356:	22c2      	movs	r2, #194	; 0xc2
 8000358:	32ff      	adds	r2, #255	; 0xff
 800035a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800035c:	4b14      	ldr	r3, [pc, #80]	; (80003b0 <MX_ADC_Init+0xac>)
 800035e:	2200      	movs	r2, #0
 8000360:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000362:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <MX_ADC_Init+0xac>)
 8000364:	2224      	movs	r2, #36	; 0x24
 8000366:	2101      	movs	r1, #1
 8000368:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800036a:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <MX_ADC_Init+0xac>)
 800036c:	2201      	movs	r2, #1
 800036e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000370:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <MX_ADC_Init+0xac>)
 8000372:	0018      	movs	r0, r3
 8000374:	f000 f9fe 	bl	8000774 <HAL_ADC_Init>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d001      	beq.n	8000380 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800037c:	f000 f882 	bl	8000484 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2280      	movs	r2, #128	; 0x80
 800038a:	0152      	lsls	r2, r2, #5
 800038c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	2207      	movs	r2, #7
 8000392:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000394:	1d3a      	adds	r2, r7, #4
 8000396:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <MX_ADC_Init+0xac>)
 8000398:	0011      	movs	r1, r2
 800039a:	0018      	movs	r0, r3
 800039c:	f000 fbc4 	bl	8000b28 <HAL_ADC_ConfigChannel>
 80003a0:	1e03      	subs	r3, r0, #0
 80003a2:	d001      	beq.n	80003a8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80003a4:	f000 f86e 	bl	8000484 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b004      	add	sp, #16
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000028 	.word	0x20000028
 80003b4:	40012400 	.word	0x40012400

080003b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003be:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_DMA_Init+0x38>)
 80003c0:	695a      	ldr	r2, [r3, #20]
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_DMA_Init+0x38>)
 80003c4:	2101      	movs	r1, #1
 80003c6:	430a      	orrs	r2, r1
 80003c8:	615a      	str	r2, [r3, #20]
 80003ca:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_DMA_Init+0x38>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	2201      	movs	r2, #1
 80003d0:	4013      	ands	r3, r2
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2100      	movs	r1, #0
 80003da:	2009      	movs	r0, #9
 80003dc:	f000 fe66 	bl	80010ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003e0:	2009      	movs	r0, #9
 80003e2:	f000 fe78 	bl	80010d6 <HAL_NVIC_EnableIRQ>

}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b002      	add	sp, #8
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	40021000 	.word	0x40021000

080003f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b089      	sub	sp, #36	; 0x24
 80003f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fa:	240c      	movs	r4, #12
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	0018      	movs	r0, r3
 8000400:	2314      	movs	r3, #20
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f001 fe25 	bl	8002054 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040a:	4b1c      	ldr	r3, [pc, #112]	; (800047c <MX_GPIO_Init+0x88>)
 800040c:	695a      	ldr	r2, [r3, #20]
 800040e:	4b1b      	ldr	r3, [pc, #108]	; (800047c <MX_GPIO_Init+0x88>)
 8000410:	2180      	movs	r1, #128	; 0x80
 8000412:	0289      	lsls	r1, r1, #10
 8000414:	430a      	orrs	r2, r1
 8000416:	615a      	str	r2, [r3, #20]
 8000418:	4b18      	ldr	r3, [pc, #96]	; (800047c <MX_GPIO_Init+0x88>)
 800041a:	695a      	ldr	r2, [r3, #20]
 800041c:	2380      	movs	r3, #128	; 0x80
 800041e:	029b      	lsls	r3, r3, #10
 8000420:	4013      	ands	r3, r2
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000426:	4b15      	ldr	r3, [pc, #84]	; (800047c <MX_GPIO_Init+0x88>)
 8000428:	695a      	ldr	r2, [r3, #20]
 800042a:	4b14      	ldr	r3, [pc, #80]	; (800047c <MX_GPIO_Init+0x88>)
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	03c9      	lsls	r1, r1, #15
 8000430:	430a      	orrs	r2, r1
 8000432:	615a      	str	r2, [r3, #20]
 8000434:	4b11      	ldr	r3, [pc, #68]	; (800047c <MX_GPIO_Init+0x88>)
 8000436:	695a      	ldr	r2, [r3, #20]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	03db      	lsls	r3, r3, #15
 800043c:	4013      	ands	r3, r2
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ledBoard_GPIO_Port, ledBoard_Pin, GPIO_PIN_RESET);
 8000442:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <MX_GPIO_Init+0x8c>)
 8000444:	2200      	movs	r2, #0
 8000446:	2140      	movs	r1, #64	; 0x40
 8000448:	0018      	movs	r0, r3
 800044a:	f001 f969 	bl	8001720 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ledBoard_Pin */
  GPIO_InitStruct.Pin = ledBoard_Pin;
 800044e:	0021      	movs	r1, r4
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2240      	movs	r2, #64	; 0x40
 8000454:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2201      	movs	r2, #1
 800045a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ledBoard_GPIO_Port, &GPIO_InitStruct);
 8000468:	187b      	adds	r3, r7, r1
 800046a:	4a05      	ldr	r2, [pc, #20]	; (8000480 <MX_GPIO_Init+0x8c>)
 800046c:	0019      	movs	r1, r3
 800046e:	0010      	movs	r0, r2
 8000470:	f000 ffe6 	bl	8001440 <HAL_GPIO_Init>

}
 8000474:	46c0      	nop			; (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	b009      	add	sp, #36	; 0x24
 800047a:	bd90      	pop	{r4, r7, pc}
 800047c:	40021000 	.word	0x40021000
 8000480:	48001400 	.word	0x48001400

08000484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000488:	b672      	cpsid	i
}
 800048a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800048c:	e7fe      	b.n	800048c <Error_Handler+0x8>
	...

08000490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000496:	4b0f      	ldr	r3, [pc, #60]	; (80004d4 <HAL_MspInit+0x44>)
 8000498:	699a      	ldr	r2, [r3, #24]
 800049a:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <HAL_MspInit+0x44>)
 800049c:	2101      	movs	r1, #1
 800049e:	430a      	orrs	r2, r1
 80004a0:	619a      	str	r2, [r3, #24]
 80004a2:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <HAL_MspInit+0x44>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	2201      	movs	r2, #1
 80004a8:	4013      	ands	r3, r2
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ae:	4b09      	ldr	r3, [pc, #36]	; (80004d4 <HAL_MspInit+0x44>)
 80004b0:	69da      	ldr	r2, [r3, #28]
 80004b2:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <HAL_MspInit+0x44>)
 80004b4:	2180      	movs	r1, #128	; 0x80
 80004b6:	0549      	lsls	r1, r1, #21
 80004b8:	430a      	orrs	r2, r1
 80004ba:	61da      	str	r2, [r3, #28]
 80004bc:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <HAL_MspInit+0x44>)
 80004be:	69da      	ldr	r2, [r3, #28]
 80004c0:	2380      	movs	r3, #128	; 0x80
 80004c2:	055b      	lsls	r3, r3, #21
 80004c4:	4013      	ands	r3, r2
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	b002      	add	sp, #8
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	40021000 	.word	0x40021000

080004d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b08b      	sub	sp, #44	; 0x2c
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e0:	2414      	movs	r4, #20
 80004e2:	193b      	adds	r3, r7, r4
 80004e4:	0018      	movs	r0, r3
 80004e6:	2314      	movs	r3, #20
 80004e8:	001a      	movs	r2, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	f001 fdb2 	bl	8002054 <memset>
  if(hadc->Instance==ADC1)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a2d      	ldr	r2, [pc, #180]	; (80005ac <HAL_ADC_MspInit+0xd4>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d153      	bne.n	80005a2 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004fa:	4b2d      	ldr	r3, [pc, #180]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 80004fc:	699a      	ldr	r2, [r3, #24]
 80004fe:	4b2c      	ldr	r3, [pc, #176]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0089      	lsls	r1, r1, #2
 8000504:	430a      	orrs	r2, r1
 8000506:	619a      	str	r2, [r3, #24]
 8000508:	4b29      	ldr	r3, [pc, #164]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 800050a:	699a      	ldr	r2, [r3, #24]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
 8000514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b26      	ldr	r3, [pc, #152]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 8000518:	695a      	ldr	r2, [r3, #20]
 800051a:	4b25      	ldr	r3, [pc, #148]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 800051c:	2180      	movs	r1, #128	; 0x80
 800051e:	0289      	lsls	r1, r1, #10
 8000520:	430a      	orrs	r2, r1
 8000522:	615a      	str	r2, [r3, #20]
 8000524:	4b22      	ldr	r3, [pc, #136]	; (80005b0 <HAL_ADC_MspInit+0xd8>)
 8000526:	695a      	ldr	r2, [r3, #20]
 8000528:	2380      	movs	r3, #128	; 0x80
 800052a:	029b      	lsls	r3, r3, #10
 800052c:	4013      	ands	r3, r2
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000532:	193b      	adds	r3, r7, r4
 8000534:	2201      	movs	r2, #1
 8000536:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000538:	193b      	adds	r3, r7, r4
 800053a:	2203      	movs	r2, #3
 800053c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	193b      	adds	r3, r7, r4
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	193a      	adds	r2, r7, r4
 8000546:	2390      	movs	r3, #144	; 0x90
 8000548:	05db      	lsls	r3, r3, #23
 800054a:	0011      	movs	r1, r2
 800054c:	0018      	movs	r0, r3
 800054e:	f000 ff77 	bl	8001440 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000552:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000554:	4a18      	ldr	r2, [pc, #96]	; (80005b8 <HAL_ADC_MspInit+0xe0>)
 8000556:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000558:	4b16      	ldr	r3, [pc, #88]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 800055a:	2200      	movs	r2, #0
 800055c:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800055e:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000564:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800056a:	4b12      	ldr	r3, [pc, #72]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 800056c:	2280      	movs	r2, #128	; 0x80
 800056e:	0092      	lsls	r2, r2, #2
 8000570:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000572:	4b10      	ldr	r3, [pc, #64]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000574:	2280      	movs	r2, #128	; 0x80
 8000576:	0112      	lsls	r2, r2, #4
 8000578:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800057a:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 800057c:	2220      	movs	r2, #32
 800057e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000582:	2200      	movs	r2, #0
 8000584:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 8000588:	0018      	movs	r0, r3
 800058a:	f000 fdc1 	bl	8001110 <HAL_DMA_Init>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000592:	f7ff ff77 	bl	8000484 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 800059a:	631a      	str	r2, [r3, #48]	; 0x30
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <HAL_ADC_MspInit+0xdc>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	46bd      	mov	sp, r7
 80005a6:	b00b      	add	sp, #44	; 0x2c
 80005a8:	bd90      	pop	{r4, r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	40012400 	.word	0x40012400
 80005b0:	40021000 	.word	0x40021000
 80005b4:	20000068 	.word	0x20000068
 80005b8:	40020008 	.word	0x40020008

080005bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <NMI_Handler+0x4>

080005c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c6:	e7fe      	b.n	80005c6 <HardFault_Handler+0x4>

080005c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005cc:	46c0      	nop			; (mov r8, r8)
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}

080005d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d2:	b580      	push	{r7, lr}
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}

080005dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e0:	f000 f888 	bl	80006f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e4:	46c0      	nop			; (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <DMA1_Channel1_IRQHandler+0x14>)
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 fe3a 	bl	800126c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80005f8:	46c0      	nop			; (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	20000068 	.word	0x20000068

08000604 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000610:	480d      	ldr	r0, [pc, #52]	; (8000648 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000612:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000614:	f7ff fff6 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000618:	480c      	ldr	r0, [pc, #48]	; (800064c <LoopForever+0x6>)
  ldr r1, =_edata
 800061a:	490d      	ldr	r1, [pc, #52]	; (8000650 <LoopForever+0xa>)
  ldr r2, =_sidata
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <LoopForever+0xe>)
  movs r3, #0
 800061e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000620:	e002      	b.n	8000628 <LoopCopyDataInit>

08000622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000626:	3304      	adds	r3, #4

08000628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800062a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800062c:	d3f9      	bcc.n	8000622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062e:	4a0a      	ldr	r2, [pc, #40]	; (8000658 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000630:	4c0a      	ldr	r4, [pc, #40]	; (800065c <LoopForever+0x16>)
  movs r3, #0
 8000632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000634:	e001      	b.n	800063a <LoopFillZerobss>

08000636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000638:	3204      	adds	r2, #4

0800063a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800063a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800063c:	d3fb      	bcc.n	8000636 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800063e:	f001 fce5 	bl	800200c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000642:	f7ff fded 	bl	8000220 <main>

08000646 <LoopForever>:

LoopForever:
    b LoopForever
 8000646:	e7fe      	b.n	8000646 <LoopForever>
  ldr   r0, =_estack
 8000648:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800064c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000650:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000654:	080020b4 	.word	0x080020b4
  ldr r2, =_sbss
 8000658:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800065c:	200000b4 	.word	0x200000b4

08000660 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000660:	e7fe      	b.n	8000660 <ADC1_COMP_IRQHandler>
	...

08000664 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000668:	4b07      	ldr	r3, [pc, #28]	; (8000688 <HAL_Init+0x24>)
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_Init+0x24>)
 800066e:	2110      	movs	r1, #16
 8000670:	430a      	orrs	r2, r1
 8000672:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000674:	2003      	movs	r0, #3
 8000676:	f000 f809 	bl	800068c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800067a:	f7ff ff09 	bl	8000490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800067e:	2300      	movs	r3, #0
}
 8000680:	0018      	movs	r0, r3
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	40022000 	.word	0x40022000

0800068c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <HAL_InitTick+0x5c>)
 8000696:	681c      	ldr	r4, [r3, #0]
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <HAL_InitTick+0x60>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	0019      	movs	r1, r3
 800069e:	23fa      	movs	r3, #250	; 0xfa
 80006a0:	0098      	lsls	r0, r3, #2
 80006a2:	f7ff fd31 	bl	8000108 <__udivsi3>
 80006a6:	0003      	movs	r3, r0
 80006a8:	0019      	movs	r1, r3
 80006aa:	0020      	movs	r0, r4
 80006ac:	f7ff fd2c 	bl	8000108 <__udivsi3>
 80006b0:	0003      	movs	r3, r0
 80006b2:	0018      	movs	r0, r3
 80006b4:	f000 fd1f 	bl	80010f6 <HAL_SYSTICK_Config>
 80006b8:	1e03      	subs	r3, r0, #0
 80006ba:	d001      	beq.n	80006c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80006bc:	2301      	movs	r3, #1
 80006be:	e00f      	b.n	80006e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2b03      	cmp	r3, #3
 80006c4:	d80b      	bhi.n	80006de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	2301      	movs	r3, #1
 80006ca:	425b      	negs	r3, r3
 80006cc:	2200      	movs	r2, #0
 80006ce:	0018      	movs	r0, r3
 80006d0:	f000 fcec 	bl	80010ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <HAL_InitTick+0x64>)
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006da:	2300      	movs	r3, #0
 80006dc:	e000      	b.n	80006e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80006de:	2301      	movs	r3, #1
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b003      	add	sp, #12
 80006e6:	bd90      	pop	{r4, r7, pc}
 80006e8:	20000000 	.word	0x20000000
 80006ec:	20000008 	.word	0x20000008
 80006f0:	20000004 	.word	0x20000004

080006f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <HAL_IncTick+0x1c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	001a      	movs	r2, r3
 80006fe:	4b05      	ldr	r3, [pc, #20]	; (8000714 <HAL_IncTick+0x20>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	18d2      	adds	r2, r2, r3
 8000704:	4b03      	ldr	r3, [pc, #12]	; (8000714 <HAL_IncTick+0x20>)
 8000706:	601a      	str	r2, [r3, #0]
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	20000008 	.word	0x20000008
 8000714:	200000b0 	.word	0x200000b0

08000718 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  return uwTick;
 800071c:	4b02      	ldr	r3, [pc, #8]	; (8000728 <HAL_GetTick+0x10>)
 800071e:	681b      	ldr	r3, [r3, #0]
}
 8000720:	0018      	movs	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	200000b0 	.word	0x200000b0

0800072c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000734:	f7ff fff0 	bl	8000718 <HAL_GetTick>
 8000738:	0003      	movs	r3, r0
 800073a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	3301      	adds	r3, #1
 8000744:	d005      	beq.n	8000752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <HAL_Delay+0x44>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	001a      	movs	r2, r3
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	189b      	adds	r3, r3, r2
 8000750:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	f7ff ffe0 	bl	8000718 <HAL_GetTick>
 8000758:	0002      	movs	r2, r0
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	429a      	cmp	r2, r3
 8000762:	d8f7      	bhi.n	8000754 <HAL_Delay+0x28>
  {
  }
}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	b004      	add	sp, #16
 800076c:	bd80      	pop	{r7, pc}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	20000008 	.word	0x20000008

08000774 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800077c:	230f      	movs	r3, #15
 800077e:	18fb      	adds	r3, r7, r3
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d101      	bne.n	8000792 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800078e:	2301      	movs	r3, #1
 8000790:	e125      	b.n	80009de <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000796:	2b00      	cmp	r3, #0
 8000798:	d10a      	bne.n	80007b0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2200      	movs	r2, #0
 800079e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2234      	movs	r2, #52	; 0x34
 80007a4:	2100      	movs	r1, #0
 80007a6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff fe94 	bl	80004d8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007b4:	2210      	movs	r2, #16
 80007b6:	4013      	ands	r3, r2
 80007b8:	d000      	beq.n	80007bc <HAL_ADC_Init+0x48>
 80007ba:	e103      	b.n	80009c4 <HAL_ADC_Init+0x250>
 80007bc:	230f      	movs	r3, #15
 80007be:	18fb      	adds	r3, r7, r3
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d000      	beq.n	80007c8 <HAL_ADC_Init+0x54>
 80007c6:	e0fd      	b.n	80009c4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	689b      	ldr	r3, [r3, #8]
 80007ce:	2204      	movs	r2, #4
 80007d0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80007d2:	d000      	beq.n	80007d6 <HAL_ADC_Init+0x62>
 80007d4:	e0f6      	b.n	80009c4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007da:	4a83      	ldr	r2, [pc, #524]	; (80009e8 <HAL_ADC_Init+0x274>)
 80007dc:	4013      	ands	r3, r2
 80007de:	2202      	movs	r2, #2
 80007e0:	431a      	orrs	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	2203      	movs	r2, #3
 80007ee:	4013      	ands	r3, r2
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d112      	bne.n	800081a <HAL_ADC_Init+0xa6>
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2201      	movs	r2, #1
 80007fc:	4013      	ands	r3, r2
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d009      	beq.n	8000816 <HAL_ADC_Init+0xa2>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	68da      	ldr	r2, [r3, #12]
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	021b      	lsls	r3, r3, #8
 800080c:	401a      	ands	r2, r3
 800080e:	2380      	movs	r3, #128	; 0x80
 8000810:	021b      	lsls	r3, r3, #8
 8000812:	429a      	cmp	r2, r3
 8000814:	d101      	bne.n	800081a <HAL_ADC_Init+0xa6>
 8000816:	2301      	movs	r3, #1
 8000818:	e000      	b.n	800081c <HAL_ADC_Init+0xa8>
 800081a:	2300      	movs	r3, #0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d116      	bne.n	800084e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	2218      	movs	r2, #24
 8000828:	4393      	bics	r3, r2
 800082a:	0019      	movs	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689a      	ldr	r2, [r3, #8]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	430a      	orrs	r2, r1
 8000836:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	691b      	ldr	r3, [r3, #16]
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	0899      	lsrs	r1, r3, #2
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	685a      	ldr	r2, [r3, #4]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	430a      	orrs	r2, r1
 800084c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	68da      	ldr	r2, [r3, #12]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4964      	ldr	r1, [pc, #400]	; (80009ec <HAL_ADC_Init+0x278>)
 800085a:	400a      	ands	r2, r1
 800085c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	7e1b      	ldrb	r3, [r3, #24]
 8000862:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	7e5b      	ldrb	r3, [r3, #25]
 8000868:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800086a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	7e9b      	ldrb	r3, [r3, #26]
 8000870:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000872:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000878:	2b01      	cmp	r3, #1
 800087a:	d002      	beq.n	8000882 <HAL_ADC_Init+0x10e>
 800087c:	2380      	movs	r3, #128	; 0x80
 800087e:	015b      	lsls	r3, r3, #5
 8000880:	e000      	b.n	8000884 <HAL_ADC_Init+0x110>
 8000882:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000884:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800088a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	691b      	ldr	r3, [r3, #16]
 8000890:	2b02      	cmp	r3, #2
 8000892:	d101      	bne.n	8000898 <HAL_ADC_Init+0x124>
 8000894:	2304      	movs	r3, #4
 8000896:	e000      	b.n	800089a <HAL_ADC_Init+0x126>
 8000898:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800089a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2124      	movs	r1, #36	; 0x24
 80008a0:	5c5b      	ldrb	r3, [r3, r1]
 80008a2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80008a4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	7edb      	ldrb	r3, [r3, #27]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d115      	bne.n	80008e0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	7e9b      	ldrb	r3, [r3, #26]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d105      	bne.n	80008c8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	0252      	lsls	r2, r2, #9
 80008c2:	4313      	orrs	r3, r2
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	e00b      	b.n	80008e0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008cc:	2220      	movs	r2, #32
 80008ce:	431a      	orrs	r2, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008d8:	2201      	movs	r2, #1
 80008da:	431a      	orrs	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	69da      	ldr	r2, [r3, #28]
 80008e4:	23c2      	movs	r3, #194	; 0xc2
 80008e6:	33ff      	adds	r3, #255	; 0xff
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d007      	beq.n	80008fc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80008f4:	4313      	orrs	r3, r2
 80008f6:	68ba      	ldr	r2, [r7, #8]
 80008f8:	4313      	orrs	r3, r2
 80008fa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68d9      	ldr	r1, [r3, #12]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	68ba      	ldr	r2, [r7, #8]
 8000908:	430a      	orrs	r2, r1
 800090a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	055b      	lsls	r3, r3, #21
 8000914:	429a      	cmp	r2, r3
 8000916:	d01b      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800091c:	2b01      	cmp	r3, #1
 800091e:	d017      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000924:	2b02      	cmp	r3, #2
 8000926:	d013      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092c:	2b03      	cmp	r3, #3
 800092e:	d00f      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000934:	2b04      	cmp	r3, #4
 8000936:	d00b      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800093c:	2b05      	cmp	r3, #5
 800093e:	d007      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000944:	2b06      	cmp	r3, #6
 8000946:	d003      	beq.n	8000950 <HAL_ADC_Init+0x1dc>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800094c:	2b07      	cmp	r3, #7
 800094e:	d112      	bne.n	8000976 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	695a      	ldr	r2, [r3, #20]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2107      	movs	r1, #7
 800095c:	438a      	bics	r2, r1
 800095e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	6959      	ldr	r1, [r3, #20]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096a:	2207      	movs	r2, #7
 800096c:	401a      	ands	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	430a      	orrs	r2, r1
 8000974:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	4a1c      	ldr	r2, [pc, #112]	; (80009f0 <HAL_ADC_Init+0x27c>)
 800097e:	4013      	ands	r3, r2
 8000980:	68ba      	ldr	r2, [r7, #8]
 8000982:	429a      	cmp	r2, r3
 8000984:	d10b      	bne.n	800099e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2200      	movs	r2, #0
 800098a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000990:	2203      	movs	r2, #3
 8000992:	4393      	bics	r3, r2
 8000994:	2201      	movs	r2, #1
 8000996:	431a      	orrs	r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800099c:	e01c      	b.n	80009d8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009a2:	2212      	movs	r2, #18
 80009a4:	4393      	bics	r3, r2
 80009a6:	2210      	movs	r2, #16
 80009a8:	431a      	orrs	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009b2:	2201      	movs	r2, #1
 80009b4:	431a      	orrs	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80009ba:	230f      	movs	r3, #15
 80009bc:	18fb      	adds	r3, r7, r3
 80009be:	2201      	movs	r2, #1
 80009c0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80009c2:	e009      	b.n	80009d8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009c8:	2210      	movs	r2, #16
 80009ca:	431a      	orrs	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80009d0:	230f      	movs	r3, #15
 80009d2:	18fb      	adds	r3, r7, r3
 80009d4:	2201      	movs	r2, #1
 80009d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80009d8:	230f      	movs	r3, #15
 80009da:	18fb      	adds	r3, r7, r3
 80009dc:	781b      	ldrb	r3, [r3, #0]
}
 80009de:	0018      	movs	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b004      	add	sp, #16
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	fffffefd 	.word	0xfffffefd
 80009ec:	fffe0219 	.word	0xfffe0219
 80009f0:	833fffe7 	.word	0x833fffe7

080009f4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b087      	sub	sp, #28
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a00:	2317      	movs	r3, #23
 8000a02:	18fb      	adds	r3, r7, r3
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	2204      	movs	r2, #4
 8000a10:	4013      	ands	r3, r2
 8000a12:	d15e      	bne.n	8000ad2 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	2234      	movs	r2, #52	; 0x34
 8000a18:	5c9b      	ldrb	r3, [r3, r2]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d101      	bne.n	8000a22 <HAL_ADC_Start_DMA+0x2e>
 8000a1e:	2302      	movs	r3, #2
 8000a20:	e05e      	b.n	8000ae0 <HAL_ADC_Start_DMA+0xec>
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2234      	movs	r2, #52	; 0x34
 8000a26:	2101      	movs	r1, #1
 8000a28:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	7e5b      	ldrb	r3, [r3, #25]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d007      	beq.n	8000a42 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000a32:	2317      	movs	r3, #23
 8000a34:	18fc      	adds	r4, r7, r3
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f000 f983 	bl	8000d44 <ADC_Enable>
 8000a3e:	0003      	movs	r3, r0
 8000a40:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000a42:	2317      	movs	r3, #23
 8000a44:	18fb      	adds	r3, r7, r3
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d146      	bne.n	8000ada <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a50:	4a25      	ldr	r2, [pc, #148]	; (8000ae8 <HAL_ADC_Start_DMA+0xf4>)
 8000a52:	4013      	ands	r3, r2
 8000a54:	2280      	movs	r2, #128	; 0x80
 8000a56:	0052      	lsls	r2, r2, #1
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2200      	movs	r2, #0
 8000a62:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	2234      	movs	r2, #52	; 0x34
 8000a68:	2100      	movs	r1, #0
 8000a6a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a70:	4a1e      	ldr	r2, [pc, #120]	; (8000aec <HAL_ADC_Start_DMA+0xf8>)
 8000a72:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a78:	4a1d      	ldr	r2, [pc, #116]	; (8000af0 <HAL_ADC_Start_DMA+0xfc>)
 8000a7a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a80:	4a1c      	ldr	r2, [pc, #112]	; (8000af4 <HAL_ADC_Start_DMA+0x100>)
 8000a82:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	221c      	movs	r2, #28
 8000a8a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	685a      	ldr	r2, [r3, #4]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2110      	movs	r1, #16
 8000a98:	430a      	orrs	r2, r1
 8000a9a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	68da      	ldr	r2, [r3, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	3340      	adds	r3, #64	; 0x40
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f000 fb70 	bl	80011a0 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	689a      	ldr	r2, [r3, #8]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2104      	movs	r1, #4
 8000acc:	430a      	orrs	r2, r1
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	e003      	b.n	8000ada <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000ad2:	2317      	movs	r3, #23
 8000ad4:	18fb      	adds	r3, r7, r3
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000ada:	2317      	movs	r3, #23
 8000adc:	18fb      	adds	r3, r7, r3
 8000ade:	781b      	ldrb	r3, [r3, #0]
}
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b007      	add	sp, #28
 8000ae6:	bd90      	pop	{r4, r7, pc}
 8000ae8:	fffff0fe 	.word	0xfffff0fe
 8000aec:	08000e4d 	.word	0x08000e4d
 8000af0:	08000f01 	.word	0x08000f01
 8000af4:	08000f1f 	.word	0x08000f1f

08000af8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b002      	add	sp, #8
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b002      	add	sp, #8
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b32:	230f      	movs	r3, #15
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	055b      	lsls	r3, r3, #21
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d011      	beq.n	8000b6e <HAL_ADC_ConfigChannel+0x46>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d00d      	beq.n	8000b6e <HAL_ADC_ConfigChannel+0x46>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d009      	beq.n	8000b6e <HAL_ADC_ConfigChannel+0x46>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d005      	beq.n	8000b6e <HAL_ADC_ConfigChannel+0x46>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b66:	2b04      	cmp	r3, #4
 8000b68:	d001      	beq.n	8000b6e <HAL_ADC_ConfigChannel+0x46>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2234      	movs	r2, #52	; 0x34
 8000b72:	5c9b      	ldrb	r3, [r3, r2]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d101      	bne.n	8000b7c <HAL_ADC_ConfigChannel+0x54>
 8000b78:	2302      	movs	r3, #2
 8000b7a:	e0d0      	b.n	8000d1e <HAL_ADC_ConfigChannel+0x1f6>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2234      	movs	r2, #52	; 0x34
 8000b80:	2101      	movs	r1, #1
 8000b82:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	d000      	beq.n	8000b92 <HAL_ADC_ConfigChannel+0x6a>
 8000b90:	e0b4      	b.n	8000cfc <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	4a64      	ldr	r2, [pc, #400]	; (8000d28 <HAL_ADC_ConfigChannel+0x200>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d100      	bne.n	8000b9e <HAL_ADC_ConfigChannel+0x76>
 8000b9c:	e082      	b.n	8000ca4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2201      	movs	r2, #1
 8000baa:	409a      	lsls	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	055b      	lsls	r3, r3, #21
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d037      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d033      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d02f      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd4:	2b03      	cmp	r3, #3
 8000bd6:	d02b      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d027      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be4:	2b05      	cmp	r3, #5
 8000be6:	d023      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bec:	2b06      	cmp	r3, #6
 8000bee:	d01f      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bf4:	2b07      	cmp	r3, #7
 8000bf6:	d01b      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	689a      	ldr	r2, [r3, #8]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	2107      	movs	r1, #7
 8000c04:	400b      	ands	r3, r1
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d012      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	695a      	ldr	r2, [r3, #20]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2107      	movs	r1, #7
 8000c16:	438a      	bics	r2, r1
 8000c18:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	6959      	ldr	r1, [r3, #20]
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	2207      	movs	r2, #7
 8000c26:	401a      	ands	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b10      	cmp	r3, #16
 8000c36:	d007      	beq.n	8000c48 <HAL_ADC_ConfigChannel+0x120>
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b11      	cmp	r3, #17
 8000c3e:	d003      	beq.n	8000c48 <HAL_ADC_ConfigChannel+0x120>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b12      	cmp	r3, #18
 8000c46:	d163      	bne.n	8000d10 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000c48:	4b38      	ldr	r3, [pc, #224]	; (8000d2c <HAL_ADC_ConfigChannel+0x204>)
 8000c4a:	6819      	ldr	r1, [r3, #0]
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b10      	cmp	r3, #16
 8000c52:	d009      	beq.n	8000c68 <HAL_ADC_ConfigChannel+0x140>
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b11      	cmp	r3, #17
 8000c5a:	d102      	bne.n	8000c62 <HAL_ADC_ConfigChannel+0x13a>
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	03db      	lsls	r3, r3, #15
 8000c60:	e004      	b.n	8000c6c <HAL_ADC_ConfigChannel+0x144>
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	045b      	lsls	r3, r3, #17
 8000c66:	e001      	b.n	8000c6c <HAL_ADC_ConfigChannel+0x144>
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	041b      	lsls	r3, r3, #16
 8000c6c:	4a2f      	ldr	r2, [pc, #188]	; (8000d2c <HAL_ADC_ConfigChannel+0x204>)
 8000c6e:	430b      	orrs	r3, r1
 8000c70:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b10      	cmp	r3, #16
 8000c78:	d14a      	bne.n	8000d10 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c7a:	4b2d      	ldr	r3, [pc, #180]	; (8000d30 <HAL_ADC_ConfigChannel+0x208>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	492d      	ldr	r1, [pc, #180]	; (8000d34 <HAL_ADC_ConfigChannel+0x20c>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff fa41 	bl	8000108 <__udivsi3>
 8000c86:	0003      	movs	r3, r0
 8000c88:	001a      	movs	r2, r3
 8000c8a:	0013      	movs	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	189b      	adds	r3, r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c94:	e002      	b.n	8000c9c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	3b01      	subs	r3, #1
 8000c9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d1f9      	bne.n	8000c96 <HAL_ADC_ConfigChannel+0x16e>
 8000ca2:	e035      	b.n	8000d10 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4099      	lsls	r1, r3
 8000cb2:	000b      	movs	r3, r1
 8000cb4:	43d9      	mvns	r1, r3
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	400a      	ands	r2, r1
 8000cbc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2b10      	cmp	r3, #16
 8000cc4:	d007      	beq.n	8000cd6 <HAL_ADC_ConfigChannel+0x1ae>
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2b11      	cmp	r3, #17
 8000ccc:	d003      	beq.n	8000cd6 <HAL_ADC_ConfigChannel+0x1ae>
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2b12      	cmp	r3, #18
 8000cd4:	d11c      	bne.n	8000d10 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_ADC_ConfigChannel+0x204>)
 8000cd8:	6819      	ldr	r1, [r3, #0]
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2b10      	cmp	r3, #16
 8000ce0:	d007      	beq.n	8000cf2 <HAL_ADC_ConfigChannel+0x1ca>
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b11      	cmp	r3, #17
 8000ce8:	d101      	bne.n	8000cee <HAL_ADC_ConfigChannel+0x1c6>
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <HAL_ADC_ConfigChannel+0x210>)
 8000cec:	e002      	b.n	8000cf4 <HAL_ADC_ConfigChannel+0x1cc>
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <HAL_ADC_ConfigChannel+0x214>)
 8000cf0:	e000      	b.n	8000cf4 <HAL_ADC_ConfigChannel+0x1cc>
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <HAL_ADC_ConfigChannel+0x218>)
 8000cf4:	4a0d      	ldr	r2, [pc, #52]	; (8000d2c <HAL_ADC_ConfigChannel+0x204>)
 8000cf6:	400b      	ands	r3, r1
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	e009      	b.n	8000d10 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d00:	2220      	movs	r2, #32
 8000d02:	431a      	orrs	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000d08:	230f      	movs	r3, #15
 8000d0a:	18fb      	adds	r3, r7, r3
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2234      	movs	r2, #52	; 0x34
 8000d14:	2100      	movs	r1, #0
 8000d16:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000d18:	230f      	movs	r3, #15
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	781b      	ldrb	r3, [r3, #0]
}
 8000d1e:	0018      	movs	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b004      	add	sp, #16
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	46c0      	nop			; (mov r8, r8)
 8000d28:	00001001 	.word	0x00001001
 8000d2c:	40012708 	.word	0x40012708
 8000d30:	20000000 	.word	0x20000000
 8000d34:	000f4240 	.word	0x000f4240
 8000d38:	ffbfffff 	.word	0xffbfffff
 8000d3c:	feffffff 	.word	0xfeffffff
 8000d40:	ff7fffff 	.word	0xff7fffff

08000d44 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	2203      	movs	r2, #3
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d112      	bne.n	8000d88 <ADC_Enable+0x44>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d009      	beq.n	8000d84 <ADC_Enable+0x40>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	68da      	ldr	r2, [r3, #12]
 8000d76:	2380      	movs	r3, #128	; 0x80
 8000d78:	021b      	lsls	r3, r3, #8
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	021b      	lsls	r3, r3, #8
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d101      	bne.n	8000d88 <ADC_Enable+0x44>
 8000d84:	2301      	movs	r3, #1
 8000d86:	e000      	b.n	8000d8a <ADC_Enable+0x46>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d152      	bne.n	8000e34 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	4a2a      	ldr	r2, [pc, #168]	; (8000e40 <ADC_Enable+0xfc>)
 8000d96:	4013      	ands	r3, r2
 8000d98:	d00d      	beq.n	8000db6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d9e:	2210      	movs	r2, #16
 8000da0:	431a      	orrs	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000daa:	2201      	movs	r2, #1
 8000dac:	431a      	orrs	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e03f      	b.n	8000e36 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dc6:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <ADC_Enable+0x100>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	491f      	ldr	r1, [pc, #124]	; (8000e48 <ADC_Enable+0x104>)
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f7ff f99b 	bl	8000108 <__udivsi3>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000dd6:	e002      	b.n	8000dde <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d1f9      	bne.n	8000dd8 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8000de4:	f7ff fc98 	bl	8000718 <HAL_GetTick>
 8000de8:	0003      	movs	r3, r0
 8000dea:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000dec:	e01b      	b.n	8000e26 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000dee:	f7ff fc93 	bl	8000718 <HAL_GetTick>
 8000df2:	0002      	movs	r2, r0
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d914      	bls.n	8000e26 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2201      	movs	r2, #1
 8000e04:	4013      	ands	r3, r2
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d00d      	beq.n	8000e26 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e0e:	2210      	movs	r2, #16
 8000e10:	431a      	orrs	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	431a      	orrs	r2, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e007      	b.n	8000e36 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4013      	ands	r3, r2
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d1dc      	bne.n	8000dee <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	0018      	movs	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b004      	add	sp, #16
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	80000017 	.word	0x80000017
 8000e44:	20000000 	.word	0x20000000
 8000e48:	000f4240 	.word	0x000f4240

08000e4c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e58:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e5e:	2250      	movs	r2, #80	; 0x50
 8000e60:	4013      	ands	r3, r2
 8000e62:	d140      	bne.n	8000ee6 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e68:	2280      	movs	r2, #128	; 0x80
 8000e6a:	0092      	lsls	r2, r2, #2
 8000e6c:	431a      	orrs	r2, r3
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	68da      	ldr	r2, [r3, #12]
 8000e78:	23c0      	movs	r3, #192	; 0xc0
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d12d      	bne.n	8000edc <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d129      	bne.n	8000edc <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2208      	movs	r2, #8
 8000e90:	4013      	ands	r3, r2
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d122      	bne.n	8000edc <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	d110      	bne.n	8000ec4 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	210c      	movs	r1, #12
 8000eae:	438a      	bics	r2, r1
 8000eb0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb6:	4a11      	ldr	r2, [pc, #68]	; (8000efc <ADC_DMAConvCplt+0xb0>)
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2201      	movs	r2, #1
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	639a      	str	r2, [r3, #56]	; 0x38
 8000ec2:	e00b      	b.n	8000edc <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec8:	2220      	movs	r2, #32
 8000eca:	431a      	orrs	r2, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	431a      	orrs	r2, r3
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f7ff fe0a 	bl	8000af8 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8000ee4:	e005      	b.n	8000ef2 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	0010      	movs	r0, r2
 8000ef0:	4798      	blx	r3
}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b004      	add	sp, #16
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	fffffefe 	.word	0xfffffefe

08000f00 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff fdf9 	bl	8000b08 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b004      	add	sp, #16
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b084      	sub	sp, #16
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f30:	2240      	movs	r2, #64	; 0x40
 8000f32:	431a      	orrs	r2, r3
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	431a      	orrs	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	0018      	movs	r0, r3
 8000f48:	f7ff fde6 	bl	8000b18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000f4c:	46c0      	nop			; (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b004      	add	sp, #16
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	1dfb      	adds	r3, r7, #7
 8000f5e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b7f      	cmp	r3, #127	; 0x7f
 8000f66:	d809      	bhi.n	8000f7c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f68:	1dfb      	adds	r3, r7, #7
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	231f      	movs	r3, #31
 8000f70:	401a      	ands	r2, r3
 8000f72:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <__NVIC_EnableIRQ+0x30>)
 8000f74:	2101      	movs	r1, #1
 8000f76:	4091      	lsls	r1, r2
 8000f78:	000a      	movs	r2, r1
 8000f7a:	601a      	str	r2, [r3, #0]
  }
}
 8000f7c:	46c0      	nop			; (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b002      	add	sp, #8
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	e000e100 	.word	0xe000e100

08000f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	0002      	movs	r2, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	1dfb      	adds	r3, r7, #7
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f9c:	d828      	bhi.n	8000ff0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f9e:	4a2f      	ldr	r2, [pc, #188]	; (800105c <__NVIC_SetPriority+0xd4>)
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	33c0      	adds	r3, #192	; 0xc0
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	589b      	ldr	r3, [r3, r2]
 8000fae:	1dfa      	adds	r2, r7, #7
 8000fb0:	7812      	ldrb	r2, [r2, #0]
 8000fb2:	0011      	movs	r1, r2
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	00d2      	lsls	r2, r2, #3
 8000fba:	21ff      	movs	r1, #255	; 0xff
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	000a      	movs	r2, r1
 8000fc0:	43d2      	mvns	r2, r2
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	019b      	lsls	r3, r3, #6
 8000fca:	22ff      	movs	r2, #255	; 0xff
 8000fcc:	401a      	ands	r2, r3
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	4003      	ands	r3, r0
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fdc:	481f      	ldr	r0, [pc, #124]	; (800105c <__NVIC_SetPriority+0xd4>)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b25b      	sxtb	r3, r3
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	33c0      	adds	r3, #192	; 0xc0
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fee:	e031      	b.n	8001054 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff0:	4a1b      	ldr	r2, [pc, #108]	; (8001060 <__NVIC_SetPriority+0xd8>)
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	0019      	movs	r1, r3
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	400b      	ands	r3, r1
 8000ffc:	3b08      	subs	r3, #8
 8000ffe:	089b      	lsrs	r3, r3, #2
 8001000:	3306      	adds	r3, #6
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	18d3      	adds	r3, r2, r3
 8001006:	3304      	adds	r3, #4
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	1dfa      	adds	r2, r7, #7
 800100c:	7812      	ldrb	r2, [r2, #0]
 800100e:	0011      	movs	r1, r2
 8001010:	2203      	movs	r2, #3
 8001012:	400a      	ands	r2, r1
 8001014:	00d2      	lsls	r2, r2, #3
 8001016:	21ff      	movs	r1, #255	; 0xff
 8001018:	4091      	lsls	r1, r2
 800101a:	000a      	movs	r2, r1
 800101c:	43d2      	mvns	r2, r2
 800101e:	401a      	ands	r2, r3
 8001020:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	019b      	lsls	r3, r3, #6
 8001026:	22ff      	movs	r2, #255	; 0xff
 8001028:	401a      	ands	r2, r3
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	0018      	movs	r0, r3
 8001030:	2303      	movs	r3, #3
 8001032:	4003      	ands	r3, r0
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001038:	4809      	ldr	r0, [pc, #36]	; (8001060 <__NVIC_SetPriority+0xd8>)
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	001c      	movs	r4, r3
 8001040:	230f      	movs	r3, #15
 8001042:	4023      	ands	r3, r4
 8001044:	3b08      	subs	r3, #8
 8001046:	089b      	lsrs	r3, r3, #2
 8001048:	430a      	orrs	r2, r1
 800104a:	3306      	adds	r3, #6
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	18c3      	adds	r3, r0, r3
 8001050:	3304      	adds	r3, #4
 8001052:	601a      	str	r2, [r3, #0]
}
 8001054:	46c0      	nop			; (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	b003      	add	sp, #12
 800105a:	bd90      	pop	{r4, r7, pc}
 800105c:	e000e100 	.word	0xe000e100
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	1e5a      	subs	r2, r3, #1
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	045b      	lsls	r3, r3, #17
 8001074:	429a      	cmp	r2, r3
 8001076:	d301      	bcc.n	800107c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001078:	2301      	movs	r3, #1
 800107a:	e010      	b.n	800109e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <SysTick_Config+0x44>)
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	3a01      	subs	r2, #1
 8001082:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001084:	2301      	movs	r3, #1
 8001086:	425b      	negs	r3, r3
 8001088:	2103      	movs	r1, #3
 800108a:	0018      	movs	r0, r3
 800108c:	f7ff ff7c 	bl	8000f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <SysTick_Config+0x44>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <SysTick_Config+0x44>)
 8001098:	2207      	movs	r2, #7
 800109a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800109c:	2300      	movs	r3, #0
}
 800109e:	0018      	movs	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	e000e010 	.word	0xe000e010

080010ac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	210f      	movs	r1, #15
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	1c02      	adds	r2, r0, #0
 80010bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	0011      	movs	r1, r2
 80010c8:	0018      	movs	r0, r3
 80010ca:	f7ff ff5d 	bl	8000f88 <__NVIC_SetPriority>
}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	46bd      	mov	sp, r7
 80010d2:	b004      	add	sp, #16
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	0002      	movs	r2, r0
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	0018      	movs	r0, r3
 80010ea:	f7ff ff33 	bl	8000f54 <__NVIC_EnableIRQ>
}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	46bd      	mov	sp, r7
 80010f2:	b002      	add	sp, #8
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	0018      	movs	r0, r3
 8001102:	f7ff ffaf 	bl	8001064 <SysTick_Config>
 8001106:	0003      	movs	r3, r0
}
 8001108:	0018      	movs	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	b002      	add	sp, #8
 800110e:	bd80      	pop	{r7, pc}

08001110 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001118:	2300      	movs	r3, #0
 800111a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e036      	b.n	8001194 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2221      	movs	r2, #33	; 0x21
 800112a:	2102      	movs	r1, #2
 800112c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4a18      	ldr	r2, [pc, #96]	; (800119c <HAL_DMA_Init+0x8c>)
 800113a:	4013      	ands	r3, r2
 800113c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001146:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001152:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800115e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	68fa      	ldr	r2, [r7, #12]
 8001172:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	0018      	movs	r0, r3
 8001178:	f000 f946 	bl	8001408 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2221      	movs	r2, #33	; 0x21
 8001186:	2101      	movs	r1, #1
 8001188:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2220      	movs	r2, #32
 800118e:	2100      	movs	r1, #0
 8001190:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001192:	2300      	movs	r3, #0
}
 8001194:	0018      	movs	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	b004      	add	sp, #16
 800119a:	bd80      	pop	{r7, pc}
 800119c:	ffffc00f 	.word	0xffffc00f

080011a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
 80011ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011ae:	2317      	movs	r3, #23
 80011b0:	18fb      	adds	r3, r7, r3
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2220      	movs	r2, #32
 80011ba:	5c9b      	ldrb	r3, [r3, r2]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d101      	bne.n	80011c4 <HAL_DMA_Start_IT+0x24>
 80011c0:	2302      	movs	r3, #2
 80011c2:	e04f      	b.n	8001264 <HAL_DMA_Start_IT+0xc4>
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2220      	movs	r2, #32
 80011c8:	2101      	movs	r1, #1
 80011ca:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2221      	movs	r2, #33	; 0x21
 80011d0:	5c9b      	ldrb	r3, [r3, r2]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d13a      	bne.n	800124e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2221      	movs	r2, #33	; 0x21
 80011dc:	2102      	movs	r1, #2
 80011de:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	2200      	movs	r2, #0
 80011e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2101      	movs	r1, #1
 80011f2:	438a      	bics	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	68b9      	ldr	r1, [r7, #8]
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f000 f8d7 	bl	80013b0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001206:	2b00      	cmp	r3, #0
 8001208:	d008      	beq.n	800121c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	210e      	movs	r1, #14
 8001216:	430a      	orrs	r2, r1
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e00f      	b.n	800123c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	210a      	movs	r1, #10
 8001228:	430a      	orrs	r2, r1
 800122a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2104      	movs	r1, #4
 8001238:	438a      	bics	r2, r1
 800123a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2101      	movs	r1, #1
 8001248:	430a      	orrs	r2, r1
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	e007      	b.n	800125e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2220      	movs	r2, #32
 8001252:	2100      	movs	r1, #0
 8001254:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001256:	2317      	movs	r3, #23
 8001258:	18fb      	adds	r3, r7, r3
 800125a:	2202      	movs	r2, #2
 800125c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800125e:	2317      	movs	r3, #23
 8001260:	18fb      	adds	r3, r7, r3
 8001262:	781b      	ldrb	r3, [r3, #0]
}
 8001264:	0018      	movs	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	b006      	add	sp, #24
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001288:	2204      	movs	r2, #4
 800128a:	409a      	lsls	r2, r3
 800128c:	0013      	movs	r3, r2
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4013      	ands	r3, r2
 8001292:	d024      	beq.n	80012de <HAL_DMA_IRQHandler+0x72>
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	2204      	movs	r2, #4
 8001298:	4013      	ands	r3, r2
 800129a:	d020      	beq.n	80012de <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2220      	movs	r2, #32
 80012a4:	4013      	ands	r3, r2
 80012a6:	d107      	bne.n	80012b8 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2104      	movs	r1, #4
 80012b4:	438a      	bics	r2, r1
 80012b6:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012c0:	2104      	movs	r1, #4
 80012c2:	4091      	lsls	r1, r2
 80012c4:	000a      	movs	r2, r1
 80012c6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d100      	bne.n	80012d2 <HAL_DMA_IRQHandler+0x66>
 80012d0:	e06a      	b.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	0010      	movs	r0, r2
 80012da:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80012dc:	e064      	b.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	2202      	movs	r2, #2
 80012e4:	409a      	lsls	r2, r3
 80012e6:	0013      	movs	r3, r2
 80012e8:	68fa      	ldr	r2, [r7, #12]
 80012ea:	4013      	ands	r3, r2
 80012ec:	d02b      	beq.n	8001346 <HAL_DMA_IRQHandler+0xda>
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	2202      	movs	r2, #2
 80012f2:	4013      	ands	r3, r2
 80012f4:	d027      	beq.n	8001346 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2220      	movs	r2, #32
 80012fe:	4013      	ands	r3, r2
 8001300:	d10b      	bne.n	800131a <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	210a      	movs	r1, #10
 800130e:	438a      	bics	r2, r1
 8001310:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2221      	movs	r2, #33	; 0x21
 8001316:	2101      	movs	r1, #1
 8001318:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001322:	2102      	movs	r1, #2
 8001324:	4091      	lsls	r1, r2
 8001326:	000a      	movs	r2, r1
 8001328:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2220      	movs	r2, #32
 800132e:	2100      	movs	r1, #0
 8001330:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001336:	2b00      	cmp	r3, #0
 8001338:	d036      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	0010      	movs	r0, r2
 8001342:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001344:	e030      	b.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	2208      	movs	r2, #8
 800134c:	409a      	lsls	r2, r3
 800134e:	0013      	movs	r3, r2
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	4013      	ands	r3, r2
 8001354:	d028      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	2208      	movs	r2, #8
 800135a:	4013      	ands	r3, r2
 800135c:	d024      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	210e      	movs	r1, #14
 800136a:	438a      	bics	r2, r1
 800136c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001376:	2101      	movs	r1, #1
 8001378:	4091      	lsls	r1, r2
 800137a:	000a      	movs	r2, r1
 800137c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2201      	movs	r2, #1
 8001382:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2221      	movs	r2, #33	; 0x21
 8001388:	2101      	movs	r1, #1
 800138a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2220      	movs	r2, #32
 8001390:	2100      	movs	r1, #0
 8001392:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	0010      	movs	r0, r2
 80013a4:	4798      	blx	r3
    }
  }
}
 80013a6:	e7ff      	b.n	80013a8 <HAL_DMA_IRQHandler+0x13c>
 80013a8:	46c0      	nop			; (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b004      	add	sp, #16
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c6:	2101      	movs	r1, #1
 80013c8:	4091      	lsls	r1, r2
 80013ca:	000a      	movs	r2, r1
 80013cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b10      	cmp	r3, #16
 80013dc:	d108      	bne.n	80013f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	68ba      	ldr	r2, [r7, #8]
 80013ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013ee:	e007      	b.n	8001400 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	60da      	str	r2, [r3, #12]
}
 8001400:	46c0      	nop			; (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	b004      	add	sp, #16
 8001406:	bd80      	pop	{r7, pc}

08001408 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a08      	ldr	r2, [pc, #32]	; (8001438 <DMA_CalcBaseAndBitshift+0x30>)
 8001416:	4694      	mov	ip, r2
 8001418:	4463      	add	r3, ip
 800141a:	2114      	movs	r1, #20
 800141c:	0018      	movs	r0, r3
 800141e:	f7fe fe73 	bl	8000108 <__udivsi3>
 8001422:	0003      	movs	r3, r0
 8001424:	009a      	lsls	r2, r3, #2
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a03      	ldr	r2, [pc, #12]	; (800143c <DMA_CalcBaseAndBitshift+0x34>)
 800142e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001430:	46c0      	nop			; (mov r8, r8)
 8001432:	46bd      	mov	sp, r7
 8001434:	b002      	add	sp, #8
 8001436:	bd80      	pop	{r7, pc}
 8001438:	bffdfff8 	.word	0xbffdfff8
 800143c:	40020000 	.word	0x40020000

08001440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800144e:	e14f      	b.n	80016f0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2101      	movs	r1, #1
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4091      	lsls	r1, r2
 800145a:	000a      	movs	r2, r1
 800145c:	4013      	ands	r3, r2
 800145e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d100      	bne.n	8001468 <HAL_GPIO_Init+0x28>
 8001466:	e140      	b.n	80016ea <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2203      	movs	r2, #3
 800146e:	4013      	ands	r3, r2
 8001470:	2b01      	cmp	r3, #1
 8001472:	d005      	beq.n	8001480 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	2203      	movs	r2, #3
 800147a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800147c:	2b02      	cmp	r3, #2
 800147e:	d130      	bne.n	80014e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	2203      	movs	r2, #3
 800148c:	409a      	lsls	r2, r3
 800148e:	0013      	movs	r3, r2
 8001490:	43da      	mvns	r2, r3
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	4013      	ands	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	409a      	lsls	r2, r3
 80014a2:	0013      	movs	r3, r2
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014b6:	2201      	movs	r2, #1
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	409a      	lsls	r2, r3
 80014bc:	0013      	movs	r3, r2
 80014be:	43da      	mvns	r2, r3
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	4013      	ands	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	091b      	lsrs	r3, r3, #4
 80014cc:	2201      	movs	r2, #1
 80014ce:	401a      	ands	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	4313      	orrs	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2203      	movs	r2, #3
 80014e8:	4013      	ands	r3, r2
 80014ea:	2b03      	cmp	r3, #3
 80014ec:	d017      	beq.n	800151e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	2203      	movs	r2, #3
 80014fa:	409a      	lsls	r2, r3
 80014fc:	0013      	movs	r3, r2
 80014fe:	43da      	mvns	r2, r3
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	4013      	ands	r3, r2
 8001504:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2203      	movs	r2, #3
 8001524:	4013      	ands	r3, r2
 8001526:	2b02      	cmp	r3, #2
 8001528:	d123      	bne.n	8001572 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	08da      	lsrs	r2, r3, #3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3208      	adds	r2, #8
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	58d3      	ldr	r3, [r2, r3]
 8001536:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	2207      	movs	r2, #7
 800153c:	4013      	ands	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	220f      	movs	r2, #15
 8001542:	409a      	lsls	r2, r3
 8001544:	0013      	movs	r3, r2
 8001546:	43da      	mvns	r2, r3
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	691a      	ldr	r2, [r3, #16]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2107      	movs	r1, #7
 8001556:	400b      	ands	r3, r1
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	409a      	lsls	r2, r3
 800155c:	0013      	movs	r3, r2
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	08da      	lsrs	r2, r3, #3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3208      	adds	r2, #8
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	6939      	ldr	r1, [r7, #16]
 8001570:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	2203      	movs	r2, #3
 800157e:	409a      	lsls	r2, r3
 8001580:	0013      	movs	r3, r2
 8001582:	43da      	mvns	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2203      	movs	r2, #3
 8001590:	401a      	ands	r2, r3
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	409a      	lsls	r2, r3
 8001598:	0013      	movs	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	23c0      	movs	r3, #192	; 0xc0
 80015ac:	029b      	lsls	r3, r3, #10
 80015ae:	4013      	ands	r3, r2
 80015b0:	d100      	bne.n	80015b4 <HAL_GPIO_Init+0x174>
 80015b2:	e09a      	b.n	80016ea <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b4:	4b54      	ldr	r3, [pc, #336]	; (8001708 <HAL_GPIO_Init+0x2c8>)
 80015b6:	699a      	ldr	r2, [r3, #24]
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <HAL_GPIO_Init+0x2c8>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	430a      	orrs	r2, r1
 80015be:	619a      	str	r2, [r3, #24]
 80015c0:	4b51      	ldr	r3, [pc, #324]	; (8001708 <HAL_GPIO_Init+0x2c8>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	2201      	movs	r2, #1
 80015c6:	4013      	ands	r3, r2
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015cc:	4a4f      	ldr	r2, [pc, #316]	; (800170c <HAL_GPIO_Init+0x2cc>)
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	089b      	lsrs	r3, r3, #2
 80015d2:	3302      	adds	r3, #2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	589b      	ldr	r3, [r3, r2]
 80015d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2203      	movs	r2, #3
 80015de:	4013      	ands	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	220f      	movs	r2, #15
 80015e4:	409a      	lsls	r2, r3
 80015e6:	0013      	movs	r3, r2
 80015e8:	43da      	mvns	r2, r3
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	2390      	movs	r3, #144	; 0x90
 80015f4:	05db      	lsls	r3, r3, #23
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d013      	beq.n	8001622 <HAL_GPIO_Init+0x1e2>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a44      	ldr	r2, [pc, #272]	; (8001710 <HAL_GPIO_Init+0x2d0>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00d      	beq.n	800161e <HAL_GPIO_Init+0x1de>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a43      	ldr	r2, [pc, #268]	; (8001714 <HAL_GPIO_Init+0x2d4>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <HAL_GPIO_Init+0x1da>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a42      	ldr	r2, [pc, #264]	; (8001718 <HAL_GPIO_Init+0x2d8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_GPIO_Init+0x1d6>
 8001612:	2303      	movs	r3, #3
 8001614:	e006      	b.n	8001624 <HAL_GPIO_Init+0x1e4>
 8001616:	2305      	movs	r3, #5
 8001618:	e004      	b.n	8001624 <HAL_GPIO_Init+0x1e4>
 800161a:	2302      	movs	r3, #2
 800161c:	e002      	b.n	8001624 <HAL_GPIO_Init+0x1e4>
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_GPIO_Init+0x1e4>
 8001622:	2300      	movs	r3, #0
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	2103      	movs	r1, #3
 8001628:	400a      	ands	r2, r1
 800162a:	0092      	lsls	r2, r2, #2
 800162c:	4093      	lsls	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001634:	4935      	ldr	r1, [pc, #212]	; (800170c <HAL_GPIO_Init+0x2cc>)
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	089b      	lsrs	r3, r3, #2
 800163a:	3302      	adds	r3, #2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001642:	4b36      	ldr	r3, [pc, #216]	; (800171c <HAL_GPIO_Init+0x2dc>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	43da      	mvns	r2, r3
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	4013      	ands	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	035b      	lsls	r3, r3, #13
 800165a:	4013      	ands	r3, r2
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4313      	orrs	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001666:	4b2d      	ldr	r3, [pc, #180]	; (800171c <HAL_GPIO_Init+0x2dc>)
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800166c:	4b2b      	ldr	r3, [pc, #172]	; (800171c <HAL_GPIO_Init+0x2dc>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	43da      	mvns	r2, r3
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685a      	ldr	r2, [r3, #4]
 8001680:	2380      	movs	r3, #128	; 0x80
 8001682:	039b      	lsls	r3, r3, #14
 8001684:	4013      	ands	r3, r2
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001690:	4b22      	ldr	r3, [pc, #136]	; (800171c <HAL_GPIO_Init+0x2dc>)
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <HAL_GPIO_Init+0x2dc>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	43da      	mvns	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	029b      	lsls	r3, r3, #10
 80016ae:	4013      	ands	r3, r2
 80016b0:	d003      	beq.n	80016ba <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <HAL_GPIO_Init+0x2dc>)
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <HAL_GPIO_Init+0x2dc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	43da      	mvns	r2, r3
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	025b      	lsls	r3, r3, #9
 80016d8:	4013      	ands	r3, r2
 80016da:	d003      	beq.n	80016e4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016e4:	4b0d      	ldr	r3, [pc, #52]	; (800171c <HAL_GPIO_Init+0x2dc>)
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	3301      	adds	r3, #1
 80016ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	40da      	lsrs	r2, r3
 80016f8:	1e13      	subs	r3, r2, #0
 80016fa:	d000      	beq.n	80016fe <HAL_GPIO_Init+0x2be>
 80016fc:	e6a8      	b.n	8001450 <HAL_GPIO_Init+0x10>
  } 
}
 80016fe:	46c0      	nop			; (mov r8, r8)
 8001700:	46c0      	nop			; (mov r8, r8)
 8001702:	46bd      	mov	sp, r7
 8001704:	b006      	add	sp, #24
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000
 8001710:	48000400 	.word	0x48000400
 8001714:	48000800 	.word	0x48000800
 8001718:	48000c00 	.word	0x48000c00
 800171c:	40010400 	.word	0x40010400

08001720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	0008      	movs	r0, r1
 800172a:	0011      	movs	r1, r2
 800172c:	1cbb      	adds	r3, r7, #2
 800172e:	1c02      	adds	r2, r0, #0
 8001730:	801a      	strh	r2, [r3, #0]
 8001732:	1c7b      	adds	r3, r7, #1
 8001734:	1c0a      	adds	r2, r1, #0
 8001736:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001738:	1c7b      	adds	r3, r7, #1
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d004      	beq.n	800174a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001740:	1cbb      	adds	r3, r7, #2
 8001742:	881a      	ldrh	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001748:	e003      	b.n	8001752 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800174a:	1cbb      	adds	r3, r7, #2
 800174c:	881a      	ldrh	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	b002      	add	sp, #8
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b084      	sub	sp, #16
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	000a      	movs	r2, r1
 8001764:	1cbb      	adds	r3, r7, #2
 8001766:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800176e:	1cbb      	adds	r3, r7, #2
 8001770:	881b      	ldrh	r3, [r3, #0]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	041a      	lsls	r2, r3, #16
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	43db      	mvns	r3, r3
 800177c:	1cb9      	adds	r1, r7, #2
 800177e:	8809      	ldrh	r1, [r1, #0]
 8001780:	400b      	ands	r3, r1
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	619a      	str	r2, [r3, #24]
}
 8001788:	46c0      	nop			; (mov r8, r8)
 800178a:	46bd      	mov	sp, r7
 800178c:	b004      	add	sp, #16
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e301      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2201      	movs	r2, #1
 80017a8:	4013      	ands	r3, r2
 80017aa:	d100      	bne.n	80017ae <HAL_RCC_OscConfig+0x1e>
 80017ac:	e08d      	b.n	80018ca <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017ae:	4bc3      	ldr	r3, [pc, #780]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	220c      	movs	r2, #12
 80017b4:	4013      	ands	r3, r2
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	d00e      	beq.n	80017d8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017ba:	4bc0      	ldr	r3, [pc, #768]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	220c      	movs	r2, #12
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b08      	cmp	r3, #8
 80017c4:	d116      	bne.n	80017f4 <HAL_RCC_OscConfig+0x64>
 80017c6:	4bbd      	ldr	r3, [pc, #756]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	2380      	movs	r3, #128	; 0x80
 80017cc:	025b      	lsls	r3, r3, #9
 80017ce:	401a      	ands	r2, r3
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	025b      	lsls	r3, r3, #9
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d10d      	bne.n	80017f4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d8:	4bb8      	ldr	r3, [pc, #736]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	029b      	lsls	r3, r3, #10
 80017e0:	4013      	ands	r3, r2
 80017e2:	d100      	bne.n	80017e6 <HAL_RCC_OscConfig+0x56>
 80017e4:	e070      	b.n	80018c8 <HAL_RCC_OscConfig+0x138>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d000      	beq.n	80017f0 <HAL_RCC_OscConfig+0x60>
 80017ee:	e06b      	b.n	80018c8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e2d8      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d107      	bne.n	800180c <HAL_RCC_OscConfig+0x7c>
 80017fc:	4baf      	ldr	r3, [pc, #700]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4bae      	ldr	r3, [pc, #696]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001802:	2180      	movs	r1, #128	; 0x80
 8001804:	0249      	lsls	r1, r1, #9
 8001806:	430a      	orrs	r2, r1
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	e02f      	b.n	800186c <HAL_RCC_OscConfig+0xdc>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d10c      	bne.n	800182e <HAL_RCC_OscConfig+0x9e>
 8001814:	4ba9      	ldr	r3, [pc, #676]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4ba8      	ldr	r3, [pc, #672]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800181a:	49a9      	ldr	r1, [pc, #676]	; (8001ac0 <HAL_RCC_OscConfig+0x330>)
 800181c:	400a      	ands	r2, r1
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	4ba6      	ldr	r3, [pc, #664]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4ba5      	ldr	r3, [pc, #660]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001826:	49a7      	ldr	r1, [pc, #668]	; (8001ac4 <HAL_RCC_OscConfig+0x334>)
 8001828:	400a      	ands	r2, r1
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	e01e      	b.n	800186c <HAL_RCC_OscConfig+0xdc>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b05      	cmp	r3, #5
 8001834:	d10e      	bne.n	8001854 <HAL_RCC_OscConfig+0xc4>
 8001836:	4ba1      	ldr	r3, [pc, #644]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4ba0      	ldr	r3, [pc, #640]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800183c:	2180      	movs	r1, #128	; 0x80
 800183e:	02c9      	lsls	r1, r1, #11
 8001840:	430a      	orrs	r2, r1
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	4b9d      	ldr	r3, [pc, #628]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b9c      	ldr	r3, [pc, #624]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800184a:	2180      	movs	r1, #128	; 0x80
 800184c:	0249      	lsls	r1, r1, #9
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e00b      	b.n	800186c <HAL_RCC_OscConfig+0xdc>
 8001854:	4b99      	ldr	r3, [pc, #612]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b98      	ldr	r3, [pc, #608]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800185a:	4999      	ldr	r1, [pc, #612]	; (8001ac0 <HAL_RCC_OscConfig+0x330>)
 800185c:	400a      	ands	r2, r1
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	4b96      	ldr	r3, [pc, #600]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b95      	ldr	r3, [pc, #596]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001866:	4997      	ldr	r1, [pc, #604]	; (8001ac4 <HAL_RCC_OscConfig+0x334>)
 8001868:	400a      	ands	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d014      	beq.n	800189e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001874:	f7fe ff50 	bl	8000718 <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800187e:	f7fe ff4b 	bl	8000718 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b64      	cmp	r3, #100	; 0x64
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e28a      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001890:	4b8a      	ldr	r3, [pc, #552]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	029b      	lsls	r3, r3, #10
 8001898:	4013      	ands	r3, r2
 800189a:	d0f0      	beq.n	800187e <HAL_RCC_OscConfig+0xee>
 800189c:	e015      	b.n	80018ca <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189e:	f7fe ff3b 	bl	8000718 <HAL_GetTick>
 80018a2:	0003      	movs	r3, r0
 80018a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018a8:	f7fe ff36 	bl	8000718 <HAL_GetTick>
 80018ac:	0002      	movs	r2, r0
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b64      	cmp	r3, #100	; 0x64
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e275      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	4b80      	ldr	r3, [pc, #512]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	2380      	movs	r3, #128	; 0x80
 80018c0:	029b      	lsls	r3, r3, #10
 80018c2:	4013      	ands	r3, r2
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x118>
 80018c6:	e000      	b.n	80018ca <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2202      	movs	r2, #2
 80018d0:	4013      	ands	r3, r2
 80018d2:	d100      	bne.n	80018d6 <HAL_RCC_OscConfig+0x146>
 80018d4:	e069      	b.n	80019aa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018d6:	4b79      	ldr	r3, [pc, #484]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	220c      	movs	r2, #12
 80018dc:	4013      	ands	r3, r2
 80018de:	d00b      	beq.n	80018f8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018e0:	4b76      	ldr	r3, [pc, #472]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	220c      	movs	r2, #12
 80018e6:	4013      	ands	r3, r2
 80018e8:	2b08      	cmp	r3, #8
 80018ea:	d11c      	bne.n	8001926 <HAL_RCC_OscConfig+0x196>
 80018ec:	4b73      	ldr	r3, [pc, #460]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4013      	ands	r3, r2
 80018f6:	d116      	bne.n	8001926 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018f8:	4b70      	ldr	r3, [pc, #448]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2202      	movs	r2, #2
 80018fe:	4013      	ands	r3, r2
 8001900:	d005      	beq.n	800190e <HAL_RCC_OscConfig+0x17e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d001      	beq.n	800190e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e24b      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190e:	4b6b      	ldr	r3, [pc, #428]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	22f8      	movs	r2, #248	; 0xf8
 8001914:	4393      	bics	r3, r2
 8001916:	0019      	movs	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	00da      	lsls	r2, r3, #3
 800191e:	4b67      	ldr	r3, [pc, #412]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001920:	430a      	orrs	r2, r1
 8001922:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001924:	e041      	b.n	80019aa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d024      	beq.n	8001978 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800192e:	4b63      	ldr	r3, [pc, #396]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4b62      	ldr	r3, [pc, #392]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001934:	2101      	movs	r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193a:	f7fe feed 	bl	8000718 <HAL_GetTick>
 800193e:	0003      	movs	r3, r0
 8001940:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001944:	f7fe fee8 	bl	8000718 <HAL_GetTick>
 8001948:	0002      	movs	r2, r0
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e227      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001956:	4b59      	ldr	r3, [pc, #356]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2202      	movs	r2, #2
 800195c:	4013      	ands	r3, r2
 800195e:	d0f1      	beq.n	8001944 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001960:	4b56      	ldr	r3, [pc, #344]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	22f8      	movs	r2, #248	; 0xf8
 8001966:	4393      	bics	r3, r2
 8001968:	0019      	movs	r1, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	00da      	lsls	r2, r3, #3
 8001970:	4b52      	ldr	r3, [pc, #328]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001972:	430a      	orrs	r2, r1
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	e018      	b.n	80019aa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001978:	4b50      	ldr	r3, [pc, #320]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b4f      	ldr	r3, [pc, #316]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 800197e:	2101      	movs	r1, #1
 8001980:	438a      	bics	r2, r1
 8001982:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001984:	f7fe fec8 	bl	8000718 <HAL_GetTick>
 8001988:	0003      	movs	r3, r0
 800198a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198e:	f7fe fec3 	bl	8000718 <HAL_GetTick>
 8001992:	0002      	movs	r2, r0
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e202      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a0:	4b46      	ldr	r3, [pc, #280]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2202      	movs	r2, #2
 80019a6:	4013      	ands	r3, r2
 80019a8:	d1f1      	bne.n	800198e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2208      	movs	r2, #8
 80019b0:	4013      	ands	r3, r2
 80019b2:	d036      	beq.n	8001a22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d019      	beq.n	80019f0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019bc:	4b3f      	ldr	r3, [pc, #252]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019c0:	4b3e      	ldr	r3, [pc, #248]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019c2:	2101      	movs	r1, #1
 80019c4:	430a      	orrs	r2, r1
 80019c6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c8:	f7fe fea6 	bl	8000718 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019d2:	f7fe fea1 	bl	8000718 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e1e0      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e4:	4b35      	ldr	r3, [pc, #212]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	2202      	movs	r2, #2
 80019ea:	4013      	ands	r3, r2
 80019ec:	d0f1      	beq.n	80019d2 <HAL_RCC_OscConfig+0x242>
 80019ee:	e018      	b.n	8001a22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f0:	4b32      	ldr	r3, [pc, #200]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f4:	4b31      	ldr	r3, [pc, #196]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 80019f6:	2101      	movs	r1, #1
 80019f8:	438a      	bics	r2, r1
 80019fa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fc:	f7fe fe8c 	bl	8000718 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a04:	e008      	b.n	8001a18 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a06:	f7fe fe87 	bl	8000718 <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d901      	bls.n	8001a18 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001a14:	2303      	movs	r3, #3
 8001a16:	e1c6      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a18:	4b28      	ldr	r3, [pc, #160]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d1f1      	bne.n	8001a06 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2204      	movs	r2, #4
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d100      	bne.n	8001a2e <HAL_RCC_OscConfig+0x29e>
 8001a2c:	e0b4      	b.n	8001b98 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a2e:	201f      	movs	r0, #31
 8001a30:	183b      	adds	r3, r7, r0
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a36:	4b21      	ldr	r3, [pc, #132]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001a38:	69da      	ldr	r2, [r3, #28]
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	055b      	lsls	r3, r3, #21
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d110      	bne.n	8001a64 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001a44:	69da      	ldr	r2, [r3, #28]
 8001a46:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001a48:	2180      	movs	r1, #128	; 0x80
 8001a4a:	0549      	lsls	r1, r1, #21
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	61da      	str	r2, [r3, #28]
 8001a50:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001a52:	69da      	ldr	r2, [r3, #28]
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	055b      	lsls	r3, r3, #21
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a5e:	183b      	adds	r3, r7, r0
 8001a60:	2201      	movs	r2, #1
 8001a62:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a64:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <HAL_RCC_OscConfig+0x338>)
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	2380      	movs	r3, #128	; 0x80
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d11a      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a70:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <HAL_RCC_OscConfig+0x338>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <HAL_RCC_OscConfig+0x338>)
 8001a76:	2180      	movs	r1, #128	; 0x80
 8001a78:	0049      	lsls	r1, r1, #1
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7e:	f7fe fe4b 	bl	8000718 <HAL_GetTick>
 8001a82:	0003      	movs	r3, r0
 8001a84:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a88:	f7fe fe46 	bl	8000718 <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b64      	cmp	r3, #100	; 0x64
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e185      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <HAL_RCC_OscConfig+0x338>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d0f0      	beq.n	8001a88 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d10e      	bne.n	8001acc <HAL_RCC_OscConfig+0x33c>
 8001aae:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001ab0:	6a1a      	ldr	r2, [r3, #32]
 8001ab2:	4b02      	ldr	r3, [pc, #8]	; (8001abc <HAL_RCC_OscConfig+0x32c>)
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	621a      	str	r2, [r3, #32]
 8001aba:	e035      	b.n	8001b28 <HAL_RCC_OscConfig+0x398>
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	fffeffff 	.word	0xfffeffff
 8001ac4:	fffbffff 	.word	0xfffbffff
 8001ac8:	40007000 	.word	0x40007000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d10c      	bne.n	8001aee <HAL_RCC_OscConfig+0x35e>
 8001ad4:	4bb6      	ldr	r3, [pc, #728]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001ad6:	6a1a      	ldr	r2, [r3, #32]
 8001ad8:	4bb5      	ldr	r3, [pc, #724]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001ada:	2101      	movs	r1, #1
 8001adc:	438a      	bics	r2, r1
 8001ade:	621a      	str	r2, [r3, #32]
 8001ae0:	4bb3      	ldr	r3, [pc, #716]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001ae2:	6a1a      	ldr	r2, [r3, #32]
 8001ae4:	4bb2      	ldr	r3, [pc, #712]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001ae6:	2104      	movs	r1, #4
 8001ae8:	438a      	bics	r2, r1
 8001aea:	621a      	str	r2, [r3, #32]
 8001aec:	e01c      	b.n	8001b28 <HAL_RCC_OscConfig+0x398>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	2b05      	cmp	r3, #5
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x380>
 8001af6:	4bae      	ldr	r3, [pc, #696]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001af8:	6a1a      	ldr	r2, [r3, #32]
 8001afa:	4bad      	ldr	r3, [pc, #692]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001afc:	2104      	movs	r1, #4
 8001afe:	430a      	orrs	r2, r1
 8001b00:	621a      	str	r2, [r3, #32]
 8001b02:	4bab      	ldr	r3, [pc, #684]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b04:	6a1a      	ldr	r2, [r3, #32]
 8001b06:	4baa      	ldr	r3, [pc, #680]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b08:	2101      	movs	r1, #1
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	621a      	str	r2, [r3, #32]
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0x398>
 8001b10:	4ba7      	ldr	r3, [pc, #668]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b12:	6a1a      	ldr	r2, [r3, #32]
 8001b14:	4ba6      	ldr	r3, [pc, #664]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b16:	2101      	movs	r1, #1
 8001b18:	438a      	bics	r2, r1
 8001b1a:	621a      	str	r2, [r3, #32]
 8001b1c:	4ba4      	ldr	r3, [pc, #656]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b1e:	6a1a      	ldr	r2, [r3, #32]
 8001b20:	4ba3      	ldr	r3, [pc, #652]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b22:	2104      	movs	r1, #4
 8001b24:	438a      	bics	r2, r1
 8001b26:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d014      	beq.n	8001b5a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b30:	f7fe fdf2 	bl	8000718 <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b38:	e009      	b.n	8001b4e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b3a:	f7fe fded 	bl	8000718 <HAL_GetTick>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	4a9b      	ldr	r2, [pc, #620]	; (8001db4 <HAL_RCC_OscConfig+0x624>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e12b      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4e:	4b98      	ldr	r3, [pc, #608]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	2202      	movs	r2, #2
 8001b54:	4013      	ands	r3, r2
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x3aa>
 8001b58:	e013      	b.n	8001b82 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5a:	f7fe fddd 	bl	8000718 <HAL_GetTick>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b62:	e009      	b.n	8001b78 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b64:	f7fe fdd8 	bl	8000718 <HAL_GetTick>
 8001b68:	0002      	movs	r2, r0
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	4a91      	ldr	r2, [pc, #580]	; (8001db4 <HAL_RCC_OscConfig+0x624>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e116      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b78:	4b8d      	ldr	r3, [pc, #564]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d1f0      	bne.n	8001b64 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b82:	231f      	movs	r3, #31
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d105      	bne.n	8001b98 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b8c:	4b88      	ldr	r3, [pc, #544]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b8e:	69da      	ldr	r2, [r3, #28]
 8001b90:	4b87      	ldr	r3, [pc, #540]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001b92:	4989      	ldr	r1, [pc, #548]	; (8001db8 <HAL_RCC_OscConfig+0x628>)
 8001b94:	400a      	ands	r2, r1
 8001b96:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2210      	movs	r2, #16
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d063      	beq.n	8001c6a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d12a      	bne.n	8001c00 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001baa:	4b81      	ldr	r3, [pc, #516]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bae:	4b80      	ldr	r3, [pc, #512]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001bb6:	4b7e      	ldr	r3, [pc, #504]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bba:	4b7d      	ldr	r3, [pc, #500]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc2:	f7fe fda9 	bl	8000718 <HAL_GetTick>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bcc:	f7fe fda4 	bl	8000718 <HAL_GetTick>
 8001bd0:	0002      	movs	r2, r0
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e0e3      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bde:	4b74      	ldr	r3, [pc, #464]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be2:	2202      	movs	r2, #2
 8001be4:	4013      	ands	r3, r2
 8001be6:	d0f1      	beq.n	8001bcc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001be8:	4b71      	ldr	r3, [pc, #452]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bec:	22f8      	movs	r2, #248	; 0xf8
 8001bee:	4393      	bics	r3, r2
 8001bf0:	0019      	movs	r1, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	00da      	lsls	r2, r3, #3
 8001bf8:	4b6d      	ldr	r3, [pc, #436]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	635a      	str	r2, [r3, #52]	; 0x34
 8001bfe:	e034      	b.n	8001c6a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	3305      	adds	r3, #5
 8001c06:	d111      	bne.n	8001c2c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c08:	4b69      	ldr	r3, [pc, #420]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c0c:	4b68      	ldr	r3, [pc, #416]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c0e:	2104      	movs	r1, #4
 8001c10:	438a      	bics	r2, r1
 8001c12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c14:	4b66      	ldr	r3, [pc, #408]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c18:	22f8      	movs	r2, #248	; 0xf8
 8001c1a:	4393      	bics	r3, r2
 8001c1c:	0019      	movs	r1, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	00da      	lsls	r2, r3, #3
 8001c24:	4b62      	ldr	r3, [pc, #392]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c26:	430a      	orrs	r2, r1
 8001c28:	635a      	str	r2, [r3, #52]	; 0x34
 8001c2a:	e01e      	b.n	8001c6a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c2c:	4b60      	ldr	r3, [pc, #384]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c30:	4b5f      	ldr	r3, [pc, #380]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c32:	2104      	movs	r1, #4
 8001c34:	430a      	orrs	r2, r1
 8001c36:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c38:	4b5d      	ldr	r3, [pc, #372]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c3c:	4b5c      	ldr	r3, [pc, #368]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c3e:	2101      	movs	r1, #1
 8001c40:	438a      	bics	r2, r1
 8001c42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c44:	f7fe fd68 	bl	8000718 <HAL_GetTick>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c4c:	e008      	b.n	8001c60 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c4e:	f7fe fd63 	bl	8000718 <HAL_GetTick>
 8001c52:	0002      	movs	r2, r0
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e0a2      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c60:	4b53      	ldr	r3, [pc, #332]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d1f1      	bne.n	8001c4e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d100      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4e4>
 8001c72:	e097      	b.n	8001da4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c74:	4b4e      	ldr	r3, [pc, #312]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	220c      	movs	r2, #12
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d100      	bne.n	8001c82 <HAL_RCC_OscConfig+0x4f2>
 8001c80:	e06b      	b.n	8001d5a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d14c      	bne.n	8001d24 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c8a:	4b49      	ldr	r3, [pc, #292]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	4b48      	ldr	r3, [pc, #288]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001c90:	494a      	ldr	r1, [pc, #296]	; (8001dbc <HAL_RCC_OscConfig+0x62c>)
 8001c92:	400a      	ands	r2, r1
 8001c94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c96:	f7fe fd3f 	bl	8000718 <HAL_GetTick>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca0:	f7fe fd3a 	bl	8000718 <HAL_GetTick>
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e079      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cb2:	4b3f      	ldr	r3, [pc, #252]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	049b      	lsls	r3, r3, #18
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cbe:	4b3c      	ldr	r3, [pc, #240]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	4393      	bics	r3, r2
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ccc:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cd2:	4b37      	ldr	r3, [pc, #220]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	4a3a      	ldr	r2, [pc, #232]	; (8001dc0 <HAL_RCC_OscConfig+0x630>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce4:	431a      	orrs	r2, r3
 8001ce6:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cec:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4b2f      	ldr	r3, [pc, #188]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001cf2:	2180      	movs	r1, #128	; 0x80
 8001cf4:	0449      	lsls	r1, r1, #17
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfa:	f7fe fd0d 	bl	8000718 <HAL_GetTick>
 8001cfe:	0003      	movs	r3, r0
 8001d00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d04:	f7fe fd08 	bl	8000718 <HAL_GetTick>
 8001d08:	0002      	movs	r2, r0
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e047      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d16:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	049b      	lsls	r3, r3, #18
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d0f0      	beq.n	8001d04 <HAL_RCC_OscConfig+0x574>
 8001d22:	e03f      	b.n	8001da4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d24:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d2a:	4924      	ldr	r1, [pc, #144]	; (8001dbc <HAL_RCC_OscConfig+0x62c>)
 8001d2c:	400a      	ands	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7fe fcf2 	bl	8000718 <HAL_GetTick>
 8001d34:	0003      	movs	r3, r0
 8001d36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7fe fced 	bl	8000718 <HAL_GetTick>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e02c      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	2380      	movs	r3, #128	; 0x80
 8001d52:	049b      	lsls	r3, r3, #18
 8001d54:	4013      	ands	r3, r2
 8001d56:	d1f0      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5aa>
 8001d58:	e024      	b.n	8001da4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e01f      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <HAL_RCC_OscConfig+0x620>)
 8001d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d70:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	025b      	lsls	r3, r3, #9
 8001d78:	401a      	ands	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d10e      	bne.n	8001da0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	220f      	movs	r2, #15
 8001d86:	401a      	ands	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d107      	bne.n	8001da0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	23f0      	movs	r3, #240	; 0xf0
 8001d94:	039b      	lsls	r3, r3, #14
 8001d96:	401a      	ands	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d001      	beq.n	8001da4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	0018      	movs	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b008      	add	sp, #32
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	40021000 	.word	0x40021000
 8001db4:	00001388 	.word	0x00001388
 8001db8:	efffffff 	.word	0xefffffff
 8001dbc:	feffffff 	.word	0xfeffffff
 8001dc0:	ffc2ffff 	.word	0xffc2ffff

08001dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0b3      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b5b      	ldr	r3, [pc, #364]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	4013      	ands	r3, r2
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d911      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b58      	ldr	r3, [pc, #352]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2201      	movs	r2, #1
 8001dec:	4393      	bics	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	4b55      	ldr	r3, [pc, #340]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df8:	4b53      	ldr	r3, [pc, #332]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d001      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e09a      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d015      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2204      	movs	r2, #4
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d006      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e1e:	4b4b      	ldr	r3, [pc, #300]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	4b4a      	ldr	r3, [pc, #296]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e24:	21e0      	movs	r1, #224	; 0xe0
 8001e26:	00c9      	lsls	r1, r1, #3
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e2c:	4b47      	ldr	r3, [pc, #284]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	22f0      	movs	r2, #240	; 0xf0
 8001e32:	4393      	bics	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	4b44      	ldr	r3, [pc, #272]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2201      	movs	r2, #1
 8001e46:	4013      	ands	r3, r2
 8001e48:	d040      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e52:	4b3e      	ldr	r3, [pc, #248]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	2380      	movs	r3, #128	; 0x80
 8001e58:	029b      	lsls	r3, r3, #10
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d114      	bne.n	8001e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e06e      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d107      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e6a:	4b38      	ldr	r3, [pc, #224]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	049b      	lsls	r3, r3, #18
 8001e72:	4013      	ands	r3, r2
 8001e74:	d108      	bne.n	8001e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e062      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e7a:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	4013      	ands	r3, r2
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e05b      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e88:	4b30      	ldr	r3, [pc, #192]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	4393      	bics	r3, r2
 8001e90:	0019      	movs	r1, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685a      	ldr	r2, [r3, #4]
 8001e96:	4b2d      	ldr	r3, [pc, #180]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e9c:	f7fe fc3c 	bl	8000718 <HAL_GetTick>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea4:	e009      	b.n	8001eba <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ea6:	f7fe fc37 	bl	8000718 <HAL_GetTick>
 8001eaa:	0002      	movs	r2, r0
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	4a27      	ldr	r2, [pc, #156]	; (8001f50 <HAL_RCC_ClockConfig+0x18c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e042      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eba:	4b24      	ldr	r3, [pc, #144]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	220c      	movs	r2, #12
 8001ec0:	401a      	ands	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d1ec      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ecc:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d211      	bcs.n	8001efe <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eda:	4b1b      	ldr	r3, [pc, #108]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4393      	bics	r3, r2
 8001ee2:	0019      	movs	r1, r3
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eec:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_RCC_ClockConfig+0x184>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d001      	beq.n	8001efe <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e020      	b.n	8001f40 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2204      	movs	r2, #4
 8001f04:	4013      	ands	r3, r2
 8001f06:	d009      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f08:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	4a11      	ldr	r2, [pc, #68]	; (8001f54 <HAL_RCC_ClockConfig+0x190>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	0019      	movs	r1, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f1c:	f000 f820 	bl	8001f60 <HAL_RCC_GetSysClockFreq>
 8001f20:	0001      	movs	r1, r0
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_RCC_ClockConfig+0x188>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	091b      	lsrs	r3, r3, #4
 8001f28:	220f      	movs	r2, #15
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <HAL_RCC_ClockConfig+0x194>)
 8001f2e:	5cd3      	ldrb	r3, [r2, r3]
 8001f30:	000a      	movs	r2, r1
 8001f32:	40da      	lsrs	r2, r3
 8001f34:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <HAL_RCC_ClockConfig+0x198>)
 8001f36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f38:	2003      	movs	r0, #3
 8001f3a:	f7fe fba7 	bl	800068c <HAL_InitTick>
  
  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b004      	add	sp, #16
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	00001388 	.word	0x00001388
 8001f54:	fffff8ff 	.word	0xfffff8ff
 8001f58:	0800207c 	.word	0x0800207c
 8001f5c:	20000000 	.word	0x20000000

08001f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	2300      	movs	r3, #0
 8001f74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	220c      	movs	r2, #12
 8001f84:	4013      	ands	r3, r2
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d002      	beq.n	8001f90 <HAL_RCC_GetSysClockFreq+0x30>
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0x36>
 8001f8e:	e02c      	b.n	8001fea <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f90:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f92:	613b      	str	r3, [r7, #16]
      break;
 8001f94:	e02c      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	0c9b      	lsrs	r3, r3, #18
 8001f9a:	220f      	movs	r2, #15
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	4a19      	ldr	r2, [pc, #100]	; (8002004 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fa0:	5cd3      	ldrb	r3, [r2, r3]
 8001fa2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001fa4:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	220f      	movs	r2, #15
 8001faa:	4013      	ands	r3, r2
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001fae:	5cd3      	ldrb	r3, [r2, r3]
 8001fb0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	025b      	lsls	r3, r3, #9
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d009      	beq.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	4810      	ldr	r0, [pc, #64]	; (8002000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fc0:	f7fe f8a2 	bl	8000108 <__udivsi3>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	001a      	movs	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4353      	muls	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	e009      	b.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001fd0:	6879      	ldr	r1, [r7, #4]
 8001fd2:	000a      	movs	r2, r1
 8001fd4:	0152      	lsls	r2, r2, #5
 8001fd6:	1a52      	subs	r2, r2, r1
 8001fd8:	0193      	lsls	r3, r2, #6
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	185b      	adds	r3, r3, r1
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	613b      	str	r3, [r7, #16]
      break;
 8001fe8:	e002      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fec:	613b      	str	r3, [r7, #16]
      break;
 8001fee:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ff0:	693b      	ldr	r3, [r7, #16]
}
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b006      	add	sp, #24
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000
 8002000:	007a1200 	.word	0x007a1200
 8002004:	0800208c 	.word	0x0800208c
 8002008:	0800209c 	.word	0x0800209c

0800200c <__libc_init_array>:
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	2600      	movs	r6, #0
 8002010:	4d0c      	ldr	r5, [pc, #48]	; (8002044 <__libc_init_array+0x38>)
 8002012:	4c0d      	ldr	r4, [pc, #52]	; (8002048 <__libc_init_array+0x3c>)
 8002014:	1b64      	subs	r4, r4, r5
 8002016:	10a4      	asrs	r4, r4, #2
 8002018:	42a6      	cmp	r6, r4
 800201a:	d109      	bne.n	8002030 <__libc_init_array+0x24>
 800201c:	2600      	movs	r6, #0
 800201e:	f000 f821 	bl	8002064 <_init>
 8002022:	4d0a      	ldr	r5, [pc, #40]	; (800204c <__libc_init_array+0x40>)
 8002024:	4c0a      	ldr	r4, [pc, #40]	; (8002050 <__libc_init_array+0x44>)
 8002026:	1b64      	subs	r4, r4, r5
 8002028:	10a4      	asrs	r4, r4, #2
 800202a:	42a6      	cmp	r6, r4
 800202c:	d105      	bne.n	800203a <__libc_init_array+0x2e>
 800202e:	bd70      	pop	{r4, r5, r6, pc}
 8002030:	00b3      	lsls	r3, r6, #2
 8002032:	58eb      	ldr	r3, [r5, r3]
 8002034:	4798      	blx	r3
 8002036:	3601      	adds	r6, #1
 8002038:	e7ee      	b.n	8002018 <__libc_init_array+0xc>
 800203a:	00b3      	lsls	r3, r6, #2
 800203c:	58eb      	ldr	r3, [r5, r3]
 800203e:	4798      	blx	r3
 8002040:	3601      	adds	r6, #1
 8002042:	e7f2      	b.n	800202a <__libc_init_array+0x1e>
 8002044:	080020ac 	.word	0x080020ac
 8002048:	080020ac 	.word	0x080020ac
 800204c:	080020ac 	.word	0x080020ac
 8002050:	080020b0 	.word	0x080020b0

08002054 <memset>:
 8002054:	0003      	movs	r3, r0
 8002056:	1882      	adds	r2, r0, r2
 8002058:	4293      	cmp	r3, r2
 800205a:	d100      	bne.n	800205e <memset+0xa>
 800205c:	4770      	bx	lr
 800205e:	7019      	strb	r1, [r3, #0]
 8002060:	3301      	adds	r3, #1
 8002062:	e7f9      	b.n	8002058 <memset+0x4>

08002064 <_init>:
 8002064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800206a:	bc08      	pop	{r3}
 800206c:	469e      	mov	lr, r3
 800206e:	4770      	bx	lr

08002070 <_fini>:
 8002070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002076:	bc08      	pop	{r3}
 8002078:	469e      	mov	lr, r3
 800207a:	4770      	bx	lr
