<root><simulation><result_generated_time />2023-05-17 20:20:43<layer><layer_spec />{'B': 1, 'K': 24, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2457600<total_data_size_element />{'W': 24576, 'I': 102400, 'O': 2400}<total_data_reuse />{'W': 100, 'I': 24.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 8), ('OX', 2), ('OY', 10)], [('C', 4), ('C', 4), ('K', 3)], []]<I />[[('OX', 5), ('C', 8)], [('OX', 2), ('OY', 10), ('C', 4), ('C', 4), ('K', 3)], []]<O />[[('OX', 5), ('C', 8)], [('OX', 2), ('OY', 10), ('C', 4), ('C', 4), ('K', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 100, 1, 1], 'I': [8.0, 1.0, 3.0, 1.0], 'O': [8.0, 8, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 196608, 196608], 'I': [320, 819200, 819200], 'O': [40, 19200, 19200], 'O_partial': [40, 19200, 0], 'O_final': [0, 0, 19200]}<actual_mem_utilization_individual />{'W': [0.12, 0.02, 0.0], 'I': [0.62, 0.1, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.12, 0.0], 'I': [0.62, 0.12, 0.0], 'O': [0.08, 0.12, 0.0]}<effective_mem_size_bit />{'W': [64, 49152, 196608], 'I': [40, 819200, 819200], 'O': [40, 6400, 19200], 'O_partial': [40, 6400, 0], 'O_final': [0, 0, 19200]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[491520, 24576], [24576, 24576], [24576, 0]]<I />[[307200, 307200], [307200, 102400], [102400, 0]]<O />[[(304800, 307200), (38400, 36000)], [(36000, 38400), (2400, 0)], [(0, 2400), (0, 0)]]<O_partial />[[(304800, 307200), (38400, 36000)], [(36000, 38400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2400, 0)], [(0, 2400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[61440, 3072], [1536, 1536], [96, 0]]<I />[[38400, 38400], [19200, 6400], [400, 0]]<O />[[(38100, 38400), (4800, 4500)], [(2250, 2400), (150, 0)], [(0, 9), (0, 0)]]<O_partial />[([38100, 38400], [4800, 4500]), ([2250, 2400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [150, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2457600<idle />0</mac_count></basic_info><energy><total_energy />5373914.4<mem_energy_breakdown><W />[21.8, 76.1, 127.9]<I />[26.9, 654.0, 532.7]<O />[30.1, 118.9, 12.5]</mem_energy_breakdown><MAC_energy><active_MAC />5372313.6<idle_MAC />0.0<total />5372313.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8284<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8284<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />46356<latency_cycle_without_data_loading />38400<ideal_computing_cycle />38400<data_loading><load_cycle_total />7956<load_cycle_individual />{'W': [32, 1536, 0], 'I': [20, 6400, 0]}<load_cycle_combined />{'W': 1536, 'I': 6400}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-38399], [-37553, -36096], [-38400, -38400]], 'I': [[-38399], [-33565, -19180], [-38400, -38400]], 'O': [[-38400], [-37440, -36480], [-38250, -38391]]}<mem_stall_cycle_shared />{'W': [[-38399], [-37553, 0], [0, 0]], 'I': [[-38399], [-33565, 0], [0, 0]], 'O': [[-38400], [-37440, -36480], [-38250, -38391]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 196608, 196608], 'I': [320, 819200, 819200], 'O': [40, 19200, 19200], 'O_partial': [40, 19200, 0], 'O_final': [0, 0, 19200]}<data_size_each_level_total />{'W': [4096, 196608, 196608], 'I': [2560, 819200, 819200], 'O': [320, 19200, 19200]}<loop_cycles_each_level />{'W': [800, 38400, 38400], 'I': [40, 38400, 38400], 'O': [40, 38400, 38400]}<top_ir_loop_size />{'W': [20, 1, 1], 'I': [1, 3, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [5.1, 5.1], [5.1, 5.1]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 21.3]], 'O': [[8.0, 1.0], [8.0, 0.5], [0.5, 0.5]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 5.1], [5.1, 5.1]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 21.3]], 'O': [[8.0, 8.0], [64.0, 0.5], [0.5, 0.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [5.1, 5.1], [5.1, 0]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 0]], 'O': [[8.0, 1.0], [8.0, 0.5], [0.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [77.6, 34.5], [26.5, 0.5]], 'I': [[8.0, 8.0], [77.6, 34.5], [26.5, 0.5]], 'O': [[8.0, 1.0], [77.6, 34.5], [26.5, 0.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 38400], [800, 800, 48], [38400, 38400, 1]], 'I': [[1, 1, 38400], [40, 40, 960], [38400, 38400, 1]], 'O': [[1, 1, 38400], [40, 40, 960], [38400, 38400, 1]]}<trans_time_real />{'W': [[0, 1, 38400], [[1, 800, 48], [32, 800, 48]], [[1536, 38400, 1], [96, 38400, 1]]], 'I': [[0, 1, 38400], [[5, 40, 960], [20, 40, 960]], [[6400, 38400, 1], [400, 38400, 1]]], 'O': [[0, 1, 38400], [[1, 40, 960], [2, 40, 960]], [[150, 38400, 1], [9, 38400, 1]]]}<single_stall_cycle />{'W': [[-1], [-799, -768], [-36864, -38304]], 'I': [[-1], [-35, -20], [-32000, -38000]], 'O': [[-1], [-39, -38], [-38250, -38391]]}<single_stall_count />{'W': [38399, 47, 0], 'I': [38399, 959, 0], 'O': [38400, 960, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [150, 0]}, 1: {'W': [1504, 0], 'I': [19180, 0], 'O': [1920, 150]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-38400, -38400], [-38250, -38400]], 1: [[-15796, -38400], [-36480, -38250]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5</simulation></root>