<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flga2104-2-i</Part>
        <TopModelName>filter3x3_orig</TopModelName>
        <TargetClockPeriod>6.66</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.611</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>70</Best-caseLatency>
            <Average-caseLatency>70</Average-caseLatency>
            <Worst-caseLatency>70</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.466 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.466 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.466 us</Worst-caseRealTimeLatency>
            <Interval-min>71</Interval-min>
            <Interval-max>71</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>1657</FF>
            <LUT>1349</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>filter3x3_orig</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>image_r_TDATA</name>
            <Object>image_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>image_r_TVALID</name>
            <Object>image_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>image_r_TREADY</name>
            <Object>image_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>filter3x3_orig</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution_int_3_s_fu_56</InstName>
                    <ModuleName>convolution_int_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>56</ID>
                    <BindInstances>i_2_fu_363_p2 add_ln65_fu_385_p2 add_ln65_1_fu_391_p2 add_ln65_2_fu_396_p2 add_ln65_3_fu_401_p2 sum_fu_406_p2 add_ln65_5_fu_413_p2 add_ln65_6_fu_419_p2 add_ln65_7_fu_424_p2 add_ln65_8_fu_429_p2 sum_12_fu_434_p2 add_ln65_10_fu_441_p2 add_ln65_11_fu_447_p2 add_ln65_12_fu_452_p2 add_ln65_13_fu_456_p2 sum_13_fu_461_p2 add_ln65_15_fu_468_p2 add_ln65_16_fu_474_p2 add_ln65_17_fu_479_p2 add_ln65_18_fu_483_p2 sum_14_fu_488_p2 add_ln65_20_fu_495_p2 add_ln65_21_fu_501_p2 add_ln65_22_fu_506_p2 add_ln65_23_fu_510_p2 sum_15_fu_515_p2 add_ln65_25_fu_522_p2 add_ln65_26_fu_528_p2 add_ln65_27_fu_533_p2 add_ln65_28_fu_537_p2 sum_16_fu_542_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution_int_3_s</Name>
            <Loops>
                <Push_pixel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.66</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.611</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.446 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.446 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.446 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Push_pixel>
                        <Name>Push_pixel</Name>
                        <TripCount>8</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.426 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Push_pixel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1652</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1312</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_363_p2" SOURCE="conv.cpp:18" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_385_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_391_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_396_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_401_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_406_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_413_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_419_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_424_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_8_fu_429_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_12_fu_434_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_10_fu_441_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_447_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_12_fu_452_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_13_fu_456_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_13_fu_461_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_15_fu_468_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_16_fu_474_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_17_fu_479_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_18_fu_483_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_14_fu_488_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_20_fu_495_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_21_fu_501_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_22_fu_506_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_23_fu_510_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_15_fu_515_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_25_fu_522_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_26_fu_528_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_27_fu_533_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_28_fu_537_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="add_ln65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Push_pixel" OPTYPE="add" PRAGMA="" RTLNAME="sum_16_fu_542_p2" SOURCE="conv.cpp:65" URAM="0" VARIABLE="sum_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter3x3_orig</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.66</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.611</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.466 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.466 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.466 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>71</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1657</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1349</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image" index="0" direction="in" srcType="stream&lt;int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="image_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">image_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="image_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="image_r_">
            <ports>
                <port>image_r_TDATA</port>
                <port>image_r_TREADY</port>
                <port>image_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="image_r">both, 32, 1, 1</column>
                    <column name="output_r">both, 32, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image">in, stream&lt;int 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;int 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="image">image_r, interface</column>
                    <column name="output">output_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="conv.cpp:12" status="valid" parentFunction="convolution" variable="line_buffer_0" isDirective="0" options="variable=line_buffer_0 dim=1 complete"/>
        <Pragma type="array_partition" location="conv.cpp:13" status="valid" parentFunction="convolution" variable="line_buffer_1" isDirective="0" options="variable=line_buffer_1 dim=1 complete"/>
        <Pragma type="array_partition" location="conv.cpp:14" status="valid" parentFunction="convolution" variable="line_buffer_2" isDirective="0" options="variable=line_buffer_2 dim=1 complete"/>
        <Pragma type="array_partition" location="conv.cpp:15" status="warning" parentFunction="convolution" variable="kernel" isDirective="0" options="variable=kernel dim=1 complete">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type"/>
        </Pragma>
        <Pragma type="dependence" location="conv.cpp:19" status="valid" parentFunction="convolution" variable="line_buffer_0" isDirective="0" options="variable=line_buffer_0 inter false"/>
        <Pragma type="dependence" location="conv.cpp:20" status="valid" parentFunction="convolution" variable="line_buffer_1" isDirective="0" options="variable=line_buffer_1 inter false"/>
        <Pragma type="dependence" location="conv.cpp:21" status="valid" parentFunction="convolution" variable="line_buffer_2" isDirective="0" options="variable=line_buffer_2 inter false"/>
        <Pragma type="pipeline" location="conv.cpp:22" status="valid" parentFunction="convolution" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="conv.cpp:41" status="valid" parentFunction="convolution" variable="line_buffer_0" isDirective="0" options="variable=line_buffer_0 inter false"/>
        <Pragma type="dependence" location="conv.cpp:42" status="valid" parentFunction="convolution" variable="line_buffer_1" isDirective="0" options="variable=line_buffer_1 inter false"/>
        <Pragma type="dependence" location="conv.cpp:43" status="valid" parentFunction="convolution" variable="line_buffer_2" isDirective="0" options="variable=line_buffer_2 inter false"/>
        <Pragma type="pipeline" location="conv.cpp:44" status="valid" parentFunction="convolution" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="conv.cpp:63" status="valid" parentFunction="convolution" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="conv.cpp:75" status="valid" parentFunction="filter3x3_orig" variable="" isDirective="0" options="axis port = image"/>
        <Pragma type="interface" location="conv.cpp:76" status="valid" parentFunction="filter3x3_orig" variable="" isDirective="0" options="axis port = output"/>
        <Pragma type="inline" location="conv.cpp:77" status="valid" parentFunction="filter3x3_orig" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

