          model ssc_bridge_rectifier_1_sm_circuit assigned to logical cpu 1
          Model 'ssc_bridge_rectifier_1_sm_circuit' compiled in RELEASE mode.
          16 CPUs active on this Computer
          OS version: Red Hat 5.2 (2.6.29.6-opalrt-6.2.1)
          libOpalR2021B.a : v2022.1.0.405 (build = undefined)
          Monitoring is enabled
          RECV: connection to host established
          SEND: connection to host established
            >>>> SessionRoot::initialize port 0
           Root initialized: 192.168.10.12:25254/resources/root
          Display of standard output will be disabled
          SubSystem step size = 0.000100 sec. Status updated at every 1 local step.
          XHP mode enabled on this CPU.
ERROR:    Simulation is configured to be hardware synchronized but no clock source has been found. Check that the OpCtrl sFunction or OPAL-RT Board driver have initialized correctly.
ERROR:    [0] ERROR_STATUS
          Watchdog ready.
ERROR:    Stopping simulation.
ERROR:    [0] Error code 2 from OpalMainLoop.  Invalid parameters or configuration 
           [0]: Reset
          		Mon Jan  9 15:49:44 2023

          WATCHDOG detected reset command.
          Reset done
