From 239adbd5fa122e4ed3c65935085677a1a3df452e Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Thu, 30 May 2019 13:44:24 +0700
Subject: [PATCH 175/248] arm64: dts: renesas: r8a774a1: Add Audio-DMAC support

This patch adds Audio-DMAC[0,1] support for the R8A774A1 SoC.

Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774a1.dtsi | 68 +++++++++++++++++++++++++++++++
 1 file changed, 68 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
index 8d6e2b2..de486b0 100644
--- a/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774a1.dtsi
@@ -1596,6 +1596,74 @@
 			resets = <&cpg 328>;
 			status = "disabled";
 		};
+
+		audma0: dma-controller@ec700000 {
+			compatible =	"renesas,dmac-r8a774a1",
+					"renesas,rcar-dmac";
+			reg = <0 0xec700000 0 0x10000>;
+			interrupts =	<GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "error",
+					  "ch0", "ch1", "ch2", "ch3",
+					  "ch4", "ch5", "ch6", "ch7",
+					  "ch8", "ch9", "ch10", "ch11",
+					  "ch12", "ch13", "ch14", "ch15";
+			clocks = <&cpg CPG_MOD 502>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A1_PD_ALWAYS_ON>;
+			resets = <&cpg 502>;
+			#dma-cells = <1>;
+			dma-channels = <16>;
+		};
+
+		audma1: dma-controller@ec720000 {
+			compatible =	"renesas,dmac-r8a774a1",
+					"renesas,rcar-dmac";
+			reg = <0 0xec720000 0 0x10000>;
+			interrupts =	<GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "error",
+					  "ch0", "ch1", "ch2", "ch3",
+					  "ch4", "ch5", "ch6", "ch7",
+					  "ch8", "ch9", "ch10", "ch11",
+					  "ch12", "ch13", "ch14", "ch15";
+			clocks = <&cpg CPG_MOD 501>;
+			clock-names = "fck";
+			power-domains = <&sysc R8A774A1_PD_ALWAYS_ON>;
+			resets = <&cpg 501>;
+			#dma-cells = <1>;
+			dma-channels = <16>;
+		};
 	};
 
 	thermal-zones {
-- 
2.7.4

