#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 14 15:57:07 2018
# Process ID: 269688
# Current directory: C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/system_wrapper.vds
# Journal file: C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/embedded/2018_2_microblz'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/xup/embedded/2018_2_microblz' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 386.609 ; gain = 66.004
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 270004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 505.434 ; gain = 111.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2991]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' (8#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18449]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (14#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_axi_bram_ctrl_0_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (23#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'system_axi_bram_ctrl_0_bram_0' requires 8 connections, but only 7 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3336]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3658' bound to instance 'U0' of component 'axi_intc' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3703]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3704]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -2 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -2 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:2858]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ivr_out_reg' in module 'intc_core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:1899]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (24#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (25#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (26#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (27#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (28#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (29#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0_0' (30#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (32#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (33#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (34#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (35#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'TCSR1_CE_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Count_Down_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1117]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Load_Load_Reg_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1142]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (36#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (37#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (38#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (39#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer' of module 'system_axi_timer_0_0' requires 26 connections, but only 23 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3366]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2147]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2148]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (40#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (41#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (42#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (43#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (44#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (45#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (46#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (47#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (48#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (49#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3390]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (49#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (49#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (50#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (51#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (52#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4_clk_wiz' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (53#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4_clk_wiz' (56#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4' (57#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'system_clk_wiz_1_4' requires 4 connections, but only 3 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3433]
INFO: [Synth 8-6157] synthesizing module 'system_led_ip_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S_AXI' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
	Parameter LED_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lab3_user_logic' (58#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:407]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S_AXI' (59#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (60#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_led_ip_0_0' (61#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:12404' bound to instance 'U0' of component 'MDM' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:1652]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15628]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (62#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15827]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (63#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:5431' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15911]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:10026]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3473]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (64#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3483]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (65#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3629]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E' (66#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' (66#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3715]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' (66#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' (66#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3891]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3819]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (67#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (68#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
INFO: [Synth 8-256] done synthesizing module 'MDM' (69#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (70#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:958]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (137#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 125 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3473]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3905]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (138#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (139#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (140#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (141#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (142#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (143#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (143#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (144#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (145#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (146#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (146#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (146#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (147#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (148#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (148#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (148#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (148#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (149#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (150#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (151#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (152#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (153#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (154#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:235]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (155#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (156#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:515]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (157#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (158#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_2' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (159#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (160#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (161#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_E2VWV5' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_E2VWV5' (162#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_17ILSXC' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_4' (163#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1595]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_17ILSXC' (164#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1E95TTU' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_5' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_5' (165#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_5' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1875]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1E95TTU' (166#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1652]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2166]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_6' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' (166#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_6' (167#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_6' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2389]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (168#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2166]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZCOGIU' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2446]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZCOGIU' (169#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2446]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_O1CEHG' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2718]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_O1CEHG' (170#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2718]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (171#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (172#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (173#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (174#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (174#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (175#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (175#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' (176#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (177#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' (178#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (179#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (180#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (181#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3905]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1932]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (182#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (183#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (184#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (185#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:164]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (186#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (187#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (188#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2078]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (189#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (190#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2124]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (193#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2149]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (194#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:1932]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (195#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (195#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (196#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (197#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (198#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (199#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (200#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:3872]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (200#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (200#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (200#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (201#1) [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6155] done synthesizing module 'system' (202#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/synth/system.v:2991]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (203#1) [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[5]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[6]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[9]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[10]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[11]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[12]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[13]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[14]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[15]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[16]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[17]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[18]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[19]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[20]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[21]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[22]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[23]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[24]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[25]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[26]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[27]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[28]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[29]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[30]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[31]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder__parameterized2 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment__parameterized2 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment__parameterized2 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment__parameterized2 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment__parameterized2 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux has unconnected port MEM_LAT_RST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:05 ; elapsed = 00:04:32 . Memory (MB): peak = 1091.805 ; gain = 698.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:07 ; elapsed = 00:04:34 . Memory (MB): peak = 1091.805 ; gain = 698.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:07 ; elapsed = 00:04:34 . Memory (MB): peak = 1091.805 ; gain = 698.293
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc/U0'
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3P_T0_DQS_AD1P_15' is not supported in the xdc constraint file. [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:10]
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 637 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 164 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 35 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 137 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1134.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:38 ; elapsed = 00:05:09 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:38 ; elapsed = 00:05:09 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/led_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1/inst. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for system_i/mdm_1/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for system_i/switches/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for system_i/buttons/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for system_i/axi_timer/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for system_i/axi_intc/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/dont_touch.xdc, line 165).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:38 ; elapsed = 00:05:09 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_18_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:51 ; elapsed = 00:05:25 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 48    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 27    
+---XORs : 
	   2 Input      1 Bit         XORs := 99    
+---Registers : 
	             4096 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               62 Bit    Registers := 24    
	               36 Bit    Registers := 14    
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 38    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 47    
	                4 Bit    Registers := 61    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 103   
	                1 Bit    Registers := 797   
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 24    
	   2 Input     36 Bit        Muxes := 14    
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 70    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 37    
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 30    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 45    
	   3 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 151   
	   4 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 106   
	   7 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 804   
	   3 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 15    
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_v4_0_14_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 97    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module carry_equal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module barrel_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_18_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17415]
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11961]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3900]
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab5/lab5.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[1]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[2]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[3]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[4]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[5]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[6]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[7]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[8]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[9]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[10]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[11]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[12]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[13]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[14]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[15]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[16]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[17]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[18]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[19]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[20]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[21]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[22]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[23]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[24]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[25]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[26]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[27]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[28]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[29]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[30]' (FDR) to 'system_i/axi_intc/U0/INTC_CORE_I/IPR_GEN.ipr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_intc/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_intc.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_intc.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_intc.
WARNING: [Synth 8-3332] Sequential element (INTC_CORE_I/IPR_GEN.ipr_reg[31]) is unused and will be removed from module axi_intc.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_intc.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_timer/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.interrupt_taken_no_fsl_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/EX_delayslot_Instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_NM_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Read_Req_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/icache_Drop_Request_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_cmd_done_occurred_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:26 ; elapsed = 00:06:01 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0/U0/Reset' to pin 'system_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:44 ; elapsed = 00:06:22 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:55 ; elapsed = 00:06:33 . Memory (MB): peak = 1134.617 ; gain = 741.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:02 ; elapsed = 00:06:40 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:04 ; elapsed = 00:06:42 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:04 ; elapsed = 00:06:42 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:06 ; elapsed = 00:06:45 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:07 ; elapsed = 00:06:45 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:07 ; elapsed = 00:06:45 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:07 ; elapsed = 00:06:46 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15]                     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[3]                                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[3]                                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[31]                                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[31]                                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     4|
|3     |CARRY4     |   127|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_2  |     1|
|7     |LUT1       |    61|
|8     |LUT2       |   426|
|9     |LUT3       |  1617|
|10    |LUT4       |  1115|
|11    |LUT5       |   986|
|12    |LUT6       |  1523|
|13    |LUT6_2     |   129|
|14    |MMCME2_ADV |     1|
|15    |MULT_AND   |     2|
|16    |MUXCY      |    64|
|17    |MUXCY_L    |   131|
|18    |MUXF7      |    37|
|19    |RAM32X1D   |    64|
|20    |RAMB36E1   |     2|
|21    |RAMB36E1_1 |     4|
|22    |RAMB36E1_2 |     4|
|23    |SRL16      |     1|
|24    |SRL16E     |   243|
|25    |SRLC16E    |     8|
|26    |SRLC32E    |   210|
|27    |XORCY      |    67|
|28    |FD         |    32|
|29    |FDCE       |   243|
|30    |FDC_1      |     1|
|31    |FDE        |    64|
|32    |FDPE       |     7|
|33    |FDR        |   109|
|34    |FDRE       |  5314|
|35    |FDRE_1     |     1|
|36    |FDS        |     5|
|37    |FDSE       |   369|
|38    |IBUF       |    24|
|39    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                             |Cells |
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                   | 13016|
|2     |  system_i                                                                                     |system                                                             | 12976|
|3     |    axi_bram_ctrl_0                                                                            |system_axi_bram_ctrl_0_0                                           |   425|
|4     |      U0                                                                                       |axi_bram_ctrl                                                      |   425|
|5     |        \gext_inst.abcv4_0_ext_inst                                                            |axi_bram_ctrl_top                                                  |   425|
|6     |          \GEN_AXI4.I_FULL_AXI                                                                 |full_axi                                                           |   425|
|7     |            \GEN_ARB.I_SNG_PORT                                                                |sng_port_arb                                                       |    26|
|8     |            I_RD_CHNL                                                                          |rd_chnl                                                            |   272|
|9     |              I_WRAP_BRST                                                                      |wrap_brst_1182                                                     |    51|
|10    |            I_WR_CHNL                                                                          |wr_chnl                                                            |   109|
|11    |              I_WRAP_BRST                                                                      |wrap_brst                                                          |    34|
|12    |    axi_bram_ctrl_0_bram                                                                       |system_axi_bram_ctrl_0_bram_0                                      |    13|
|13    |      U0                                                                                       |blk_mem_gen_v8_4_1                                                 |    13|
|14    |        inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth                                           |    13|
|15    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_v8_4_1_blk_mem_gen_top                                 |    13|
|16    |            \valid.cstr                                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                        |    13|
|17    |              \ramloop[0].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                          |     1|
|18    |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                        |     1|
|19    |              \ramloop[1].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0          |    12|
|20    |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0        |     3|
|21    |    axi_intc                                                                                   |system_axi_intc_0_0                                                |   147|
|22    |      U0                                                                                       |axi_intc                                                           |   147|
|23    |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif                                                      |   123|
|24    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment                                                   |   123|
|25    |            I_DECODER                                                                          |address_decoder                                                    |    59|
|26    |        INTC_CORE_I                                                                            |intc_core                                                          |    20|
|27    |    axi_timer                                                                                  |system_axi_timer_0_0                                               |   678|
|28    |      U0                                                                                       |axi_timer                                                          |   678|
|29    |        AXI4_LITE_I                                                                            |axi_lite_ipif__parameterized0                                      |   241|
|30    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized0                                   |   241|
|31    |            I_DECODER                                                                          |address_decoder__parameterized0                                    |   170|
|32    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized17                                         |     1|
|33    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized19                                         |     1|
|34    |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized21                                         |     1|
|35    |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized22                                         |     1|
|36    |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized23                                         |     1|
|37    |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized24                                         |     1|
|38    |        TC_CORE_I                                                                              |tc_core                                                            |   437|
|39    |          COUNTER_0_I                                                                          |count_module                                                       |   139|
|40    |            COUNTER_I                                                                          |counter_f_1181                                                     |   107|
|41    |          \GEN_SECOND_TIMER.COUNTER_1_I                                                        |count_module_1177                                                  |   139|
|42    |            COUNTER_I                                                                          |counter_f                                                          |   107|
|43    |          READ_MUX_I                                                                           |mux_onehot_f                                                       |    64|
|44    |          TIMER_CONTROL_I                                                                      |timer_control                                                      |    94|
|45    |            INPUT_DOUBLE_REGS                                                                  |cdc_sync_1178                                                      |     5|
|46    |            INPUT_DOUBLE_REGS2                                                                 |cdc_sync_1179                                                      |     5|
|47    |            INPUT_DOUBLE_REGS3                                                                 |cdc_sync_1180                                                      |    15|
|48    |    axi_uartlite_0                                                                             |system_axi_uartlite_0_0                                            |   251|
|49    |      U0                                                                                       |axi_uartlite                                                       |   251|
|50    |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized1                                      |    69|
|51    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized1                                   |    69|
|52    |            I_DECODER                                                                          |address_decoder__parameterized1                                    |    41|
|53    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized25                                         |     1|
|54    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27_1176                                    |     1|
|55    |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized28                                         |     1|
|56    |        UARTLITE_CORE_I                                                                        |uartlite_core                                                      |   182|
|57    |          BAUD_RATE_I                                                                          |baudrate                                                           |    26|
|58    |          UARTLITE_RX_I                                                                        |uartlite_rx                                                        |    93|
|59    |            INPUT_DOUBLE_REGS3                                                                 |cdc_sync                                                           |     8|
|60    |            SRL_FIFO_I                                                                         |srl_fifo_f_1172                                                    |    27|
|61    |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f_1173                                                |    27|
|62    |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f_1174                                         |    16|
|63    |                DYNSHREG_F_I                                                                   |dynshreg_f_1175                                                    |     9|
|64    |          UARTLITE_TX_I                                                                        |uartlite_tx                                                        |    54|
|65    |            SRL_FIFO_I                                                                         |srl_fifo_f                                                         |    32|
|66    |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f                                                     |    32|
|67    |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f                                              |    18|
|68    |                DYNSHREG_F_I                                                                   |dynshreg_f                                                         |    13|
|69    |    buttons                                                                                    |system_axi_gpio_0_1                                                |   137|
|70    |      U0                                                                                       |axi_gpio                                                           |   137|
|71    |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized2_1167                                 |    73|
|72    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized2_1168                              |    73|
|73    |            I_DECODER                                                                          |address_decoder__parameterized2_1169                               |    23|
|74    |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized26_1170                                    |     1|
|75    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27_1171                                    |     1|
|76    |        gpio_core_1                                                                            |GPIO_Core                                                          |    56|
|77    |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized0                                           |    20|
|78    |    clk_wiz_1                                                                                  |system_clk_wiz_1_4                                                 |     5|
|79    |      inst                                                                                     |system_clk_wiz_1_4_clk_wiz                                         |     5|
|80    |    led_ip                                                                                     |system_led_ip_0_0                                                  |   248|
|81    |      inst                                                                                     |led_ip_v1_0                                                        |   248|
|82    |        led_ip_v1_0_S_AXI_inst                                                                 |led_ip_v1_0_S_AXI                                                  |   248|
|83    |          U1                                                                                   |lab3_user_logic                                                    |    18|
|84    |    mdm_1                                                                                      |system_mdm_1_0                                                     |   231|
|85    |      U0                                                                                       |MDM                                                                |   231|
|86    |        MDM_Core_I1                                                                            |MDM_Core                                                           |   220|
|87    |          JTAG_CONTROL_I                                                                       |JTAG_CONTROL                                                       |   171|
|88    |            \Use_BSCAN.FDC_I                                                                   |MB_FDC_1                                                           |    48|
|89    |            \Use_BSCAN.SYNC_FDRE                                                               |MB_FDRE_1                                                          |     2|
|90    |            \Use_Config_SRL16E.SRL16E_1                                                        |mdm_v3_2_14_MB_SRL16E                                              |     4|
|91    |            \Use_Config_SRL16E.SRL16E_2                                                        |mdm_v3_2_14_MB_SRL16E__parameterized0                              |     1|
|92    |            \Use_ID_SRL16E.SRL16E_ID_1                                                         |mdm_v3_2_14_MB_SRL16E__parameterized1                              |     3|
|93    |            \Use_ID_SRL16E.SRL16E_ID_2                                                         |mdm_v3_2_14_MB_SRL16E__parameterized2                              |     1|
|94    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                           |MB_BUFG                                                            |     1|
|95    |        \Use_E2.BSCAN_I                                                                        |MB_BSCANE2                                                         |     9|
|96    |    microblaze_0                                                                               |system_microblaze_0_0                                              |  3714|
|97    |      U0                                                                                       |MicroBlaze                                                         |  3714|
|98    |        MicroBlaze_Core_I                                                                      |MicroBlaze_Core                                                    |  3201|
|99    |          \Area.Core                                                                           |MicroBlaze_Area                                                    |  3192|
|100   |            Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                                                |    20|
|101   |              BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized10                                         |     1|
|102   |              BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized12                                         |     1|
|103   |              LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16                                         |     1|
|104   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                                             |     8|
|105   |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1159                                     |     1|
|106   |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1160                                     |     1|
|107   |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1161                                     |     1|
|108   |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1162                                     |     1|
|109   |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1163                                     |     1|
|110   |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1164                                     |     1|
|111   |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1165                                     |     1|
|112   |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1166                                     |     1|
|113   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1155                                     |     1|
|114   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1156                                     |     1|
|115   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1157                                     |     1|
|116   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1158                                     |     1|
|117   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                                            |     1|
|118   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2__parameterized2                                            |     1|
|119   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                                         |     1|
|120   |              byte_selects_i_INST                                                              |MB_LUT6_2__parameterized8                                          |     1|
|121   |              low_addr_i_INST                                                                  |MB_LUT6_2__parameterized6                                          |     1|
|122   |            Data_Flow_I                                                                        |Data_Flow                                                          |  1241|
|123   |              ALU_I                                                                            |ALU                                                                |   105|
|124   |                \No_Carry_Decoding.CarryIn_MUXCY                                               |microblaze_v10_0_7_MB_MUXCY_1060                                   |     1|
|125   |                \No_Carry_Decoding.alu_carry_select_LUT                                        |MB_LUT3__parameterized7                                            |     1|
|126   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                                            |     6|
|127   |                  \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                                           |     1|
|128   |                  \Last_Bit.I_ALU_LUT_V5                                                       |microblaze_v10_0_7_MB_LUT6                                         |     1|
|129   |                  \Last_Bit.MULT_AND_I                                                         |MB_MULT_AND_1152                                                   |     1|
|130   |                  \Last_Bit.MUXCY_XOR_I                                                        |microblaze_v10_0_7_MB_MUXCY_XORCY_1153                             |     2|
|131   |                  \Last_Bit.Pre_MUXCY_I                                                        |microblaze_v10_0_7_MB_MUXCY_1154                                   |     1|
|132   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                                            |     4|
|133   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1150                                     |     1|
|134   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1151                             |     3|
|135   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_1061                                                       |     3|
|136   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1148                                     |     1|
|137   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1149                             |     2|
|138   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_1062                                                       |     3|
|139   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1146                                     |     1|
|140   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1147                             |     2|
|141   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_1063                                                       |     3|
|142   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1144                                     |     1|
|143   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1145                             |     2|
|144   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_1064                                                       |     3|
|145   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1142                                     |     1|
|146   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1143                             |     2|
|147   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_1065                                                       |     3|
|148   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1140                                     |     1|
|149   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1141                             |     2|
|150   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_1066                                                       |     3|
|151   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1138                                     |     1|
|152   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1139                             |     2|
|153   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_1067                                                       |     3|
|154   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1136                                     |     1|
|155   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1137                             |     2|
|156   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_1068                                                       |     3|
|157   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1134                                     |     1|
|158   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1135                             |     2|
|159   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_1069                                                       |     3|
|160   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1132                                     |     1|
|161   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1133                             |     2|
|162   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_1070                                                       |     3|
|163   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1130                                     |     1|
|164   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1131                             |     2|
|165   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_1071                                                       |     3|
|166   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1128                                     |     1|
|167   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1129                             |     2|
|168   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_1072                                                       |     3|
|169   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1126                                     |     1|
|170   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1127                             |     2|
|171   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_1073                                                       |     3|
|172   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1124                                     |     1|
|173   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1125                             |     2|
|174   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_1074                                                       |     3|
|175   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1122                                     |     1|
|176   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1123                             |     2|
|177   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_1075                                                       |     3|
|178   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1120                                     |     1|
|179   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1121                             |     2|
|180   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_1076                                                       |     3|
|181   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1118                                     |     1|
|182   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1119                             |     2|
|183   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_1077                                                       |     3|
|184   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1116                                     |     1|
|185   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1117                             |     2|
|186   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_1078                                                       |     3|
|187   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1114                                     |     1|
|188   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1115                             |     2|
|189   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_1079                                                       |     3|
|190   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1112                                     |     1|
|191   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1113                             |     2|
|192   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_1080                                                       |     3|
|193   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1110                                     |     1|
|194   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1111                             |     2|
|195   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_1081                                                       |     5|
|196   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1108                                     |     1|
|197   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1109                             |     4|
|198   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_1082                                                       |     3|
|199   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1106                                     |     1|
|200   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1107                             |     2|
|201   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_1083                                                       |     3|
|202   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1104                                     |     1|
|203   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1105                             |     2|
|204   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_1084                                                       |     3|
|205   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1102                                     |     1|
|206   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1103                             |     2|
|207   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_1085                                                       |     3|
|208   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1100                                     |     1|
|209   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1101                             |     2|
|210   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_1086                                                       |     3|
|211   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1098                                     |     1|
|212   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1099                             |     2|
|213   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_1087                                                       |     3|
|214   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1096                                     |     1|
|215   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1097                             |     2|
|216   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_1088                                                       |     3|
|217   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1094                                     |     1|
|218   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1095                             |     2|
|219   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_1089                                                       |     3|
|220   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1092                                     |     1|
|221   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1093                             |     2|
|222   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_1090                                                       |     4|
|223   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2                                          |     1|
|224   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1091                             |     3|
|225   |              MSR_Reg_I                                                                        |MSR_Reg                                                            |    12|
|226   |                \MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                                                        |     2|
|227   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1059                                   |     2|
|228   |                \MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1051                                                   |     2|
|229   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1058                                   |     2|
|230   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1052                                                   |     2|
|231   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1057                                   |     2|
|232   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1053                                                   |     3|
|233   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1056                                   |     3|
|234   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1054                                                   |     3|
|235   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1055                                   |     3|
|236   |              Operand_Select_I                                                                 |Operand_Select                                                     |   263|
|237   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12                                |     9|
|238   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_1047                                                     |     1|
|239   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1048                                    |     4|
|240   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1049                                    |     1|
|241   |                  Op2_DFF                                                                      |MB_FDE_1050                                                        |     3|
|242   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10                                |     7|
|243   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1043                                                     |     1|
|244   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1044                                    |     3|
|245   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1045                                    |     1|
|246   |                  Op2_DFF                                                                      |MB_FDE_1046                                                        |     2|
|247   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_899                            |     5|
|248   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1039                                                     |     1|
|249   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1040                                    |     2|
|250   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1041                                    |     1|
|251   |                  Op2_DFF                                                                      |MB_FDE_1042                                                        |     1|
|252   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_900                            |     4|
|253   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1035                                                     |     1|
|254   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1036                                    |     1|
|255   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1037                                    |     1|
|256   |                  Op2_DFF                                                                      |MB_FDE_1038                                                        |     1|
|257   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_901                            |     4|
|258   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1031                                                     |     1|
|259   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1032                                    |     1|
|260   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1033                                    |     1|
|261   |                  Op2_DFF                                                                      |MB_FDE_1034                                                        |     1|
|262   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_902                            |     5|
|263   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1027                                                     |     1|
|264   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1028                                    |     1|
|265   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1029                                    |     1|
|266   |                  Op2_DFF                                                                      |MB_FDE_1030                                                        |     2|
|267   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_903                            |     4|
|268   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1023                                                     |     1|
|269   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1024                                    |     1|
|270   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1025                                    |     1|
|271   |                  Op2_DFF                                                                      |MB_FDE_1026                                                        |     1|
|272   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8                                 |     6|
|273   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1019                                                     |     1|
|274   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1020                                    |     3|
|275   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1021                                    |     1|
|276   |                  Op2_DFF                                                                      |MB_FDE_1022                                                        |     1|
|277   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_904                             |     5|
|278   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1015                                                     |     1|
|279   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1016                                    |     2|
|280   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1017                                    |     1|
|281   |                  Op2_DFF                                                                      |MB_FDE_1018                                                        |     1|
|282   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_905                             |     6|
|283   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1011                                                     |     1|
|284   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1012                                    |     3|
|285   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1013                                    |     1|
|286   |                  Op2_DFF                                                                      |MB_FDE_1014                                                        |     1|
|287   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_906                             |     4|
|288   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1007                                                     |     1|
|289   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1008                                    |     1|
|290   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1009                                    |     1|
|291   |                  Op2_DFF                                                                      |MB_FDE_1010                                                        |     1|
|292   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_907                            |     7|
|293   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_1003                                                     |     1|
|294   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1004                                    |     4|
|295   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1005                                    |     1|
|296   |                  Op2_DFF                                                                      |MB_FDE_1006                                                        |     1|
|297   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_908                             |     4|
|298   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_999                                                      |     1|
|299   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_1000                                    |     1|
|300   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_1001                                    |     1|
|301   |                  Op2_DFF                                                                      |MB_FDE_1002                                                        |     1|
|302   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_909                             |    37|
|303   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_995                                                      |     1|
|304   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_996                                     |     1|
|305   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_997                                     |     1|
|306   |                  Op2_DFF                                                                      |MB_FDE_998                                                         |    34|
|307   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_910                             |    15|
|308   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_991                                                      |     1|
|309   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_992                                     |     4|
|310   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_993                                     |     1|
|311   |                  Op2_DFF                                                                      |MB_FDE_994                                                         |     9|
|312   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_911                             |    13|
|313   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_987                                                      |     1|
|314   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_988                                     |     1|
|315   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_989                                     |     1|
|316   |                  Op2_DFF                                                                      |MB_FDE_990                                                         |    10|
|317   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                                                 |     8|
|318   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_983                                                      |     1|
|319   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_984                                     |     2|
|320   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_985                                     |     1|
|321   |                  Op2_DFF                                                                      |MB_FDE_986                                                         |     4|
|322   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_912                                             |     4|
|323   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_979                                                      |     1|
|324   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_980                                     |     1|
|325   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_981                                     |     1|
|326   |                  Op2_DFF                                                                      |MB_FDE_982                                                         |     1|
|327   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6                                 |     8|
|328   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_975                                                      |     1|
|329   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_976                                     |     4|
|330   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_977                                     |     1|
|331   |                  Op2_DFF                                                                      |MB_FDE_978                                                         |     2|
|332   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4                                 |    20|
|333   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_971                                                      |     1|
|334   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_972                                     |     2|
|335   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_973                                     |     1|
|336   |                  Op2_DFF                                                                      |MB_FDE_974                                                         |    16|
|337   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2                                 |    10|
|338   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_967                                                      |     1|
|339   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_968                                     |     2|
|340   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_969                                     |     1|
|341   |                  Op2_DFF                                                                      |MB_FDE_970                                                         |     6|
|342   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_913                                             |     8|
|343   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_963                                                      |     1|
|344   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_964                                     |     1|
|345   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_965                                     |     1|
|346   |                  Op2_DFF                                                                      |MB_FDE_966                                                         |     5|
|347   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_914                            |     4|
|348   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_959                                                      |     1|
|349   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_960                                     |     1|
|350   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_961                                     |     1|
|351   |                  Op2_DFF                                                                      |MB_FDE_962                                                         |     1|
|352   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_915                                             |     8|
|353   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_955                                                      |     1|
|354   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_956                                     |     2|
|355   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_957                                     |     2|
|356   |                  Op2_DFF                                                                      |MB_FDE_958                                                         |     3|
|357   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_916                                             |     7|
|358   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_951                                                      |     1|
|359   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_952                                     |     1|
|360   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_953                                     |     1|
|361   |                  Op2_DFF                                                                      |MB_FDE_954                                                         |     4|
|362   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_917                            |     4|
|363   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_947                                                      |     1|
|364   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_948                                     |     1|
|365   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_949                                     |     1|
|366   |                  Op2_DFF                                                                      |MB_FDE_950                                                         |     1|
|367   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_918                            |     5|
|368   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_943                                                      |     1|
|369   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_944                                     |     2|
|370   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_945                                     |     1|
|371   |                  Op2_DFF                                                                      |MB_FDE_946                                                         |     1|
|372   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_919                            |     4|
|373   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_939                                                      |     1|
|374   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_940                                     |     1|
|375   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_941                                     |     1|
|376   |                  Op2_DFF                                                                      |MB_FDE_942                                                         |     1|
|377   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_920                            |     6|
|378   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_935                                                      |     1|
|379   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_936                                     |     2|
|380   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_937                                     |     1|
|381   |                  Op2_DFF                                                                      |MB_FDE_938                                                         |     2|
|382   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_921                            |     4|
|383   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_931                                                      |     1|
|384   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_932                                     |     1|
|385   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_933                                     |     1|
|386   |                  Op2_DFF                                                                      |MB_FDE_934                                                         |     1|
|387   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_922                            |     5|
|388   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_927                                                      |     1|
|389   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_928                                     |     2|
|390   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_929                                     |     1|
|391   |                  Op2_DFF                                                                      |MB_FDE_930                                                         |     1|
|392   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_923                            |     7|
|393   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                                                          |     1|
|394   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_924                                     |     4|
|395   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_925                                     |     1|
|396   |                  Op2_DFF                                                                      |MB_FDE_926                                                         |     1|
|397   |              PC_Module_I                                                                      |PC_Module                                                          |   260|
|398   |                \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                        |PC_Bit__parameterized2                                             |     7|
|399   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_893                              |     1|
|400   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_894                                       |     2|
|401   |                  PC_EX_DFF                                                                    |MB_FDE_895                                                         |     1|
|402   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_896                                   |     1|
|403   |                  SUM_I                                                                        |MB_LUT4__parameterized31_897                                       |     1|
|404   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_898                                                        |     1|
|405   |                \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                       |PC_Bit__parameterized2_680                                         |     8|
|406   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_887                              |     2|
|407   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_888                                       |     2|
|408   |                  PC_EX_DFF                                                                    |MB_FDE_889                                                         |     1|
|409   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_890                                   |     1|
|410   |                  SUM_I                                                                        |MB_LUT4__parameterized31_891                                       |     1|
|411   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_892                                                        |     1|
|412   |                \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                       |PC_Bit__parameterized2_681                                         |     8|
|413   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_881                              |     2|
|414   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_882                                       |     2|
|415   |                  PC_EX_DFF                                                                    |MB_FDE_883                                                         |     1|
|416   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_884                                   |     1|
|417   |                  SUM_I                                                                        |MB_LUT4__parameterized31_885                                       |     1|
|418   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_886                                                        |     1|
|419   |                \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                       |PC_Bit__parameterized2_682                                         |     8|
|420   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_875                              |     2|
|421   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_876                                       |     2|
|422   |                  PC_EX_DFF                                                                    |MB_FDE_877                                                         |     1|
|423   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_878                                   |     1|
|424   |                  SUM_I                                                                        |MB_LUT4__parameterized31_879                                       |     1|
|425   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_880                                                        |     1|
|426   |                \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                       |PC_Bit__parameterized2_683                                         |     9|
|427   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_869                              |     2|
|428   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_870                                       |     3|
|429   |                  PC_EX_DFF                                                                    |MB_FDE_871                                                         |     1|
|430   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_872                                   |     1|
|431   |                  SUM_I                                                                        |MB_LUT4__parameterized31_873                                       |     1|
|432   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_874                                                        |     1|
|433   |                \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                       |PC_Bit__parameterized2_684                                         |     8|
|434   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_863                              |     2|
|435   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_864                                       |     2|
|436   |                  PC_EX_DFF                                                                    |MB_FDE_865                                                         |     1|
|437   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_866                                   |     1|
|438   |                  SUM_I                                                                        |MB_LUT4__parameterized31_867                                       |     1|
|439   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_868                                                        |     1|
|440   |                \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                       |PC_Bit__parameterized2_685                                         |     8|
|441   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_857                              |     2|
|442   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_858                                       |     2|
|443   |                  PC_EX_DFF                                                                    |MB_FDE_859                                                         |     1|
|444   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_860                                   |     1|
|445   |                  SUM_I                                                                        |MB_LUT4__parameterized31_861                                       |     1|
|446   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_862                                                        |     1|
|447   |                \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                       |PC_Bit__parameterized2_686                                         |     8|
|448   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_851                              |     2|
|449   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_852                                       |     2|
|450   |                  PC_EX_DFF                                                                    |MB_FDE_853                                                         |     1|
|451   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_854                                   |     1|
|452   |                  SUM_I                                                                        |MB_LUT4__parameterized31_855                                       |     1|
|453   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_856                                                        |     1|
|454   |                \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                       |PC_Bit__parameterized2_687                                         |     8|
|455   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_845                              |     2|
|456   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_846                                       |     2|
|457   |                  PC_EX_DFF                                                                    |MB_FDE_847                                                         |     1|
|458   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_848                                   |     1|
|459   |                  SUM_I                                                                        |MB_LUT4__parameterized31_849                                       |     1|
|460   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_850                                                        |     1|
|461   |                \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                       |PC_Bit__parameterized2_688                                         |     8|
|462   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_839                              |     2|
|463   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_840                                       |     2|
|464   |                  PC_EX_DFF                                                                    |MB_FDE_841                                                         |     1|
|465   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_842                                   |     1|
|466   |                  SUM_I                                                                        |MB_LUT4__parameterized31_843                                       |     1|
|467   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_844                                                        |     1|
|468   |                \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                       |PC_Bit__parameterized2_689                                         |     8|
|469   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_833                              |     2|
|470   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_834                                       |     2|
|471   |                  PC_EX_DFF                                                                    |MB_FDE_835                                                         |     1|
|472   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_836                                   |     1|
|473   |                  SUM_I                                                                        |MB_LUT4__parameterized31_837                                       |     1|
|474   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_838                                                        |     1|
|475   |                \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                        |PC_Bit__parameterized2_690                                         |     8|
|476   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_827                              |     2|
|477   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_828                                       |     2|
|478   |                  PC_EX_DFF                                                                    |MB_FDE_829                                                         |     1|
|479   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_830                                   |     1|
|480   |                  SUM_I                                                                        |MB_LUT4__parameterized31_831                                       |     1|
|481   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_832                                                        |     1|
|482   |                \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                       |PC_Bit__parameterized2_691                                         |     8|
|483   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_821                              |     2|
|484   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_822                                       |     2|
|485   |                  PC_EX_DFF                                                                    |MB_FDE_823                                                         |     1|
|486   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_824                                   |     1|
|487   |                  SUM_I                                                                        |MB_LUT4__parameterized31_825                                       |     1|
|488   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_826                                                        |     1|
|489   |                \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                       |PC_Bit__parameterized2_692                                         |     8|
|490   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_815                              |     2|
|491   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_816                                       |     2|
|492   |                  PC_EX_DFF                                                                    |MB_FDE_817                                                         |     1|
|493   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_818                                   |     1|
|494   |                  SUM_I                                                                        |MB_LUT4__parameterized31_819                                       |     1|
|495   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_820                                                        |     1|
|496   |                \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                       |PC_Bit__parameterized2_693                                         |     8|
|497   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_809                              |     2|
|498   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_810                                       |     2|
|499   |                  PC_EX_DFF                                                                    |MB_FDE_811                                                         |     1|
|500   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_812                                   |     1|
|501   |                  SUM_I                                                                        |MB_LUT4__parameterized31_813                                       |     1|
|502   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_814                                                        |     1|
|503   |                \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                       |PC_Bit__parameterized2_694                                         |     8|
|504   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_803                              |     2|
|505   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_804                                       |     2|
|506   |                  PC_EX_DFF                                                                    |MB_FDE_805                                                         |     1|
|507   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_806                                   |     1|
|508   |                  SUM_I                                                                        |MB_LUT4__parameterized31_807                                       |     1|
|509   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_808                                                        |     1|
|510   |                \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                       |PC_Bit__parameterized2_695                                         |     8|
|511   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_797                              |     2|
|512   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_798                                       |     2|
|513   |                  PC_EX_DFF                                                                    |MB_FDE_799                                                         |     1|
|514   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_800                                   |     1|
|515   |                  SUM_I                                                                        |MB_LUT4__parameterized31_801                                       |     1|
|516   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_802                                                        |     1|
|517   |                \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                       |PC_Bit__parameterized2_696                                         |     9|
|518   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_791                              |     2|
|519   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_792                                       |     2|
|520   |                  PC_EX_DFF                                                                    |MB_FDE_793                                                         |     1|
|521   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_794                                   |     2|
|522   |                  SUM_I                                                                        |MB_LUT4__parameterized31_795                                       |     1|
|523   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_796                                                        |     1|
|524   |                \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                       |PC_Bit__parameterized2_697                                         |     8|
|525   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_785                              |     2|
|526   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_786                                       |     2|
|527   |                  PC_EX_DFF                                                                    |MB_FDE_787                                                         |     1|
|528   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_788                                   |     1|
|529   |                  SUM_I                                                                        |MB_LUT4__parameterized31_789                                       |     1|
|530   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_790                                                        |     1|
|531   |                \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                       |PC_Bit__parameterized2_698                                         |     9|
|532   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_779                              |     2|
|533   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_780                                       |     2|
|534   |                  PC_EX_DFF                                                                    |MB_FDE_781                                                         |     1|
|535   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_782                                   |     2|
|536   |                  SUM_I                                                                        |MB_LUT4__parameterized31_783                                       |     1|
|537   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_784                                                        |     1|
|538   |                \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                       |PC_Bit__parameterized2_699                                         |     8|
|539   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_773                              |     2|
|540   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_774                                       |     2|
|541   |                  PC_EX_DFF                                                                    |MB_FDE_775                                                         |     1|
|542   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_776                                   |     1|
|543   |                  SUM_I                                                                        |MB_LUT4__parameterized31_777                                       |     1|
|544   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_778                                                        |     1|
|545   |                \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                       |PC_Bit__parameterized2_700                                         |     8|
|546   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_767                              |     2|
|547   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_768                                       |     2|
|548   |                  PC_EX_DFF                                                                    |MB_FDE_769                                                         |     1|
|549   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_770                                   |     1|
|550   |                  SUM_I                                                                        |MB_LUT4__parameterized31_771                                       |     1|
|551   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_772                                                        |     1|
|552   |                \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                        |PC_Bit__parameterized2_701                                         |     8|
|553   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_761                              |     2|
|554   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_762                                       |     2|
|555   |                  PC_EX_DFF                                                                    |MB_FDE_763                                                         |     1|
|556   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_764                                   |     1|
|557   |                  SUM_I                                                                        |MB_LUT4__parameterized31_765                                       |     1|
|558   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_766                                                        |     1|
|559   |                \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                       |PC_Bit                                                             |     7|
|560   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_755                              |     2|
|561   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_756                                       |     1|
|562   |                  PC_EX_DFF                                                                    |MB_FDE_757                                                         |     1|
|563   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_758                                   |     1|
|564   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_759                                     |     1|
|565   |                  SUM_I                                                                        |MB_LUT4__parameterized31_760                                       |     1|
|566   |                \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                       |PC_Bit_702                                                         |     8|
|567   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_749                              |     2|
|568   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_750                                       |     1|
|569   |                  PC_EX_DFF                                                                    |MB_FDE_751                                                         |     1|
|570   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_752                                   |     2|
|571   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_753                                     |     1|
|572   |                  SUM_I                                                                        |MB_LUT4__parameterized31_754                                       |     1|
|573   |                \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                        |PC_Bit__parameterized2_703                                         |     8|
|574   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_743                              |     2|
|575   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_744                                       |     2|
|576   |                  PC_EX_DFF                                                                    |MB_FDE_745                                                         |     1|
|577   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_746                                   |     1|
|578   |                  SUM_I                                                                        |MB_LUT4__parameterized31_747                                       |     1|
|579   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_748                                                        |     1|
|580   |                \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                        |PC_Bit__parameterized2_704                                         |     8|
|581   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_737                              |     2|
|582   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_738                                       |     2|
|583   |                  PC_EX_DFF                                                                    |MB_FDE_739                                                         |     1|
|584   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_740                                   |     1|
|585   |                  SUM_I                                                                        |MB_LUT4__parameterized31_741                                       |     1|
|586   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_742                                                        |     1|
|587   |                \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                        |PC_Bit__parameterized2_705                                         |     8|
|588   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_731                              |     2|
|589   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_732                                       |     2|
|590   |                  PC_EX_DFF                                                                    |MB_FDE_733                                                         |     1|
|591   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_734                                   |     1|
|592   |                  SUM_I                                                                        |MB_LUT4__parameterized31_735                                       |     1|
|593   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_736                                                        |     1|
|594   |                \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                        |PC_Bit__parameterized2_706                                         |    10|
|595   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_725                              |     2|
|596   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_726                                       |     4|
|597   |                  PC_EX_DFF                                                                    |MB_FDE_727                                                         |     1|
|598   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_728                                   |     1|
|599   |                  SUM_I                                                                        |MB_LUT4__parameterized31_729                                       |     1|
|600   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_730                                                        |     1|
|601   |                \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                        |PC_Bit__parameterized2_707                                         |     9|
|602   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_719                              |     2|
|603   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_720                                       |     3|
|604   |                  PC_EX_DFF                                                                    |MB_FDE_721                                                         |     1|
|605   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_722                                   |     1|
|606   |                  SUM_I                                                                        |MB_LUT4__parameterized31_723                                       |     1|
|607   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_724                                                        |     1|
|608   |                \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                        |PC_Bit__parameterized2_708                                         |     8|
|609   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_713                              |     2|
|610   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_714                                       |     2|
|611   |                  PC_EX_DFF                                                                    |MB_FDE_715                                                         |     1|
|612   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_716                                   |     1|
|613   |                  SUM_I                                                                        |MB_LUT4__parameterized31_717                                       |     1|
|614   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_718                                                        |     1|
|615   |                \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                        |PC_Bit__parameterized2_709                                         |     8|
|616   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_710                              |     2|
|617   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33                                           |     2|
|618   |                  PC_EX_DFF                                                                    |MB_FDE                                                             |     1|
|619   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_711                                   |     1|
|620   |                  SUM_I                                                                        |MB_LUT4__parameterized31                                           |     1|
|621   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_712                                                        |     1|
|622   |              Register_File_I                                                                  |Register_File                                                      |    80|
|623   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                                                  |     3|
|624   |                  RegFile_X1                                                                   |MB_RAM32X1D_678                                                    |     1|
|625   |                  RegFile_X2                                                                   |MB_RAM32X1D_679                                                    |     2|
|626   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_586                                              |     3|
|627   |                  RegFile_X1                                                                   |MB_RAM32X1D_676                                                    |     1|
|628   |                  RegFile_X2                                                                   |MB_RAM32X1D_677                                                    |     2|
|629   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_587                                              |     3|
|630   |                  RegFile_X1                                                                   |MB_RAM32X1D_674                                                    |     1|
|631   |                  RegFile_X2                                                                   |MB_RAM32X1D_675                                                    |     2|
|632   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_588                                              |     3|
|633   |                  RegFile_X1                                                                   |MB_RAM32X1D_672                                                    |     1|
|634   |                  RegFile_X2                                                                   |MB_RAM32X1D_673                                                    |     2|
|635   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_589                                              |     3|
|636   |                  RegFile_X1                                                                   |MB_RAM32X1D_670                                                    |     1|
|637   |                  RegFile_X2                                                                   |MB_RAM32X1D_671                                                    |     2|
|638   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_590                                              |     3|
|639   |                  RegFile_X1                                                                   |MB_RAM32X1D_668                                                    |     1|
|640   |                  RegFile_X2                                                                   |MB_RAM32X1D_669                                                    |     2|
|641   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_591                                              |     3|
|642   |                  RegFile_X1                                                                   |MB_RAM32X1D_666                                                    |     1|
|643   |                  RegFile_X2                                                                   |MB_RAM32X1D_667                                                    |     2|
|644   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_592                                              |     2|
|645   |                  RegFile_X1                                                                   |MB_RAM32X1D_664                                                    |     1|
|646   |                  RegFile_X2                                                                   |MB_RAM32X1D_665                                                    |     1|
|647   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_593                                              |     2|
|648   |                  RegFile_X1                                                                   |MB_RAM32X1D_662                                                    |     1|
|649   |                  RegFile_X2                                                                   |MB_RAM32X1D_663                                                    |     1|
|650   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_594                                              |     2|
|651   |                  RegFile_X1                                                                   |MB_RAM32X1D_660                                                    |     1|
|652   |                  RegFile_X2                                                                   |MB_RAM32X1D_661                                                    |     1|
|653   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_595                                              |     2|
|654   |                  RegFile_X1                                                                   |MB_RAM32X1D_658                                                    |     1|
|655   |                  RegFile_X2                                                                   |MB_RAM32X1D_659                                                    |     1|
|656   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_596                                              |     3|
|657   |                  RegFile_X1                                                                   |MB_RAM32X1D_656                                                    |     1|
|658   |                  RegFile_X2                                                                   |MB_RAM32X1D_657                                                    |     2|
|659   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_597                                              |     2|
|660   |                  RegFile_X1                                                                   |MB_RAM32X1D_654                                                    |     1|
|661   |                  RegFile_X2                                                                   |MB_RAM32X1D_655                                                    |     1|
|662   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_598                                              |     2|
|663   |                  RegFile_X1                                                                   |MB_RAM32X1D_652                                                    |     1|
|664   |                  RegFile_X2                                                                   |MB_RAM32X1D_653                                                    |     1|
|665   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_599                                              |     2|
|666   |                  RegFile_X1                                                                   |MB_RAM32X1D_650                                                    |     1|
|667   |                  RegFile_X2                                                                   |MB_RAM32X1D_651                                                    |     1|
|668   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_600                                              |     2|
|669   |                  RegFile_X1                                                                   |MB_RAM32X1D_648                                                    |     1|
|670   |                  RegFile_X2                                                                   |MB_RAM32X1D_649                                                    |     1|
|671   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_601                                              |     2|
|672   |                  RegFile_X1                                                                   |MB_RAM32X1D_646                                                    |     1|
|673   |                  RegFile_X2                                                                   |MB_RAM32X1D_647                                                    |     1|
|674   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_602                                              |     2|
|675   |                  RegFile_X1                                                                   |MB_RAM32X1D_644                                                    |     1|
|676   |                  RegFile_X2                                                                   |MB_RAM32X1D_645                                                    |     1|
|677   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_603                                              |     2|
|678   |                  RegFile_X1                                                                   |MB_RAM32X1D_642                                                    |     1|
|679   |                  RegFile_X2                                                                   |MB_RAM32X1D_643                                                    |     1|
|680   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_604                                              |     2|
|681   |                  RegFile_X1                                                                   |MB_RAM32X1D_640                                                    |     1|
|682   |                  RegFile_X2                                                                   |MB_RAM32X1D_641                                                    |     1|
|683   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_605                                              |     2|
|684   |                  RegFile_X1                                                                   |MB_RAM32X1D_638                                                    |     1|
|685   |                  RegFile_X2                                                                   |MB_RAM32X1D_639                                                    |     1|
|686   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_606                                              |     2|
|687   |                  RegFile_X1                                                                   |MB_RAM32X1D_636                                                    |     1|
|688   |                  RegFile_X2                                                                   |MB_RAM32X1D_637                                                    |     1|
|689   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_607                                              |     3|
|690   |                  RegFile_X1                                                                   |MB_RAM32X1D_634                                                    |     1|
|691   |                  RegFile_X2                                                                   |MB_RAM32X1D_635                                                    |     2|
|692   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_608                                              |     2|
|693   |                  RegFile_X1                                                                   |MB_RAM32X1D_632                                                    |     1|
|694   |                  RegFile_X2                                                                   |MB_RAM32X1D_633                                                    |     1|
|695   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_609                                              |     2|
|696   |                  RegFile_X1                                                                   |MB_RAM32X1D_630                                                    |     1|
|697   |                  RegFile_X2                                                                   |MB_RAM32X1D_631                                                    |     1|
|698   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_610                                              |     3|
|699   |                  RegFile_X1                                                                   |MB_RAM32X1D_628                                                    |     1|
|700   |                  RegFile_X2                                                                   |MB_RAM32X1D_629                                                    |     2|
|701   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_611                                              |     3|
|702   |                  RegFile_X1                                                                   |MB_RAM32X1D_626                                                    |     1|
|703   |                  RegFile_X2                                                                   |MB_RAM32X1D_627                                                    |     2|
|704   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_612                                              |     3|
|705   |                  RegFile_X1                                                                   |MB_RAM32X1D_624                                                    |     1|
|706   |                  RegFile_X2                                                                   |MB_RAM32X1D_625                                                    |     2|
|707   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_613                                              |     3|
|708   |                  RegFile_X1                                                                   |MB_RAM32X1D_622                                                    |     1|
|709   |                  RegFile_X2                                                                   |MB_RAM32X1D_623                                                    |     2|
|710   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_614                                              |     3|
|711   |                  RegFile_X1                                                                   |MB_RAM32X1D_620                                                    |     1|
|712   |                  RegFile_X2                                                                   |MB_RAM32X1D_621                                                    |     2|
|713   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_615                                              |     3|
|714   |                  RegFile_X1                                                                   |MB_RAM32X1D_618                                                    |     1|
|715   |                  RegFile_X2                                                                   |MB_RAM32X1D_619                                                    |     2|
|716   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_616                                              |     3|
|717   |                  RegFile_X1                                                                   |MB_RAM32X1D                                                        |     1|
|718   |                  RegFile_X2                                                                   |MB_RAM32X1D_617                                                    |     2|
|719   |              Result_Mux_I                                                                     |Result_Mux                                                         |   101|
|720   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                                                     |     3|
|721   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_583                     |     1|
|722   |                  EX_Result_DFF                                                                |MB_FD_584                                                          |     1|
|723   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_585                                       |     1|
|724   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_462                                                 |     3|
|725   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_580                     |     1|
|726   |                  EX_Result_DFF                                                                |MB_FD_581                                                          |     1|
|727   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_582                                       |     1|
|728   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_463                                                 |     3|
|729   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_577                     |     1|
|730   |                  EX_Result_DFF                                                                |MB_FD_578                                                          |     1|
|731   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_579                                       |     1|
|732   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_464                                                 |     3|
|733   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_574                     |     1|
|734   |                  EX_Result_DFF                                                                |MB_FD_575                                                          |     1|
|735   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_576                                       |     1|
|736   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_465                                                 |     3|
|737   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_571                     |     1|
|738   |                  EX_Result_DFF                                                                |MB_FD_572                                                          |     1|
|739   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_573                                       |     1|
|740   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_466                                                 |     3|
|741   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_568                     |     1|
|742   |                  EX_Result_DFF                                                                |MB_FD_569                                                          |     1|
|743   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_570                                       |     1|
|744   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_467                                                 |     3|
|745   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_565                     |     1|
|746   |                  EX_Result_DFF                                                                |MB_FD_566                                                          |     1|
|747   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_567                                       |     1|
|748   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_468                                                 |     3|
|749   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_562                     |     1|
|750   |                  EX_Result_DFF                                                                |MB_FD_563                                                          |     1|
|751   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_564                                       |     1|
|752   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_469                                                 |     3|
|753   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_559                     |     1|
|754   |                  EX_Result_DFF                                                                |MB_FD_560                                                          |     1|
|755   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_561                                       |     1|
|756   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_470                                                 |     3|
|757   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_556                     |     1|
|758   |                  EX_Result_DFF                                                                |MB_FD_557                                                          |     1|
|759   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_558                                       |     1|
|760   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_471                                                 |     3|
|761   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_553                     |     1|
|762   |                  EX_Result_DFF                                                                |MB_FD_554                                                          |     1|
|763   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_555                                       |     1|
|764   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_472                                                 |     3|
|765   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_550                     |     1|
|766   |                  EX_Result_DFF                                                                |MB_FD_551                                                          |     1|
|767   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_552                                       |     1|
|768   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_473                                                 |     3|
|769   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_547                     |     1|
|770   |                  EX_Result_DFF                                                                |MB_FD_548                                                          |     1|
|771   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_549                                       |     1|
|772   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_474                                                 |     3|
|773   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_544                     |     1|
|774   |                  EX_Result_DFF                                                                |MB_FD_545                                                          |     1|
|775   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_546                                       |     1|
|776   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_475                                                 |     3|
|777   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_541                     |     1|
|778   |                  EX_Result_DFF                                                                |MB_FD_542                                                          |     1|
|779   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_543                                       |     1|
|780   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_476                                                 |     3|
|781   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_538                     |     1|
|782   |                  EX_Result_DFF                                                                |MB_FD_539                                                          |     1|
|783   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_540                                       |     1|
|784   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_477                                                 |     4|
|785   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_535                     |     1|
|786   |                  EX_Result_DFF                                                                |MB_FD_536                                                          |     2|
|787   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_537                                       |     1|
|788   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_478                                                 |     3|
|789   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_532                     |     1|
|790   |                  EX_Result_DFF                                                                |MB_FD_533                                                          |     1|
|791   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_534                                       |     1|
|792   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_479                                                 |     4|
|793   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_529                     |     1|
|794   |                  EX_Result_DFF                                                                |MB_FD_530                                                          |     2|
|795   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_531                                       |     1|
|796   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_480                                                 |     3|
|797   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_526                     |     1|
|798   |                  EX_Result_DFF                                                                |MB_FD_527                                                          |     1|
|799   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_528                                       |     1|
|800   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_481                                                 |     4|
|801   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_523                     |     1|
|802   |                  EX_Result_DFF                                                                |MB_FD_524                                                          |     2|
|803   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_525                                       |     1|
|804   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_482                                                 |     4|
|805   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_520                     |     1|
|806   |                  EX_Result_DFF                                                                |MB_FD_521                                                          |     2|
|807   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_522                                       |     1|
|808   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_483                                                 |     3|
|809   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_517                     |     1|
|810   |                  EX_Result_DFF                                                                |MB_FD_518                                                          |     1|
|811   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_519                                       |     1|
|812   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_484                                                 |     4|
|813   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_514                     |     1|
|814   |                  EX_Result_DFF                                                                |MB_FD_515                                                          |     2|
|815   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_516                                       |     1|
|816   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_485                                                 |     3|
|817   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_511                     |     1|
|818   |                  EX_Result_DFF                                                                |MB_FD_512                                                          |     1|
|819   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_513                                       |     1|
|820   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_486                                                 |     3|
|821   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_508                     |     1|
|822   |                  EX_Result_DFF                                                                |MB_FD_509                                                          |     1|
|823   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_510                                       |     1|
|824   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_487                                                 |     3|
|825   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_505                     |     1|
|826   |                  EX_Result_DFF                                                                |MB_FD_506                                                          |     1|
|827   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_507                                       |     1|
|828   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_488                                                 |     3|
|829   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_502                     |     1|
|830   |                  EX_Result_DFF                                                                |MB_FD_503                                                          |     1|
|831   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_504                                       |     1|
|832   |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_489                                                 |     3|
|833   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_499                     |     1|
|834   |                  EX_Result_DFF                                                                |MB_FD_500                                                          |     1|
|835   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_501                                       |     1|
|836   |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_490                                                 |     3|
|837   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_496                     |     1|
|838   |                  EX_Result_DFF                                                                |MB_FD_497                                                          |     1|
|839   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_498                                       |     1|
|840   |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_491                                                 |     3|
|841   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_493                     |     1|
|842   |                  EX_Result_DFF                                                                |MB_FD_494                                                          |     1|
|843   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_495                                       |     1|
|844   |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_492                                                 |     3|
|845   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0                         |     1|
|846   |                  EX_Result_DFF                                                                |MB_FD                                                              |     1|
|847   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29                                           |     1|
|848   |              Shift_Logic_Module_I                                                             |Shift_Logic_Module                                                 |   131|
|849   |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                                                    |     3|
|850   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_459                                       |     1|
|851   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_460                                       |     1|
|852   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_461                                    |     1|
|853   |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_312                                                |     3|
|854   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_456                                       |     1|
|855   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_457                                       |     1|
|856   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_458                                    |     1|
|857   |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_313                                                |     3|
|858   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_453                                       |     1|
|859   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_454                                       |     1|
|860   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_455                                    |     1|
|861   |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_314                                                |     3|
|862   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_450                                       |     1|
|863   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_451                                       |     1|
|864   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_452                                    |     1|
|865   |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_315                                                |     3|
|866   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_447                                       |     1|
|867   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_448                                       |     1|
|868   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_449                                    |     1|
|869   |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_316                                                |     3|
|870   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_444                                       |     1|
|871   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_445                                       |     1|
|872   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_446                                    |     1|
|873   |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_317                                                |     3|
|874   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_441                                       |     1|
|875   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_442                                       |     1|
|876   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_443                                    |     1|
|877   |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_318                                                |     3|
|878   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_438                                       |     1|
|879   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_439                                       |     1|
|880   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_440                                    |     1|
|881   |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_319                                                |     3|
|882   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_435                                       |     1|
|883   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_436                                       |     1|
|884   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_437                                    |     1|
|885   |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_320                                                |     3|
|886   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_432                                       |     1|
|887   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_433                                       |     1|
|888   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_434                                    |     1|
|889   |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_321                                                |     3|
|890   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_429                                       |     1|
|891   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_430                                       |     1|
|892   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_431                                    |     1|
|893   |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_322                                                |     3|
|894   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_426                                       |     1|
|895   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_427                                       |     1|
|896   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_428                                    |     1|
|897   |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_323                                                |     3|
|898   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_423                                       |     1|
|899   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_424                                       |     1|
|900   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_425                                    |     1|
|901   |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_324                                                |     3|
|902   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_420                                       |     1|
|903   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_421                                       |     1|
|904   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_422                                    |     1|
|905   |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_325                                                |     3|
|906   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_417                                       |     1|
|907   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_418                                       |     1|
|908   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_419                                    |     1|
|909   |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_326                                                |     3|
|910   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_414                                       |     1|
|911   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_415                                       |     1|
|912   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_416                                    |     1|
|913   |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_327                                                |     3|
|914   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_411                                       |     1|
|915   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_412                                       |     1|
|916   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_413                                    |     1|
|917   |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_328                                                |     3|
|918   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_408                                       |     1|
|919   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_409                                       |     1|
|920   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_410                                    |     1|
|921   |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_329                                                |     4|
|922   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_405                                       |     1|
|923   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_406                                       |     1|
|924   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_407                                    |     2|
|925   |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_330                                                |     4|
|926   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_402                                       |     1|
|927   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_403                                       |     1|
|928   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_404                                    |     2|
|929   |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_331                                                |     4|
|930   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_399                                       |     1|
|931   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_400                                       |     1|
|932   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_401                                    |     2|
|933   |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_332                                                |     3|
|934   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_396                                       |     1|
|935   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_397                                       |     1|
|936   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_398                                    |     1|
|937   |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_333                                                |     3|
|938   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_393                                       |     1|
|939   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_394                                       |     1|
|940   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_395                                    |     1|
|941   |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_334                                                |     3|
|942   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_390                                       |     1|
|943   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_391                                       |     1|
|944   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_392                                    |     1|
|945   |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_335                                                |     3|
|946   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_387                                       |     1|
|947   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_388                                       |     1|
|948   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_389                                    |     1|
|949   |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_336                                                |     3|
|950   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_384                                       |     1|
|951   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_385                                       |     1|
|952   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_386                                    |     1|
|953   |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_337                                                |     3|
|954   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_381                                       |     1|
|955   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_382                                       |     1|
|956   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_383                                    |     1|
|957   |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_338                                                |     3|
|958   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_378                                       |     1|
|959   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_379                                       |     1|
|960   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_380                                    |     1|
|961   |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_339                                                |     3|
|962   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_375                                       |     1|
|963   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_376                                       |     1|
|964   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_377                                    |     1|
|965   |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_340                                                |     3|
|966   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_372                                       |     1|
|967   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_373                                       |     1|
|968   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_374                                    |     1|
|969   |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_341                                                |     3|
|970   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_369                                       |     1|
|971   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_370                                       |     1|
|972   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_371                                    |     1|
|973   |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_342                                                |     3|
|974   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15                                           |     1|
|975   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17                                           |     1|
|976   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_368                                    |     1|
|977   |                \Use_PCMP_instr.MUXF5_pcmp1x                                                   |microblaze_v10_0_7_MB_MUXF7                                        |     1|
|978   |                \Use_PCMP_instr.carry_equal_byte1                                              |carry_equal                                                        |     5|
|979   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_363                                    |     1|
|980   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_364                                    |     1|
|981   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_365                                    |     1|
|982   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_366                                    |     1|
|983   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_367                                    |     1|
|984   |                \Use_PCMP_instr.carry_equal_byte2                                              |carry_equal_343                                                    |     6|
|985   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_358                                    |     1|
|986   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_359                                    |     1|
|987   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_360                                    |     2|
|988   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_361                                    |     1|
|989   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_362                                    |     1|
|990   |                \Use_PCMP_instr.carry_equal_byte3                                              |carry_equal_344                                                    |     5|
|991   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_353                                    |     1|
|992   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_354                                    |     1|
|993   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_355                                    |     1|
|994   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_356                                    |     1|
|995   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_357                                    |     1|
|996   |                \Use_PCMP_instr.carry_equal_byte4                                              |carry_equal_345                                                    |     7|
|997   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_348                                    |     1|
|998   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_349                                    |     1|
|999   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_350                                    |     3|
|1000  |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_351                                    |     1|
|1001  |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_352                                    |     1|
|1002  |                \Use_PCMP_instr.pcmp_00_lut_0                                                  |MB_LUT4__parameterized19                                           |     1|
|1003  |                \Use_PCMP_instr.pcmp_00_lut_1                                                  |MB_LUT4__parameterized21                                           |     1|
|1004  |                \Use_PCMP_instr.pcmp_00_lut_2                                                  |MB_LUT4__parameterized23                                           |     1|
|1005  |                \Use_PCMP_instr.pcmp_10_lut                                                    |MB_LUT4__parameterized7_346                                        |     1|
|1006  |                \Use_PCMP_instr.pcmp_11_lut                                                    |MB_LUT4__parameterized25                                           |     1|
|1007  |                \Use_PCMP_instr.shift_logic_result_i_lut_0                                     |MB_LUT2                                                            |     1|
|1008  |                \Use_PCMP_instr.shift_logic_result_i_lut_1                                     |MB_LUT2_347                                                        |     1|
|1009  |                \Use_PCMP_instr.shift_logic_result_i_lut_2                                     |MB_LUT4__parameterized27                                           |     1|
|1010  |              \Using_Barrel_Shifter.barrel_shift_I                                             |barrel_shift                                                       |   257|
|1011  |                \BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4                                          |     2|
|1012  |                \BS_Rev_Loop[0].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_265                                      |     1|
|1013  |                \BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_266                                      |     1|
|1014  |                \BS_Rev_Loop[10].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_267                                      |     3|
|1015  |                \BS_Rev_Loop[10].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_268                                      |     1|
|1016  |                \BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_269                                      |     1|
|1017  |                \BS_Rev_Loop[11].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_270                                      |     5|
|1018  |                \BS_Rev_Loop[11].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_271                                      |     1|
|1019  |                \BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_272                                      |     1|
|1020  |                \BS_Rev_Loop[12].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_273                                      |     3|
|1021  |                \BS_Rev_Loop[12].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_274                                      |     1|
|1022  |                \BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_275                                      |     1|
|1023  |                \BS_Rev_Loop[13].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_276                                      |     8|
|1024  |                \BS_Rev_Loop[13].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_277                                      |     1|
|1025  |                \BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_278                                      |     1|
|1026  |                \BS_Rev_Loop[14].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_279                                      |     8|
|1027  |                \BS_Rev_Loop[14].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_280                                      |     1|
|1028  |                \BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_281                                      |     1|
|1029  |                \BS_Rev_Loop[15].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_282                                      |     3|
|1030  |                \BS_Rev_Loop[15].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_283                                      |     1|
|1031  |                \BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_284                                      |     1|
|1032  |                \BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_285                                      |     3|
|1033  |                \BS_Rev_Loop[1].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_286                                      |     1|
|1034  |                \BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_287                                      |     1|
|1035  |                \BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_288                                      |     8|
|1036  |                \BS_Rev_Loop[2].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_289                                      |     1|
|1037  |                \BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_290                                      |     1|
|1038  |                \BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_291                                      |     1|
|1039  |                \BS_Rev_Loop[3].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_292                                      |     1|
|1040  |                \BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_293                                      |     1|
|1041  |                \BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_294                                      |     9|
|1042  |                \BS_Rev_Loop[4].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_295                                      |     1|
|1043  |                \BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_296                                      |     1|
|1044  |                \BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_297                                      |     2|
|1045  |                \BS_Rev_Loop[5].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_298                                      |     1|
|1046  |                \BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_299                                      |     1|
|1047  |                \BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_300                                      |     5|
|1048  |                \BS_Rev_Loop[6].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_301                                      |     1|
|1049  |                \BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_302                                      |     1|
|1050  |                \BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_303                                      |     3|
|1051  |                \BS_Rev_Loop[7].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_304                                      |     1|
|1052  |                \BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_305                                      |     1|
|1053  |                \BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_306                                      |     6|
|1054  |                \BS_Rev_Loop[8].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_307                                      |     1|
|1055  |                \BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_308                                      |     1|
|1056  |                \BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_309                                      |     4|
|1057  |                \BS_Rev_Loop[9].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_310                                      |     1|
|1058  |                \BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_311                                      |     1|
|1059  |              Zero_Detect_I                                                                    |Zero_Detect                                                        |    12|
|1060  |                Part_Of_Zero_Carry_Start                                                       |microblaze_v10_0_7_MB_MUXCY_258                                    |     1|
|1061  |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_259                                    |     1|
|1062  |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_260                                    |     1|
|1063  |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_261                                    |     1|
|1064  |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_262                                    |     1|
|1065  |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_263                                    |     1|
|1066  |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_264                                    |     1|
|1067  |              mul_unit_I                                                                       |mul_unit                                                           |    20|
|1068  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |dsp_module__parameterized1                                         |     1|
|1069  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized1                                         |     1|
|1070  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |dsp_module__parameterized3                                         |     1|
|1071  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized3                                         |     1|
|1072  |                \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |dsp_module                                                         |     1|
|1073  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1                                                         |     1|
|1074  |            Decode_I                                                                           |Decode                                                             |   462|
|1075  |              PreFetch_Buffer_I                                                                |PreFetch_Buffer                                                    |   181|
|1076  |                \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                                             |     2|
|1077  |                \Buffer_DFFs[1].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY                                  |     1|
|1078  |                \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_223                                                         |     2|
|1079  |                \Buffer_DFFs[2].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_224                              |     2|
|1080  |                \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_225                                                         |     1|
|1081  |                \Buffer_DFFs[3].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_226                              |     2|
|1082  |                \PreFetch_Buffers[0].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E                                       |    11|
|1083  |                \PreFetch_Buffers[10].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_227                                   |     3|
|1084  |                \PreFetch_Buffers[11].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_228                                   |     2|
|1085  |                \PreFetch_Buffers[12].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_229                                   |     3|
|1086  |                \PreFetch_Buffers[13].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_230                                   |     2|
|1087  |                \PreFetch_Buffers[14].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_231                                   |     4|
|1088  |                \PreFetch_Buffers[15].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_232                                   |     2|
|1089  |                \PreFetch_Buffers[16].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_233                                   |    20|
|1090  |                \PreFetch_Buffers[17].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_234                                   |     4|
|1091  |                \PreFetch_Buffers[18].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_235                                   |     2|
|1092  |                \PreFetch_Buffers[19].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_236                                   |     2|
|1093  |                \PreFetch_Buffers[1].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_237                                   |     4|
|1094  |                \PreFetch_Buffers[20].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_238                                   |     2|
|1095  |                \PreFetch_Buffers[21].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_239                                   |     2|
|1096  |                \PreFetch_Buffers[22].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_240                                   |     2|
|1097  |                \PreFetch_Buffers[23].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_241                                   |     2|
|1098  |                \PreFetch_Buffers[24].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_242                                   |     4|
|1099  |                \PreFetch_Buffers[25].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_243                                   |     2|
|1100  |                \PreFetch_Buffers[26].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_244                                   |     3|
|1101  |                \PreFetch_Buffers[27].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_245                                   |     2|
|1102  |                \PreFetch_Buffers[28].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_246                                   |     4|
|1103  |                \PreFetch_Buffers[29].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_247                                   |     7|
|1104  |                \PreFetch_Buffers[2].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_248                                   |    12|
|1105  |                \PreFetch_Buffers[30].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_249                                   |     6|
|1106  |                \PreFetch_Buffers[31].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_250                                   |     7|
|1107  |                \PreFetch_Buffers[3].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_251                                   |     7|
|1108  |                \PreFetch_Buffers[4].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_252                                   |    19|
|1109  |                \PreFetch_Buffers[5].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_253                                   |     9|
|1110  |                \PreFetch_Buffers[6].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_254                                   |     3|
|1111  |                \PreFetch_Buffers[7].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_255                                   |     2|
|1112  |                \PreFetch_Buffers[8].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_256                                   |     2|
|1113  |                \PreFetch_Buffers[9].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_257                                   |     4|
|1114  |                of_valid_FDR_I                                                                 |MB_FDR                                                             |    10|
|1115  |              \Using_FPGA.ALU_Carry_FDRE                                                       |microblaze_v10_0_7_MB_FDRE_190                                     |     1|
|1116  |              \Using_FPGA.ALU_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_191                                    |     1|
|1117  |              \Using_FPGA.ALU_OP0_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_192                                     |     1|
|1118  |              \Using_FPGA.ALU_OP1_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_193                                     |     1|
|1119  |              \Using_FPGA.Correct_Carry_MUXCY                                                  |microblaze_v10_0_7_MB_MUXCY_194                                    |     3|
|1120  |              \Using_FPGA.Force1_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_195                                     |     1|
|1121  |              \Using_FPGA.Force2_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_196                                     |     1|
|1122  |              \Using_FPGA.Force_Val1_FDRE                                                      |microblaze_v10_0_7_MB_FDRE_197                                     |     1|
|1123  |              \Using_FPGA.Force_Val2_FDRSE                                                     |microblaze_v10_0_7_MB_FDRSE_198                                    |     1|
|1124  |              \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                                            |     1|
|1125  |              \Using_FPGA.Intr_Carry_MUXCY                                                     |microblaze_v10_0_7_MB_MUXCY_199                                    |     1|
|1126  |              \Using_FPGA.MULT_AND_I                                                           |MB_MULT_AND                                                        |     1|
|1127  |              \Using_FPGA.MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_7_MB_MUXCY_200                                    |     1|
|1128  |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_7_MB_MUXCY_201                                    |     1|
|1129  |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_7_MB_MUXCY_202                                    |    11|
|1130  |              \Using_FPGA.New_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_203                                    |     2|
|1131  |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                                            |     1|
|1132  |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                                            |     1|
|1133  |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |MB_LUT3                                                            |     1|
|1134  |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |MB_LUT3__parameterized1                                            |     1|
|1135  |              \Using_FPGA.Reg_Test_Equal_FDSE                                                  |MB_FDSE                                                            |     1|
|1136  |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |microblaze_v10_0_7_MB_FDRE_204                                     |     1|
|1137  |              \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                                            |     1|
|1138  |              \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_205                                        |     1|
|1139  |              \Using_FPGA.Res_Forward1_LUT3                                                    |MB_LUT3__parameterized3                                            |     1|
|1140  |              \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                                            |     1|
|1141  |              \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_206                                        |     1|
|1142  |              \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_207                                        |     1|
|1143  |              \Using_FPGA.Res_Forward2_LUT3                                                    |MB_LUT3__parameterized3_208                                        |     1|
|1144  |              \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_209                                        |     1|
|1145  |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |microblaze_v10_0_7_MB_FDRE_210                                     |     1|
|1146  |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |microblaze_v10_0_7_MB_FDRE_211                                     |     1|
|1147  |              \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                              |microblaze_v10_0_7_MB_MUXCY_212                                    |     1|
|1148  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                               |microblaze_v10_0_7_MB_MUXCY_213                                    |     2|
|1149  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                               |microblaze_v10_0_7_MB_MUXCY_214                                    |     2|
|1150  |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                               |microblaze_v10_0_7_MB_MUXCY_215                                    |     7|
|1151  |              \Using_FPGA.clean_iReady_MuxCY                                                   |microblaze_v10_0_7_MB_MUXCY_216                                    |     1|
|1152  |              \Using_FPGA.force_di1_LUT3                                                       |MB_LUT3__parameterized5                                            |     1|
|1153  |              \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                                           |     1|
|1154  |              \Using_FPGA.force_jump1_LUT3                                                     |MB_LUT3__parameterized5_217                                        |     1|
|1155  |              \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_218                                        |     1|
|1156  |              \Using_FPGA.iFetch_MuxCY_1                                                       |microblaze_v10_0_7_MB_MUXCY_219                                    |     1|
|1157  |              \Using_FPGA.iFetch_MuxCY_2                                                       |microblaze_v10_0_7_MB_MUXCY_220                                    |     5|
|1158  |              \Using_FPGA.iFetch_MuxCY_3                                                       |microblaze_v10_0_7_MB_MUXCY_221                                    |     2|
|1159  |              \Using_FPGA.of_PipeRun_MuxCY_1                                                   |microblaze_v10_0_7_MB_MUXCY_222                                    |    20|
|1160  |              \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                                            |     1|
|1161  |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                                            |     2|
|1162  |              write_Reg_I_LUT                                                                  |MB_LUT4                                                            |     2|
|1163  |            \Implement_Debug_Logic.Master_Core.Debug_Area                                      |Debug                                                              |   466|
|1164  |              \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                         |microblaze_v10_0_7_MB_FDRSE                                        |     8|
|1165  |              \Area_Debug_Control.Stop_CPU_FDRSE                                               |microblaze_v10_0_7_MB_FDRSE_147                                    |     4|
|1166  |              \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                       |microblaze_v10_0_7_MB_FDRSE_148                                    |    40|
|1167  |              \Serial_Dbg_Intf.SRL16E_1                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized0                       |     1|
|1168  |              \Serial_Dbg_Intf.SRL16E_2                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized1                       |     1|
|1169  |              \Serial_Dbg_Intf.SRL16E_3                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized5                       |     1|
|1170  |              \Serial_Dbg_Intf.SRL16E_4                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized6                       |     6|
|1171  |              \Serial_Dbg_Intf.SRL16E_7                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4                       |     1|
|1172  |              \Serial_Dbg_Intf.SRL16E_8                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4_149                   |     1|
|1173  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2                       |     1|
|1174  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3                       |     3|
|1175  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_150                   |     1|
|1176  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_151                   |     1|
|1177  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2_152                   |     1|
|1178  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_153                   |     2|
|1179  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_154                   |     1|
|1180  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_155                   |     1|
|1181  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                |mb_sync_bit__parameterized4                                        |     1|
|1182  |              \Serial_Dbg_Intf.sync_dbg_hit                                                    |mb_sync_vec                                                        |     1|
|1183  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit__parameterized4_189                                    |     1|
|1184  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                 |mb_sync_bit__parameterized1_156                                    |     2|
|1185  |              \Serial_Dbg_Intf.sync_pause                                                      |mb_sync_bit__parameterized4_157                                    |     2|
|1186  |              \Serial_Dbg_Intf.sync_running_clock                                              |mb_sync_bit__parameterized4_158                                    |     1|
|1187  |              \Serial_Dbg_Intf.sync_sample                                                     |mb_sync_vec__parameterized1                                        |    30|
|1188  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit_179                                                    |     3|
|1189  |                \sync_bits[1].sync_bit                                                         |mb_sync_bit_180                                                    |     3|
|1190  |                \sync_bits[2].sync_bit                                                         |mb_sync_bit_181                                                    |     5|
|1191  |                \sync_bits[3].sync_bit                                                         |mb_sync_bit_182                                                    |     3|
|1192  |                \sync_bits[4].sync_bit                                                         |mb_sync_bit_183                                                    |     3|
|1193  |                \sync_bits[5].sync_bit                                                         |mb_sync_bit_184                                                    |     3|
|1194  |                \sync_bits[6].sync_bit                                                         |mb_sync_bit_185                                                    |     3|
|1195  |                \sync_bits[7].sync_bit                                                         |mb_sync_bit_186                                                    |     3|
|1196  |                \sync_bits[8].sync_bit                                                         |mb_sync_bit_187                                                    |     2|
|1197  |                \sync_bits[9].sync_bit                                                         |mb_sync_bit_188                                                    |     2|
|1198  |              \Serial_Dbg_Intf.sync_sleep                                                      |mb_sync_bit__parameterized4_159                                    |     1|
|1199  |              \Serial_Dbg_Intf.sync_stop_CPU                                                   |mb_sync_bit__parameterized4_160                                    |     1|
|1200  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I            |address_hit                                                        |    21|
|1201  |                \Compare[0].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_163                                    |     1|
|1202  |                \Compare[0].SRLC16E_I                                                          |MB_SRLC16E                                                         |     4|
|1203  |                \Compare[1].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_164                                    |     1|
|1204  |                \Compare[1].SRLC16E_I                                                          |MB_SRLC16E_165                                                     |     1|
|1205  |                \Compare[2].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_166                                    |     1|
|1206  |                \Compare[2].SRLC16E_I                                                          |MB_SRLC16E_167                                                     |     1|
|1207  |                \Compare[3].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_168                                    |     1|
|1208  |                \Compare[3].SRLC16E_I                                                          |MB_SRLC16E_169                                                     |     1|
|1209  |                \Compare[4].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_170                                    |     1|
|1210  |                \Compare[4].SRLC16E_I                                                          |MB_SRLC16E_171                                                     |     1|
|1211  |                \Compare[5].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_172                                    |     1|
|1212  |                \Compare[5].SRLC16E_I                                                          |MB_SRLC16E_173                                                     |     1|
|1213  |                \Compare[6].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_174                                    |     1|
|1214  |                \Compare[6].SRLC16E_I                                                          |MB_SRLC16E_175                                                     |     1|
|1215  |                \Compare[7].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_176                                    |     1|
|1216  |                \Compare[7].SRLC16E_I                                                          |MB_SRLC16E_177                                                     |     1|
|1217  |                \The_First_BreakPoints.MUXCY_Post                                              |microblaze_v10_0_7_MB_MUXCY_178                                    |     2|
|1218  |              sync_trig_ack_in_0                                                               |mb_sync_bit__parameterized1_161                                    |     2|
|1219  |              sync_trig_out_0                                                                  |mb_sync_bit__parameterized1_162                                    |     2|
|1220  |            \Using_DCache.Using_WriteThrough.DCache_I1                                         |DCache                                                             |   359|
|1221  |              Data_Memory                                                                      |RAM_Module__parameterized5                                         |     1|
|1222  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_146                                                      |     1|
|1223  |              Tag_Memory                                                                       |RAM_Module__parameterized3                                         |     3|
|1224  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_145                                                      |     3|
|1225  |              \Using_FPGA_FSL_2.Cache_hit_MUXCY                                                |microblaze_v10_0_7_MB_MUXCY_130                                    |     2|
|1226  |              \Using_FPGA_FSL_2.DReady_MUXCY                                                   |microblaze_v10_0_7_MB_MUXCY_131                                    |     2|
|1227  |              \Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                      |cache_valid_bit_detect_132                                         |     3|
|1228  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and_143                                   |     2|
|1229  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_144                                    |     2|
|1230  |              \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                             |Cache_Interface__parameterized1                                    |   242|
|1231  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                             |MB_FDSE__parameterized1                                            |     5|
|1232  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1                         |     1|
|1233  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                             |MB_FDSE__parameterized1_137                                        |     4|
|1234  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_138                     |     1|
|1235  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                             |MB_FDSE__parameterized1_139                                        |     2|
|1236  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_140                     |     1|
|1237  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                             |MB_FDSE__parameterized1_141                                        |     3|
|1238  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_142                     |     2|
|1239  |                \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                        |microblaze_v10_0_7_MB_FDRE                                         |    17|
|1240  |                \Using_AXI.Use_AXI_Write.exist_bit_LUT                                         |microblaze_v10_0_7_MB_LUT6__parameterized2                         |     1|
|1241  |              tag_hit_comparator                                                               |comparator_133                                                     |    11|
|1242  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_134                                    |     1|
|1243  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_135                                    |     9|
|1244  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_136                                    |     1|
|1245  |            \Using_Ext_Databus.DAXI_Interface_I1                                               |DAXI_interface                                                     |   162|
|1246  |            \Using_ICache.ICache_I1                                                            |Icache                                                             |   329|
|1247  |              Cache_Interface_I1                                                               |Cache_Interface                                                    |   109|
|1248  |              Data_RAM_Module                                                                  |RAM_Module__parameterized1                                         |    65|
|1249  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_129                                                      |    65|
|1250  |              Tag_RAM_Module                                                                   |RAM_Module                                                         |     2|
|1251  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36                                                          |     2|
|1252  |              \Using_FPGA_FSL_1.tag_hit_comparator                                             |comparator                                                         |     8|
|1253  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_126                                    |     1|
|1254  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_127                                    |     4|
|1255  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_128                                    |     1|
|1256  |              \Using_XX_Access_Part2.carry_or_I1                                               |microblaze_v10_0_7_carry_or_123                                    |     4|
|1257  |                MUXCY_I                                                                        |microblaze_v10_0_7_MB_MUXCY_125                                    |     4|
|1258  |              cache_valid_bit_detect_I1                                                        |cache_valid_bit_detect                                             |     1|
|1259  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and                                       |     1|
|1260  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_124                                    |     1|
|1261  |            \Using_ICache.combined_carry_or_I                                                  |microblaze_v10_0_7_carry_or                                        |     2|
|1262  |              MUXCY_I                                                                          |microblaze_v10_0_7_MB_MUXCY                                        |     2|
|1263  |          Reset_DFF                                                                            |mb_sync_bit                                                        |     2|
|1264  |          \Using_Async_Interrupt.Interrupt_DFF                                                 |mb_sync_bit__parameterized1                                        |     1|
|1265  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                     |mb_sync_bit_121                                                    |     2|
|1266  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                     |mb_sync_bit_122                                                    |     2|
|1267  |    microblaze_0_axi_periph                                                                    |system_microblaze_0_axi_periph_0                                   |  6737|
|1268  |      xbar                                                                                     |system_xbar_0                                                      |   671|
|1269  |        inst                                                                                   |axi_crossbar_v2_1_18_axi_crossbar                                  |   671|
|1270  |          \gen_sasd.crossbar_sasd_0                                                            |axi_crossbar_v2_1_18_crossbar_sasd                                 |   665|
|1271  |            addr_arbiter_inst                                                                  |axi_crossbar_v2_1_18_addr_arbiter_sasd                             |   351|
|1272  |            \gen_decerr.decerr_slave_inst                                                      |axi_crossbar_v2_1_18_decerr_slave                                  |    49|
|1273  |            reg_slice_r                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7     |   228|
|1274  |            splitter_ar                                                                        |axi_crossbar_v2_1_18_splitter__parameterized0                      |     6|
|1275  |            splitter_aw                                                                        |axi_crossbar_v2_1_18_splitter                                      |    11|
|1276  |      m00_couplers                                                                             |m00_couplers_imp_1RZ0IW6                                           |  1011|
|1277  |        auto_pc                                                                                |system_auto_pc_0                                                   |  1011|
|1278  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_98           |  1011|
|1279  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_99                              |  1011|
|1280  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_100                  |   194|
|1281  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_117                  |    37|
|1282  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_118              |   157|
|1283  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_119                    |    70|
|1284  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_120                    |    82|
|1285  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_101                   |    92|
|1286  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_115 |    75|
|1287  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_116 |    15|
|1288  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_102                  |   469|
|1289  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_111                 |   171|
|1290  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_112                 |   174|
|1291  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_113 |    13|
|1292  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_114 |   111|
|1293  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_103                  |   200|
|1294  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_107                  |    34|
|1295  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_108              |   158|
|1296  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_109                    |    72|
|1297  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_110                    |    82|
|1298  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_104                   |    54|
|1299  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_105                 |    23|
|1300  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_106 |     7|
|1301  |      m01_couplers                                                                             |m01_couplers_imp_K87I2F                                            |  1011|
|1302  |        auto_pc                                                                                |system_auto_pc_1                                                   |  1011|
|1303  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_75           |  1011|
|1304  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_76                              |  1011|
|1305  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_77                   |   194|
|1306  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_94                   |    37|
|1307  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_95               |   157|
|1308  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_96                     |    70|
|1309  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_97                     |    82|
|1310  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_78                    |    92|
|1311  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_92  |    75|
|1312  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_93  |    15|
|1313  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_79                   |   469|
|1314  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_88                  |   171|
|1315  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_89                  |   174|
|1316  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_90  |    13|
|1317  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_91  |   111|
|1318  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_80                   |   200|
|1319  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_84                   |    34|
|1320  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_85               |   158|
|1321  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_86                     |    72|
|1322  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_87                     |    82|
|1323  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_81                    |    54|
|1324  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_82                  |    23|
|1325  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_83  |     7|
|1326  |      m02_couplers                                                                             |m02_couplers_imp_QYRHL1                                            |  1011|
|1327  |        auto_pc                                                                                |system_auto_pc_2                                                   |  1011|
|1328  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_52           |  1011|
|1329  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_53                              |  1011|
|1330  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_54                   |   194|
|1331  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_71                   |    37|
|1332  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_72               |   157|
|1333  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_73                     |    70|
|1334  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_74                     |    82|
|1335  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_55                    |    92|
|1336  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_69  |    75|
|1337  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_70  |    15|
|1338  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_56                   |   469|
|1339  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_65                  |   171|
|1340  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_66                  |   174|
|1341  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_67  |    13|
|1342  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_68  |   111|
|1343  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_57                   |   200|
|1344  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_61                   |    34|
|1345  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_62               |   158|
|1346  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_63                     |    72|
|1347  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_64                     |    82|
|1348  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_58                    |    54|
|1349  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_59                  |    23|
|1350  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_60  |     7|
|1351  |      m03_couplers                                                                             |m03_couplers_imp_1LIFQL0                                           |  1011|
|1352  |        auto_pc                                                                                |system_auto_pc_3                                                   |  1011|
|1353  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_29           |  1011|
|1354  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_30                              |  1011|
|1355  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_31                   |   194|
|1356  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_48                   |    37|
|1357  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_49               |   157|
|1358  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_50                     |    70|
|1359  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_51                     |    82|
|1360  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_32                    |    92|
|1361  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_46  |    75|
|1362  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_47  |    15|
|1363  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_33                   |   469|
|1364  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_42                  |   171|
|1365  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_43                  |   174|
|1366  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_44  |    13|
|1367  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_45  |   111|
|1368  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_34                   |   200|
|1369  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_38                   |    34|
|1370  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_39               |   158|
|1371  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_40                     |    72|
|1372  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_41                     |    82|
|1373  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_35                    |    54|
|1374  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_36                  |    23|
|1375  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_37  |     7|
|1376  |      m05_couplers                                                                             |m05_couplers_imp_17ILSXC                                           |  1011|
|1377  |        auto_pc                                                                                |system_auto_pc_4                                                   |  1011|
|1378  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_6            |  1011|
|1379  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_7                               |  1011|
|1380  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_8                    |   194|
|1381  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_25                   |    37|
|1382  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_26               |   157|
|1383  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_27                     |    70|
|1384  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_28                     |    82|
|1385  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_9                     |    92|
|1386  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_23  |    75|
|1387  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_24  |    15|
|1388  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_10                   |   469|
|1389  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_19                  |   171|
|1390  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_20                  |   174|
|1391  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_21  |    13|
|1392  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_22  |   111|
|1393  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_11                   |   200|
|1394  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_15                   |    34|
|1395  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_16               |   158|
|1396  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_17                     |    72|
|1397  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_18                     |    82|
|1398  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_12                    |    54|
|1399  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_13                  |    23|
|1400  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_14  |     7|
|1401  |      m06_couplers                                                                             |m06_couplers_imp_1E95TTU                                           |  1011|
|1402  |        auto_pc                                                                                |system_auto_pc_5                                                   |  1011|
|1403  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter              |  1011|
|1404  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s                                 |  1011|
|1405  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel                      |   194|
|1406  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                      |    37|
|1407  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_3                |   157|
|1408  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_4                      |    70|
|1409  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_5                      |    82|
|1410  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel                       |    92|
|1411  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1     |    75|
|1412  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2     |    15|
|1413  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice                      |   469|
|1414  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice                     |   171|
|1415  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_2                   |   174|
|1416  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1     |    13|
|1417  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2     |   111|
|1418  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel                      |   200|
|1419  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                      |    34|
|1420  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator                  |   158|
|1421  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd                        |    72|
|1422  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                        |    82|
|1423  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel                       |    54|
|1424  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo                     |    23|
|1425  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0     |     7|
|1426  |      s00_couplers                                                                             |s00_couplers_imp_1LZPV07                                           |     0|
|1427  |        auto_pc                                                                                |system_auto_pc_6                                                   |     0|
|1428  |    rst_clk_wiz_1_100M                                                                         |system_rst_clk_wiz_1_100M_0                                        |    66|
|1429  |      U0                                                                                       |proc_sys_reset                                                     |    66|
|1430  |        EXT_LPF                                                                                |lpf                                                                |    23|
|1431  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync__parameterized1                                           |     6|
|1432  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync__parameterized1_1                                         |     6|
|1433  |        SEQ                                                                                    |sequence_psr                                                       |    38|
|1434  |          SEQ_COUNTER                                                                          |upcnt_n                                                            |    13|
|1435  |    switches                                                                                   |system_axi_gpio_0_0                                                |   280|
|1436  |      U0                                                                                       |axi_gpio__parameterized1                                           |   280|
|1437  |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized2                                      |    95|
|1438  |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized2                                   |    95|
|1439  |            I_DECODER                                                                          |address_decoder__parameterized2                                    |    34|
|1440  |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized26                                         |     1|
|1441  |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized27                                         |     1|
|1442  |        gpio_core_1                                                                            |GPIO_Core__parameterized0                                          |   166|
|1443  |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized2                                           |    64|
|1444  |    microblaze_0_local_memory                                                                  |microblaze_0_local_memory_imp_OGE0N8                               |    44|
|1445  |      dlmb_bram_if_cntlr                                                                       |system_dlmb_bram_if_cntlr_0                                        |     8|
|1446  |        U0                                                                                     |lmb_bram_if_cntlr_0                                                |     8|
|1447  |      dlmb_v10                                                                                 |system_dlmb_v10_0                                                  |     1|
|1448  |        U0                                                                                     |lmb_v10__1                                                         |     1|
|1449  |      ilmb_bram_if_cntlr                                                                       |system_ilmb_bram_if_cntlr_0                                        |     8|
|1450  |        U0                                                                                     |lmb_bram_if_cntlr                                                  |     8|
|1451  |      ilmb_v10                                                                                 |system_ilmb_v10_0                                                  |     1|
|1452  |        U0                                                                                     |lmb_v10                                                            |     1|
|1453  |      lmb_bram                                                                                 |system_lmb_bram_0                                                  |    26|
|1454  |        U0                                                                                     |blk_mem_gen_v8_4_1__parameterized1                                 |    26|
|1455  |          inst_blk_mem_gen                                                                     |blk_mem_gen_v8_4_1_synth__parameterized0                           |    26|
|1456  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                 |    26|
|1457  |              \valid.cstr                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0        |    26|
|1458  |                \ramloop[0].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1          |     1|
|1459  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1        |     1|
|1460  |                \ramloop[1].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2          |     1|
|1461  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2        |     1|
|1462  |                \ramloop[2].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3          |     1|
|1463  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3        |     1|
|1464  |                \ramloop[3].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4          |    23|
|1465  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4        |     5|
+------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:07 ; elapsed = 00:06:46 . Memory (MB): peak = 1137.023 ; gain = 743.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:06:15 . Memory (MB): peak = 1137.023 ; gain = 700.699
Synthesis Optimization Complete : Time (s): cpu = 00:06:08 ; elapsed = 00:06:46 . Memory (MB): peak = 1137.023 ; gain = 743.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 71 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 109 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1206 Infos, 175 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:18 ; elapsed = 00:06:57 . Memory (MB): peak = 1139.590 ; gain = 752.980
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2018_2_microblz/lab5/lab5.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1139.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 16:04:47 2018...
