============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 27 2024  11:13:43 am
  Module:                 alu
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin                 Type        Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
(clock func_clk)       launch                                      0 R             
(alu.sdc_line_30)      ext delay                        +400     400 R             
cin               (u)  in port             2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                 +0     400               
  g1/z            (u)  unmapped_and2       1  1.5    0   +15     415 R             
  g2/in_1                                                 +0     415               
  g2/z            (u)  unmapped_or2        2  3.0    0   +18     433 R             
  g3/in_1                                                 +0     433               
  g3/z            (u)  unmapped_and2       1  1.5    0   +15     448 R             
  g4/in_1                                                 +0     448               
  g4/z            (u)  unmapped_or2        2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                 +0     466               
  g1/z            (u)  unmapped_and2       1  1.5    0   +15     482 R             
  g2/in_1                                                 +0     482               
  g2/z            (u)  unmapped_or2        2  3.0    0   +18     500 R             
  g3/in_1                                                 +0     500               
  g3/z            (u)  unmapped_and2       1  1.5    0   +15     515 R             
  g4/in_1                                                 +0     515               
  g4/z            (u)  unmapped_or2        2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                 +0     533               
  g1/z            (u)  unmapped_and2       1  1.5    0   +15     548 R             
  g2/in_1                                                 +0     548               
  g2/z            (u)  unmapped_or2        2  3.0    0   +18     566 R             
  g3/in_1                                                 +0     566               
  g3/z            (u)  unmapped_and2       1  1.5    0   +15     581 R             
  g4/in_1                                                 +0     581               
  g4/z            (u)  unmapped_or2        2  3.0    0   +18     599 R             
  g5/in_1                                                 +0     599               
  g5/z            (u)  unmapped_and2       1  1.5    0   +15     614 R             
  g6/in_1                                                 +0     614               
  g6/z            (u)  unmapped_or2        2  3.0    0   +18     632 R             
  g7/in_1                                                 +0     632               
  g7/z            (u)  unmapped_and2       1  1.5    0   +15     648 R             
  g8/in_1                                                 +0     648               
  g8/z            (u)  unmapped_or2        2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                 +0     666               
  g1/z            (u)  unmapped_and2       1  1.5    0   +15     681 R             
  g2/in_1                                                 +0     681               
  g2/z            (u)  unmapped_or2        2  3.0    0   +18     699 R             
  g3/in_1                                                 +0     699               
  g3/z            (u)  unmapped_and2       1  1.5    0   +15     714 R             
  g4/in_1                                                 +0     714               
  g4/z            (u)  unmapped_or2        2  3.0    0   +18     732 R             
  g5/in_1                                                 +0     732               
  g5/z            (u)  unmapped_and2       1  1.5    0   +15     747 R             
  g6/in_1                                                 +0     747               
  g6/z            (u)  unmapped_or2        2  3.0    0   +18     765 R             
  g7/in_1                                                 +0     765               
  g7/z            (u)  unmapped_and2       1  1.5    0   +15     780 R             
  g8/in_1                                                 +0     780               
  g8/z            (u)  unmapped_or2        2  3.0    0   +18     798 R             
  g9/in_1                                                 +0     798               
  g9/z            (u)  unmapped_and2       1  1.5    0   +15     814 R             
  g10/in_1                                                +0     814               
  g10/z           (u)  unmapped_or2        2  3.0    0   +18     832 R             
  g11/in_1                                                +0     832               
  g11/z           (u)  unmapped_and2       1  1.5    0   +15     847 R             
  g12/in_1                                                +0     847               
  g12/z           (u)  unmapped_or2        2  3.0    0   +18     865 R             
  g13/in_1                                                +0     865               
  g13/z           (u)  unmapped_and2       1  1.5    0   +15     880 R             
  g14/in_1                                                +0     880               
  g14/z           (u)  unmapped_or2        2  3.0    0   +18     898 R             
  g15/in_1                                                +0     898               
  g15/z           (u)  unmapped_and2       1  1.5    0   +15     913 R             
  g16/in_1                                                +0     913               
  g16/z           (u)  unmapped_or2        1  0.0    0   +14     928 R             
carry_unit4/cout[8] 
carry_out16            out port                           +0     928 R             
(alu.sdc_line_33)      ext delay                        +600    1528 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)       capture                                 10000 R             
-----------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
Timing slack :    8472ps 
Start-point  : cin
End-point    : carry_out16

(u) : Net has unmapped pin(s).

path   2:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
  g5/in_1                                                   +0     732               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     747 R             
  g6/in_1                                                   +0     747               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     765 R             
  g7/in_1                                                   +0     765               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     780 R             
  g8/in_1                                                   +0     780               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     798 R             
  g9/in_1                                                   +0     798               
  g9/z            (u)  unmapped_and2         1  1.5    0   +15     814 R             
  g10/in_1                                                  +0     814               
  g10/z           (u)  unmapped_or2          2  3.0    0   +18     832 R             
  g11/in_1                                                  +0     832               
  g11/z           (u)  unmapped_and2         1  1.5    0   +15     847 R             
  g12/in_1                                                  +0     847               
  g12/z           (u)  unmapped_or2          2  3.0    0   +18     865 R             
  g13/in_1                                                  +0     865               
  g13/z           (u)  unmapped_and2         1  1.5    0   +15     880 R             
  g14/in_1                                                  +0     880               
  g14/z           (u)  unmapped_or2          2  3.0    0   +18     898 R             
carry_unit4/cout[7] 
sum_unit/cout[15] 
  g16/in_1                                                  +0     898               
  g16/z           (u)  unmapped_xor2         1  1.5    0   +34     932 R             
  sum_reg[15]/d        unmapped_d_flop                      +0     932               
  sum_reg[15]/clk      setup                           0   +21     953 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[15]/d

(u) : Net has unmapped pin(s).

path   3:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
  g5/in_1                                                   +0     732               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     747 R             
  g6/in_1                                                   +0     747               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     765 R             
  g7/in_1                                                   +0     765               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     780 R             
  g8/in_1                                                   +0     780               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     798 R             
  g9/in_1                                                   +0     798               
  g9/z            (u)  unmapped_and2         1  1.5    0   +15     814 R             
  g10/in_1                                                  +0     814               
  g10/z           (u)  unmapped_or2          2  3.0    0   +18     832 R             
  g11/in_1                                                  +0     832               
  g11/z           (u)  unmapped_and2         1  1.5    0   +15     847 R             
  g12/in_1                                                  +0     847               
  g12/z           (u)  unmapped_or2          2  3.0    0   +18     865 R             
carry_unit4/cout[6] 
sum_unit/cout[14] 
  g15/in_1                                                  +0     865               
  g15/z           (u)  unmapped_xor2         1  1.5    0   +34     899 R             
  sum_reg[14]/d        unmapped_d_flop                      +0     899               
  sum_reg[14]/clk      setup                           0   +21     920 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[14]/d

(u) : Net has unmapped pin(s).

path   4:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
  g5/in_1                                                   +0     732               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     747 R             
  g6/in_1                                                   +0     747               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     765 R             
  g7/in_1                                                   +0     765               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     780 R             
  g8/in_1                                                   +0     780               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     798 R             
  g9/in_1                                                   +0     798               
  g9/z            (u)  unmapped_and2         1  1.5    0   +15     814 R             
  g10/in_1                                                  +0     814               
  g10/z           (u)  unmapped_or2          2  3.0    0   +18     832 R             
carry_unit4/cout[5] 
sum_unit/cout[13] 
  g14/in_1                                                  +0     832               
  g14/z           (u)  unmapped_xor2         1  1.5    0   +34     866 R             
  sum_reg[13]/d        unmapped_d_flop                      +0     866               
  sum_reg[13]/clk      setup                           0   +21     887 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[13]/d

(u) : Net has unmapped pin(s).

path   5:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
  g5/in_1                                                   +0     732               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     747 R             
  g6/in_1                                                   +0     747               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     765 R             
  g7/in_1                                                   +0     765               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     780 R             
  g8/in_1                                                   +0     780               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     798 R             
carry_unit4/cout[4] 
sum_unit/cout[12] 
  g13/in_1                                                  +0     798               
  g13/z           (u)  unmapped_xor2         1  1.5    0   +34     833 R             
  sum_reg[12]/d        unmapped_d_flop                      +0     833               
  sum_reg[12]/clk      setup                           0   +21     854 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[12]/d

(u) : Net has unmapped pin(s).

path   6:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
  g5/in_1                                                   +0     732               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     747 R             
  g6/in_1                                                   +0     747               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     765 R             
carry_unit4/cout[3] 
sum_unit/cout[11] 
  g12/in_1                                                  +0     765               
  g12/z           (u)  unmapped_xor2         1  1.5    0   +34     800 R             
  sum_reg[11]/d        unmapped_d_flop                      +0     800               
  sum_reg[11]/clk      setup                           0   +21     820 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[11]/d

(u) : Net has unmapped pin(s).

path   7:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
  g3/in_1                                                   +0     699               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     714 R             
  g4/in_1                                                   +0     714               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     732 R             
carry_unit4/cout[2] 
sum_unit/cout[10] 
  g11/in_1                                                  +0     732               
  g11/z           (u)  unmapped_xor2         1  1.5    0   +34     766 R             
  sum_reg[10]/d        unmapped_d_flop                      +0     766               
  sum_reg[10]/clk      setup                           0   +21     787 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[10]/d

(u) : Net has unmapped pin(s).

path   8:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
carry_unit4/cin 
  g1/in_1                                                   +0     666               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     681 R             
  g2/in_1                                                   +0     681               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     699 R             
carry_unit4/cout[1] 
sum_unit/cout[9] 
  g10/in_1                                                  +0     699               
  g10/z           (u)  unmapped_xor2         1  1.5    0   +34     733 R             
  sum_reg[9]/d         unmapped_d_flop                      +0     733               
  sum_reg[9]/clk       setup                           0   +21     754 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[9]/d

(u) : Net has unmapped pin(s).

path   9:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
  g7/in_1                                                   +0     632               
  g7/z            (u)  unmapped_and2         1  1.5    0   +15     648 R             
  g8/in_1                                                   +0     648               
  g8/z            (u)  unmapped_or2          2  3.0    0   +18     666 R             
carry_unit3/cout[4] 
sum_unit/cout[8] 
  g9/in_1                                                   +0     666               
  g9/z            (u)  unmapped_xor2         1  1.5    0   +34     700 R             
  sum_reg[8]/d         unmapped_d_flop                      +0     700               
  sum_reg[8]/clk       setup                           0   +21     721 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[8]/d

(u) : Net has unmapped pin(s).

path  10:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
  g5/in_1                                                   +0     599               
  g5/z            (u)  unmapped_and2         1  1.5    0   +15     614 R             
  g6/in_1                                                   +0     614               
  g6/z            (u)  unmapped_or2          2  3.0    0   +18     632 R             
carry_unit3/cout[3] 
sum_unit/cout[7] 
  g8/in_1                                                   +0     632               
  g8/z            (u)  unmapped_xor2         1  1.5    0   +34     667 R             
  sum_reg[7]/d         unmapped_d_flop                      +0     667               
  sum_reg[7]/clk       setup                           0   +21     688 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[7]/d

(u) : Net has unmapped pin(s).

path  11:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
  g3/in_1                                                   +0     566               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     581 R             
  g4/in_1                                                   +0     581               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     599 R             
carry_unit3/cout[2] 
sum_unit/cout[6] 
  g7/in_1                                                   +0     599               
  g7/z            (u)  unmapped_xor2         1  1.5    0   +34     634 R             
  sum_reg[6]/d         unmapped_d_flop                      +0     634               
  sum_reg[6]/clk       setup                           0   +21     654 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[6]/d

(u) : Net has unmapped pin(s).

path  12:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
carry_unit3/cin 
  g1/in_1                                                   +0     533               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     548 R             
  g2/in_1                                                   +0     548               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     566 R             
carry_unit3/cout[1] 
sum_unit/cout[5] 
  g6/in_1                                                   +0     566               
  g6/z            (u)  unmapped_xor2         1  1.5    0   +34     600 R             
  sum_reg[5]/d         unmapped_d_flop                      +0     600               
  sum_reg[5]/clk       setup                           0   +21     621 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[5]/d

(u) : Net has unmapped pin(s).

path  13:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
  g3/in_1                                                   +0     500               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     515 R             
  g4/in_1                                                   +0     515               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     533 R             
carry_unit2/cout[2] 
sum_unit/cout[4] 
  g5/in_1                                                   +0     533               
  g5/z            (u)  unmapped_xor2         1  1.5    0   +34     567 R             
  sum_reg[4]/d         unmapped_d_flop                      +0     567               
  sum_reg[4]/clk       setup                           0   +21     588 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[4]/d

(u) : Net has unmapped pin(s).

path  14:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
carry_unit2/cin 
  g1/in_1                                                   +0     466               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     482 R             
  g2/in_1                                                   +0     482               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     500 R             
carry_unit2/cout[1] 
sum_unit/cout[3] 
  g4/in_1                                                   +0     500               
  g4/z            (u)  unmapped_xor2         1  1.5    0   +34     534 R             
  sum_reg[3]/d         unmapped_d_flop                      +0     534               
  sum_reg[3]/clk       setup                           0   +21     555 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[3]/d

(u) : Net has unmapped pin(s).

path  15:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
  g3/in_1                                                   +0     433               
  g3/z            (u)  unmapped_and2         1  1.5    0   +15     448 R             
  g4/in_1                                                   +0     448               
  g4/z            (u)  unmapped_or2          2  3.0    0   +18     466 R             
carry_unit1/cout[2] 
sum_unit/cout[2] 
  g3/in_1                                                   +0     466               
  g3/z            (u)  unmapped_xor2         1  1.5    0   +34     501 R             
  sum_reg[2]/d         unmapped_d_flop                      +0     501               
  sum_reg[2]/clk       setup                           0   +21     522 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[2]/d

(u) : Net has unmapped pin(s).

path  16:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
carry_unit1/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_and2         1  1.5    0   +15     415 R             
  g2/in_1                                                   +0     415               
  g2/z            (u)  unmapped_or2          2  3.0    0   +18     433 R             
carry_unit1/cout[1] 
sum_unit/cout[1] 
  g2/in_1                                                   +0     433               
  g2/z            (u)  unmapped_xor2         1  1.5    0   +34     468 R             
  sum_reg[1]/d         unmapped_d_flop                      +0     468               
  sum_reg[1]/clk       setup                           0   +21     488 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[1]/d

(u) : Net has unmapped pin(s).

path  17:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
(alu.sdc_line_30)      ext delay                          +400     400 R             
cin               (u)  in port               2  3.0    0    +0     400 R             
sum_unit/cin 
  g1/in_1                                                   +0     400               
  g1/z            (u)  unmapped_xor2         1  1.5    0   +34     434 R             
  sum_reg[0]/d         unmapped_d_flop                      +0     434               
  sum_reg[0]/clk       setup                           0   +21     455 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cin
End-point    : sum_unit/sum_reg[0]/d

(u) : Net has unmapped pin(s).

path  18:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[0]/clk                                      0             0 R             
  sum_reg[0]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[0] 
sum[0]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[0]/clk
End-point    : sum[0]

(u) : Net has unmapped pin(s).

path  19:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[1]/clk                                      0             0 R             
  sum_reg[1]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[1] 
sum[1]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[1]/clk
End-point    : sum[1]

(u) : Net has unmapped pin(s).

path  20:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[2]/clk                                      0             0 R             
  sum_reg[2]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[2] 
sum[2]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[2]/clk
End-point    : sum[2]

(u) : Net has unmapped pin(s).

path  21:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[3]/clk                                      0             0 R             
  sum_reg[3]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[3] 
sum[3]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[3]/clk
End-point    : sum[3]

(u) : Net has unmapped pin(s).

path  22:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[4]/clk                                      0             0 R             
  sum_reg[4]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[4] 
sum[4]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[4]/clk
End-point    : sum[4]

(u) : Net has unmapped pin(s).

path  23:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[5]/clk                                      0             0 R             
  sum_reg[5]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[5] 
sum[5]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[5]/clk
End-point    : sum[5]

(u) : Net has unmapped pin(s).

path  24:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[6]/clk                                      0             0 R             
  sum_reg[6]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[6] 
sum[6]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[6]/clk
End-point    : sum[6]

(u) : Net has unmapped pin(s).

path  25:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[7]/clk                                      0             0 R             
  sum_reg[7]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[7] 
sum[7]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[7]/clk
End-point    : sum[7]

(u) : Net has unmapped pin(s).

path  26:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[8]/clk                                      0             0 R             
  sum_reg[8]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[8] 
sum[8]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[8]/clk
End-point    : sum[8]

(u) : Net has unmapped pin(s).

path  27:

      Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
sum_unit
  sum_reg[9]/clk                                      0             0 R             
  sum_reg[9]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[9] 
sum[9]                out port                             +0      76 R             
------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[9]/clk
End-point    : sum[9]

(u) : Net has unmapped pin(s).

path  28:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[10]/clk                                      0             0 R             
  sum_reg[10]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[10] 
sum[10]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[10]/clk
End-point    : sum[10]

(u) : Net has unmapped pin(s).

path  29:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[11]/clk                                      0             0 R             
  sum_reg[11]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[11] 
sum[11]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[11]/clk
End-point    : sum[11]

(u) : Net has unmapped pin(s).

path  30:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[12]/clk                                      0             0 R             
  sum_reg[12]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[12] 
sum[12]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[12]/clk
End-point    : sum[12]

(u) : Net has unmapped pin(s).

path  31:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[13]/clk                                      0             0 R             
  sum_reg[13]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[13] 
sum[13]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[13]/clk
End-point    : sum[13]

(u) : Net has unmapped pin(s).

path  32:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[14]/clk                                      0             0 R             
  sum_reg[14]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[14] 
sum[14]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[14]/clk
End-point    : sum[14]

(u) : Net has unmapped pin(s).

path  33:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
sum_unit
  sum_reg[15]/clk                                      0             0 R             
  sum_reg[15]/q   (u)  unmapped_d_flop       1  0.0    0   +76      76 R             
sum_unit/sum[15] 
sum[15]                out port                             +0      76 R             
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_unit/sum_reg[15]/clk
End-point    : sum[15]

(u) : Net has unmapped pin(s).

path  34:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[15]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[15]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  35:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[14]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[14]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  36:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[13]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[13]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  37:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[12]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[12]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  38:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[11]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[11]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  39:

      Pin                      Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
clk               (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[10]/clk          unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[10]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  40:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[9]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[9]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  41:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[8]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[8]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  42:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[7]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[7]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  43:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[6]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[6]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  44:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[5]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[5]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  45:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[4]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[4]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  46:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[3]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[3]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  47:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[2]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[2]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  48:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[1]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[1]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  49:

      Pin                     Type         Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
clk              (i) (u)  in port              16  0.0    0    +0       0 R             
sum_unit/clk (i)
  sum_reg[0]/clk          unmapped_d_flop                      +0       0               
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : sum_unit/sum_reg[0]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.
