
FATFS_F7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000807c  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008244  08008244  00009244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008700  08008700  0000a014  2**0
                  CONTENTS
  4 .ARM          00000008  08008700  08008700  00009700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008708  08008708  0000a014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008708  08008708  00009708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800870c  0800870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08008710  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00020850  20000014  08008724  0000a014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20020864  08008724  0000a864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010144  00000000  00000000  0000a044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002979  00000000  00000000  0001a188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e78  00000000  00000000  0001cb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b03  00000000  00000000  0001d980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a48  00000000  00000000  0001e483  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ea3  00000000  00000000  00044ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec624  00000000  00000000  00057d6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144392  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b48  00000000  00000000  001443d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  00147f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000014 	.word	0x20000014
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800822c 	.word	0x0800822c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000018 	.word	0x20000018
 8000204:	0800822c 	.word	0x0800822c

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b96a 	b.w	80004f4 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	460c      	mov	r4, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14e      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000244:	4694      	mov	ip, r2
 8000246:	458c      	cmp	ip, r1
 8000248:	4686      	mov	lr, r0
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	d962      	bls.n	8000316 <__udivmoddi4+0xde>
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0320 	rsb	r3, r2, #32
 8000256:	4091      	lsls	r1, r2
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000260:	4319      	orrs	r1, r3
 8000262:	fa00 fe02 	lsl.w	lr, r0, r2
 8000266:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026a:	fa1f f68c 	uxth.w	r6, ip
 800026e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000272:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000276:	fb07 1114 	mls	r1, r7, r4, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb04 f106 	mul.w	r1, r4, r6
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f104 30ff 	add.w	r0, r4, #4294967295
 800028e:	f080 8112 	bcs.w	80004b6 <__udivmoddi4+0x27e>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 810f 	bls.w	80004b6 <__udivmoddi4+0x27e>
 8000298:	3c02      	subs	r4, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a59      	subs	r1, r3, r1
 800029e:	fa1f f38e 	uxth.w	r3, lr
 80002a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a6:	fb07 1110 	mls	r1, r7, r0, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb00 f606 	mul.w	r6, r0, r6
 80002b2:	429e      	cmp	r6, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x94>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80002be:	f080 80fc 	bcs.w	80004ba <__udivmoddi4+0x282>
 80002c2:	429e      	cmp	r6, r3
 80002c4:	f240 80f9 	bls.w	80004ba <__udivmoddi4+0x282>
 80002c8:	4463      	add	r3, ip
 80002ca:	3802      	subs	r0, #2
 80002cc:	1b9b      	subs	r3, r3, r6
 80002ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d2:	2100      	movs	r1, #0
 80002d4:	b11d      	cbz	r5, 80002de <__udivmoddi4+0xa6>
 80002d6:	40d3      	lsrs	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	e9c5 3200 	strd	r3, r2, [r5]
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d905      	bls.n	80002f2 <__udivmoddi4+0xba>
 80002e6:	b10d      	cbz	r5, 80002ec <__udivmoddi4+0xb4>
 80002e8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4608      	mov	r0, r1
 80002f0:	e7f5      	b.n	80002de <__udivmoddi4+0xa6>
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	d146      	bne.n	8000388 <__udivmoddi4+0x150>
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xcc>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f0c0 80f0 	bcc.w	80004e4 <__udivmoddi4+0x2ac>
 8000304:	1a86      	subs	r6, r0, r2
 8000306:	eb64 0303 	sbc.w	r3, r4, r3
 800030a:	2001      	movs	r0, #1
 800030c:	2d00      	cmp	r5, #0
 800030e:	d0e6      	beq.n	80002de <__udivmoddi4+0xa6>
 8000310:	e9c5 6300 	strd	r6, r3, [r5]
 8000314:	e7e3      	b.n	80002de <__udivmoddi4+0xa6>
 8000316:	2a00      	cmp	r2, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x204>
 800031c:	eba1 040c 	sub.w	r4, r1, ip
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	fa1f f78c 	uxth.w	r7, ip
 8000328:	2101      	movs	r1, #1
 800032a:	fbb4 f6f8 	udiv	r6, r4, r8
 800032e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000332:	fb08 4416 	mls	r4, r8, r6, r4
 8000336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033a:	fb07 f006 	mul.w	r0, r7, r6
 800033e:	4298      	cmp	r0, r3
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x11c>
 8000342:	eb1c 0303 	adds.w	r3, ip, r3
 8000346:	f106 34ff 	add.w	r4, r6, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x11a>
 800034c:	4298      	cmp	r0, r3
 800034e:	f200 80cd 	bhi.w	80004ec <__udivmoddi4+0x2b4>
 8000352:	4626      	mov	r6, r4
 8000354:	1a1c      	subs	r4, r3, r0
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb4 f0f8 	udiv	r0, r4, r8
 800035e:	fb08 4410 	mls	r4, r8, r0, r4
 8000362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000366:	fb00 f707 	mul.w	r7, r0, r7
 800036a:	429f      	cmp	r7, r3
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x148>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 34ff 	add.w	r4, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x146>
 8000378:	429f      	cmp	r7, r3
 800037a:	f200 80b0 	bhi.w	80004de <__udivmoddi4+0x2a6>
 800037e:	4620      	mov	r0, r4
 8000380:	1bdb      	subs	r3, r3, r7
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0x9c>
 8000388:	f1c1 0620 	rsb	r6, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 f706 	lsr.w	r7, r2, r6
 8000392:	431f      	orrs	r7, r3
 8000394:	fa20 fc06 	lsr.w	ip, r0, r6
 8000398:	fa04 f301 	lsl.w	r3, r4, r1
 800039c:	ea43 030c 	orr.w	r3, r3, ip
 80003a0:	40f4      	lsrs	r4, r6
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	0c38      	lsrs	r0, r7, #16
 80003a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003ac:	fbb4 fef0 	udiv	lr, r4, r0
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	fb00 441e 	mls	r4, r0, lr, r4
 80003b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003bc:	fb0e f90c 	mul.w	r9, lr, ip
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	d90a      	bls.n	80003de <__udivmoddi4+0x1a6>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ce:	f080 8084 	bcs.w	80004da <__udivmoddi4+0x2a2>
 80003d2:	45a1      	cmp	r9, r4
 80003d4:	f240 8081 	bls.w	80004da <__udivmoddi4+0x2a2>
 80003d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003dc:	443c      	add	r4, r7
 80003de:	eba4 0409 	sub.w	r4, r4, r9
 80003e2:	fa1f f983 	uxth.w	r9, r3
 80003e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ea:	fb00 4413 	mls	r4, r0, r3, r4
 80003ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d907      	bls.n	800040a <__udivmoddi4+0x1d2>
 80003fa:	193c      	adds	r4, r7, r4
 80003fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000400:	d267      	bcs.n	80004d2 <__udivmoddi4+0x29a>
 8000402:	45a4      	cmp	ip, r4
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0x29a>
 8000406:	3b02      	subs	r3, #2
 8000408:	443c      	add	r4, r7
 800040a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040e:	fba0 9302 	umull	r9, r3, r0, r2
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	429c      	cmp	r4, r3
 8000418:	46ce      	mov	lr, r9
 800041a:	469c      	mov	ip, r3
 800041c:	d351      	bcc.n	80004c2 <__udivmoddi4+0x28a>
 800041e:	d04e      	beq.n	80004be <__udivmoddi4+0x286>
 8000420:	b155      	cbz	r5, 8000438 <__udivmoddi4+0x200>
 8000422:	ebb8 030e 	subs.w	r3, r8, lr
 8000426:	eb64 040c 	sbc.w	r4, r4, ip
 800042a:	fa04 f606 	lsl.w	r6, r4, r6
 800042e:	40cb      	lsrs	r3, r1
 8000430:	431e      	orrs	r6, r3
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c5 6400 	strd	r6, r4, [r5]
 8000438:	2100      	movs	r1, #0
 800043a:	e750      	b.n	80002de <__udivmoddi4+0xa6>
 800043c:	f1c2 0320 	rsb	r3, r2, #32
 8000440:	fa20 f103 	lsr.w	r1, r0, r3
 8000444:	fa0c fc02 	lsl.w	ip, ip, r2
 8000448:	fa24 f303 	lsr.w	r3, r4, r3
 800044c:	4094      	lsls	r4, r2
 800044e:	430c      	orrs	r4, r1
 8000450:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000454:	fa00 fe02 	lsl.w	lr, r0, r2
 8000458:	fa1f f78c 	uxth.w	r7, ip
 800045c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000460:	fb08 3110 	mls	r1, r8, r0, r3
 8000464:	0c23      	lsrs	r3, r4, #16
 8000466:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046a:	fb00 f107 	mul.w	r1, r0, r7
 800046e:	4299      	cmp	r1, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x24c>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 36ff 	add.w	r6, r0, #4294967295
 800047a:	d22c      	bcs.n	80004d6 <__udivmoddi4+0x29e>
 800047c:	4299      	cmp	r1, r3
 800047e:	d92a      	bls.n	80004d6 <__udivmoddi4+0x29e>
 8000480:	3802      	subs	r0, #2
 8000482:	4463      	add	r3, ip
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f1f8 	udiv	r1, r3, r8
 800048c:	fb08 3311 	mls	r3, r8, r1, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb01 f307 	mul.w	r3, r1, r7
 8000498:	42a3      	cmp	r3, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x276>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a4:	d213      	bcs.n	80004ce <__udivmoddi4+0x296>
 80004a6:	42a3      	cmp	r3, r4
 80004a8:	d911      	bls.n	80004ce <__udivmoddi4+0x296>
 80004aa:	3902      	subs	r1, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	1ae4      	subs	r4, r4, r3
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e739      	b.n	800032a <__udivmoddi4+0xf2>
 80004b6:	4604      	mov	r4, r0
 80004b8:	e6f0      	b.n	800029c <__udivmoddi4+0x64>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e706      	b.n	80002cc <__udivmoddi4+0x94>
 80004be:	45c8      	cmp	r8, r9
 80004c0:	d2ae      	bcs.n	8000420 <__udivmoddi4+0x1e8>
 80004c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7a8      	b.n	8000420 <__udivmoddi4+0x1e8>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e7ed      	b.n	80004ae <__udivmoddi4+0x276>
 80004d2:	4603      	mov	r3, r0
 80004d4:	e799      	b.n	800040a <__udivmoddi4+0x1d2>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e7d4      	b.n	8000484 <__udivmoddi4+0x24c>
 80004da:	46d6      	mov	lr, sl
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1a6>
 80004de:	4463      	add	r3, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e74d      	b.n	8000380 <__udivmoddi4+0x148>
 80004e4:	4606      	mov	r6, r0
 80004e6:	4623      	mov	r3, r4
 80004e8:	4608      	mov	r0, r1
 80004ea:	e70f      	b.n	800030c <__udivmoddi4+0xd4>
 80004ec:	3e02      	subs	r6, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	e730      	b.n	8000354 <__udivmoddi4+0x11c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <HAL_SD_AbortCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_AbortCallback (SD_HandleTypeDef *hsd)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_AbortCallback();
 8000500:	f000 f818 	bl	8000534 <BSP_SD_SDMMC_AbortCallback>
}
 8000504:	bf00      	nop
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}

0800050c <HAL_SD_TxCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_TxCpltCallback (SD_HandleTypeDef *hsd)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_WriteCpltCallback();
 8000514:	f000 f815 	bl	8000542 <BSP_SD_SDMMC_WriteCpltCallback>
}
 8000518:	bf00      	nop
 800051a:	3708      	adds	r7, #8
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <HAL_SD_RxCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_RxCpltCallback (SD_HandleTypeDef *hsd)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_ReadCpltCallback();
 8000528:	f000 f812 	bl	8000550 <BSP_SD_SDMMC_ReadCpltCallback>
}
 800052c:	bf00      	nop
 800052e:	3708      	adds	r7, #8
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}

08000534 <BSP_SD_SDMMC_AbortCallback>:
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void
BSP_SD_SDMMC_AbortCallback (void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr

08000542 <BSP_SD_SDMMC_WriteCpltCallback>:
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void
BSP_SD_SDMMC_WriteCpltCallback (void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <BSP_SD_SDMMC_ReadCpltCallback>:
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void
BSP_SD_SDMMC_ReadCpltCallback (void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
	...

08000560 <BSP_SD_SPI_Init>:
static BYTE    SD_SendCmd(BYTE cmd, uint32_t arg, uint32_t timeout);

/* Public function ----------------------------------------------------------*/
uint8_t
BSP_SD_SPI_Init (void)
{
 8000560:	b590      	push	{r4, r7, lr}
 8000562:	b089      	sub	sp, #36	@ 0x24
 8000564:	af00      	add	r7, sp, #0
  uint8_t n, type, ocr[4];

  /* power on */
  SD_PowerOn();
 8000566:	f000 fab9 	bl	8000adc <SD_PowerOn>

  /* slave select */
  SELECT();
 800056a:	f000 fa17 	bl	800099c <SELECT>

  /* check disk type */
  type = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	77bb      	strb	r3, [r7, #30]

  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0, 1000) == 1)
 8000572:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000576:	2100      	movs	r1, #0
 8000578:	2000      	movs	r0, #0
 800057a:	f000 fb87 	bl	8000c8c <SD_SendCmd>
 800057e:	4603      	mov	r3, r0
 8000580:	2b01      	cmp	r3, #1
 8000582:	f040 80bf 	bne.w	8000704 <BSP_SD_SPI_Init+0x1a4>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8000586:	4b92      	ldr	r3, [pc, #584]	@ (80007d0 <BSP_SD_SPI_Init+0x270>)
 8000588:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800058c:	801a      	strh	r2, [r3, #0]

    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA, 1000) == 1)
 800058e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000592:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8000596:	2008      	movs	r0, #8
 8000598:	f000 fb78 	bl	8000c8c <SD_SendCmd>
 800059c:	4603      	mov	r3, r0
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d163      	bne.n	800066a <BSP_SD_SPI_Init+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 80005a2:	2300      	movs	r3, #0
 80005a4:	77fb      	strb	r3, [r7, #31]
 80005a6:	e00e      	b.n	80005c6 <BSP_SD_SPI_Init+0x66>
      {
        ocr[n] = SPI_RxByte(1000);
 80005a8:	7ffc      	ldrb	r4, [r7, #31]
 80005aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005ae:	f000 fa47 	bl	8000a40 <SPI_RxByte>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	f104 0320 	add.w	r3, r4, #32
 80005ba:	443b      	add	r3, r7
 80005bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
      for (n = 0; n < 4; n++)
 80005c0:	7ffb      	ldrb	r3, [r7, #31]
 80005c2:	3301      	adds	r3, #1
 80005c4:	77fb      	strb	r3, [r7, #31]
 80005c6:	7ffb      	ldrb	r3, [r7, #31]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	d9ed      	bls.n	80005a8 <BSP_SD_SPI_Init+0x48>
      }

      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80005cc:	7dbb      	ldrb	r3, [r7, #22]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	f040 8098 	bne.w	8000704 <BSP_SD_SPI_Init+0x1a4>
 80005d4:	7dfb      	ldrb	r3, [r7, #23]
 80005d6:	2baa      	cmp	r3, #170	@ 0xaa
 80005d8:	f040 8094 	bne.w	8000704 <BSP_SD_SPI_Init+0x1a4>
      {
        /* ACMD41 with HCS bit */
        do
        {
          if (SD_SendCmd(CMD55, 0, 1000) <= 1
 80005dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005e0:	2100      	movs	r1, #0
 80005e2:	2037      	movs	r0, #55	@ 0x37
 80005e4:	f000 fb52 	bl	8000c8c <SD_SendCmd>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d809      	bhi.n	8000602 <BSP_SD_SPI_Init+0xa2>
              && SD_SendCmd(ACMD41, 1UL << 30, 1000) == 0)
 80005ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80005f2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80005f6:	20a9      	movs	r0, #169	@ 0xa9
 80005f8:	f000 fb48 	bl	8000c8c <SD_SendCmd>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d005      	beq.n	800060e <BSP_SD_SPI_Init+0xae>
          {
            break;
          }
        } while (Timer1);
 8000602:	4b73      	ldr	r3, [pc, #460]	@ (80007d0 <BSP_SD_SPI_Init+0x270>)
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	b29b      	uxth	r3, r3
 8000608:	2b00      	cmp	r3, #0
 800060a:	d1e7      	bne.n	80005dc <BSP_SD_SPI_Init+0x7c>
 800060c:	e000      	b.n	8000610 <BSP_SD_SPI_Init+0xb0>
            break;
 800060e:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0, 1000) == 0)
 8000610:	4b6f      	ldr	r3, [pc, #444]	@ (80007d0 <BSP_SD_SPI_Init+0x270>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	b29b      	uxth	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d074      	beq.n	8000704 <BSP_SD_SPI_Init+0x1a4>
 800061a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800061e:	2100      	movs	r1, #0
 8000620:	203a      	movs	r0, #58	@ 0x3a
 8000622:	f000 fb33 	bl	8000c8c <SD_SendCmd>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d16b      	bne.n	8000704 <BSP_SD_SPI_Init+0x1a4>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800062c:	2300      	movs	r3, #0
 800062e:	77fb      	strb	r3, [r7, #31]
 8000630:	e00e      	b.n	8000650 <BSP_SD_SPI_Init+0xf0>
          {
            ocr[n] = SPI_RxByte(1000);
 8000632:	7ffc      	ldrb	r4, [r7, #31]
 8000634:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000638:	f000 fa02 	bl	8000a40 <SPI_RxByte>
 800063c:	4603      	mov	r3, r0
 800063e:	461a      	mov	r2, r3
 8000640:	f104 0320 	add.w	r3, r4, #32
 8000644:	443b      	add	r3, r7
 8000646:	f803 2c0c 	strb.w	r2, [r3, #-12]
          for (n = 0; n < 4; n++)
 800064a:	7ffb      	ldrb	r3, [r7, #31]
 800064c:	3301      	adds	r3, #1
 800064e:	77fb      	strb	r3, [r7, #31]
 8000650:	7ffb      	ldrb	r3, [r7, #31]
 8000652:	2b03      	cmp	r3, #3
 8000654:	d9ed      	bls.n	8000632 <BSP_SD_SPI_Init+0xd2>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000656:	7d3b      	ldrb	r3, [r7, #20]
 8000658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <BSP_SD_SPI_Init+0x104>
 8000660:	230c      	movs	r3, #12
 8000662:	e000      	b.n	8000666 <BSP_SD_SPI_Init+0x106>
 8000664:	2304      	movs	r3, #4
 8000666:	77bb      	strb	r3, [r7, #30]
 8000668:	e04c      	b.n	8000704 <BSP_SD_SPI_Init+0x1a4>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0, 1000) <= 1
 800066a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800066e:	2100      	movs	r1, #0
 8000670:	2037      	movs	r0, #55	@ 0x37
 8000672:	f000 fb0b 	bl	8000c8c <SD_SendCmd>
 8000676:	4603      	mov	r3, r0
 8000678:	2b01      	cmp	r3, #1
 800067a:	d80a      	bhi.n	8000692 <BSP_SD_SPI_Init+0x132>
              && SD_SendCmd(ACMD41, 0, 1000) <= 1)
 800067c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000680:	2100      	movs	r1, #0
 8000682:	20a9      	movs	r0, #169	@ 0xa9
 8000684:	f000 fb02 	bl	8000c8c <SD_SendCmd>
 8000688:	4603      	mov	r3, r0
 800068a:	2b01      	cmp	r3, #1
 800068c:	d801      	bhi.n	8000692 <BSP_SD_SPI_Init+0x132>
      type = (SD_SendCmd(CMD55, 0, 1000) <= 1
 800068e:	2302      	movs	r3, #2
 8000690:	e000      	b.n	8000694 <BSP_SD_SPI_Init+0x134>
 8000692:	2301      	movs	r3, #1
 8000694:	77bb      	strb	r3, [r7, #30]
                 ? CT_SD1
                 : CT_MMC;

      do
      {
        if (type == CT_SD1)
 8000696:	7fbb      	ldrb	r3, [r7, #30]
 8000698:	2b02      	cmp	r3, #2
 800069a:	d112      	bne.n	80006c2 <BSP_SD_SPI_Init+0x162>
        {
          if (SD_SendCmd(CMD55, 0, 1000) <= 1
 800069c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006a0:	2100      	movs	r1, #0
 80006a2:	2037      	movs	r0, #55	@ 0x37
 80006a4:	f000 faf2 	bl	8000c8c <SD_SendCmd>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d812      	bhi.n	80006d4 <BSP_SD_SPI_Init+0x174>
              && SD_SendCmd(ACMD41, 0, 1000) == 0)
 80006ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006b2:	2100      	movs	r1, #0
 80006b4:	20a9      	movs	r0, #169	@ 0xa9
 80006b6:	f000 fae9 	bl	8000c8c <SD_SendCmd>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d109      	bne.n	80006d4 <BSP_SD_SPI_Init+0x174>
          {
            break; /* ACMD41 */
 80006c0:	e00f      	b.n	80006e2 <BSP_SD_SPI_Init+0x182>
          }
        }
        else
        {
          if (SD_SendCmd(CMD1, 0, 1000) == 0)
 80006c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006c6:	2100      	movs	r1, #0
 80006c8:	2001      	movs	r0, #1
 80006ca:	f000 fadf 	bl	8000c8c <SD_SendCmd>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d005      	beq.n	80006e0 <BSP_SD_SPI_Init+0x180>
          {
            break; /* CMD1 */
          }
        }

      } while (Timer1);
 80006d4:	4b3e      	ldr	r3, [pc, #248]	@ (80007d0 <BSP_SD_SPI_Init+0x270>)
 80006d6:	881b      	ldrh	r3, [r3, #0]
 80006d8:	b29b      	uxth	r3, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d1db      	bne.n	8000696 <BSP_SD_SPI_Init+0x136>
 80006de:	e000      	b.n	80006e2 <BSP_SD_SPI_Init+0x182>
            break; /* CMD1 */
 80006e0:	bf00      	nop

      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512, 1000) != 0)
 80006e2:	4b3b      	ldr	r3, [pc, #236]	@ (80007d0 <BSP_SD_SPI_Init+0x270>)
 80006e4:	881b      	ldrh	r3, [r3, #0]
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d009      	beq.n	8000700 <BSP_SD_SPI_Init+0x1a0>
 80006ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80006f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006f4:	2010      	movs	r0, #16
 80006f6:	f000 fac9 	bl	8000c8c <SD_SendCmd>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <BSP_SD_SPI_Init+0x1a4>
      {
        type = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  cardInfo.CardType = type;
 8000704:	7fbb      	ldrb	r3, [r7, #30]
 8000706:	4a33      	ldr	r2, [pc, #204]	@ (80007d4 <BSP_SD_SPI_Init+0x274>)
 8000708:	6013      	str	r3, [r2, #0]

  /* Idle */
  DESELECT();
 800070a:	f000 f955 	bl	80009b8 <DESELECT>
  SPI_RxByte(1000);
 800070e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000712:	f000 f995 	bl	8000a40 <SPI_RxByte>

  /* Clear STA_NOINIT */
  if (type)
 8000716:	7fbb      	ldrb	r3, [r7, #30]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d051      	beq.n	80007c0 <BSP_SD_SPI_Init+0x260>
  {
    // Get information
	  uint8_t n, csd[16];
	  uint32_t csize;
	if ((SD_SendCmd(CMD9, 0, 1000) == 0) && SD_RxDataBlock((uint32_t *)csd, 16, 1000))
 800071c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000720:	2100      	movs	r1, #0
 8000722:	2009      	movs	r0, #9
 8000724:	f000 fab2 	bl	8000c8c <SD_SendCmd>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d146      	bne.n	80007bc <BSP_SD_SPI_Init+0x25c>
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000734:	2110      	movs	r1, #16
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fa26 	bl	8000b88 <SD_RxDataBlock>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d03c      	beq.n	80007bc <BSP_SD_SPI_Init+0x25c>
	{
		if ((csd[0] >> 6) == 1)
 8000742:	793b      	ldrb	r3, [r7, #4]
 8000744:	099b      	lsrs	r3, r3, #6
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2b01      	cmp	r3, #1
 800074a:	d10b      	bne.n	8000764 <BSP_SD_SPI_Init+0x204>
		{
			/* SDC V2 */
			csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800074c:	7b7b      	ldrb	r3, [r7, #13]
 800074e:	461a      	mov	r2, r3
 8000750:	7b3b      	ldrb	r3, [r7, #12]
 8000752:	021b      	lsls	r3, r3, #8
 8000754:	4413      	add	r3, r2
 8000756:	3301      	adds	r3, #1
 8000758:	61bb      	str	r3, [r7, #24]
			cardInfo.LogBlockNbr = csize << 10;
 800075a:	69bb      	ldr	r3, [r7, #24]
 800075c:	029b      	lsls	r3, r3, #10
 800075e:	4a1d      	ldr	r2, [pc, #116]	@ (80007d4 <BSP_SD_SPI_Init+0x274>)
 8000760:	6053      	str	r3, [r2, #4]
 8000762:	e027      	b.n	80007b4 <BSP_SD_SPI_Init+0x254>
		}
		else
		{
			/* MMC or SDC V1 */
			n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000764:	7a7b      	ldrb	r3, [r7, #9]
 8000766:	f003 030f 	and.w	r3, r3, #15
 800076a:	b2da      	uxtb	r2, r3
 800076c:	7bbb      	ldrb	r3, [r7, #14]
 800076e:	09db      	lsrs	r3, r3, #7
 8000770:	b2db      	uxtb	r3, r3
 8000772:	4413      	add	r3, r2
 8000774:	b2da      	uxtb	r2, r3
 8000776:	7b7b      	ldrb	r3, [r7, #13]
 8000778:	005b      	lsls	r3, r3, #1
 800077a:	b2db      	uxtb	r3, r3
 800077c:	f003 0306 	and.w	r3, r3, #6
 8000780:	b2db      	uxtb	r3, r3
 8000782:	4413      	add	r3, r2
 8000784:	b2db      	uxtb	r3, r3
 8000786:	3302      	adds	r3, #2
 8000788:	777b      	strb	r3, [r7, #29]
			csize = (csd[8] >> 6) + (csd[7] << 2) + ((csd[6] & 3) << 10) + 1;
 800078a:	7b3b      	ldrb	r3, [r7, #12]
 800078c:	099b      	lsrs	r3, r3, #6
 800078e:	b2db      	uxtb	r3, r3
 8000790:	461a      	mov	r2, r3
 8000792:	7afb      	ldrb	r3, [r7, #11]
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	441a      	add	r2, r3
 8000798:	7abb      	ldrb	r3, [r7, #10]
 800079a:	029b      	lsls	r3, r3, #10
 800079c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80007a0:	4413      	add	r3, r2
 80007a2:	3301      	adds	r3, #1
 80007a4:	61bb      	str	r3, [r7, #24]
			cardInfo.LogBlockNbr = csize << (n - 9);
 80007a6:	7f7b      	ldrb	r3, [r7, #29]
 80007a8:	3b09      	subs	r3, #9
 80007aa:	69ba      	ldr	r2, [r7, #24]
 80007ac:	fa02 f303 	lsl.w	r3, r2, r3
 80007b0:	4a08      	ldr	r2, [pc, #32]	@ (80007d4 <BSP_SD_SPI_Init+0x274>)
 80007b2:	6053      	str	r3, [r2, #4]
		}
		cardInfo.LogBlockSize = 512;
 80007b4:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <BSP_SD_SPI_Init+0x274>)
 80007b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ba:	609a      	str	r2, [r3, #8]
	}
    return MSD_OK;
 80007bc:	2300      	movs	r3, #0
 80007be:	e002      	b.n	80007c6 <BSP_SD_SPI_Init+0x266>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80007c0:	f000 f9d6 	bl	8000b70 <SD_PowerOff>
    return MSD_ERROR;
 80007c4:	2301      	movs	r3, #1
  }
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3724      	adds	r7, #36	@ 0x24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd90      	pop	{r4, r7, pc}
 80007ce:	bf00      	nop
 80007d0:	2000003c 	.word	0x2000003c
 80007d4:	20000030 	.word	0x20000030

080007d8 <BSP_SD_SPI_ReadBlocks>:
uint8_t
BSP_SD_SPI_ReadBlocks (uint32_t *pData,
                       uint32_t  ReadAddr,
                       uint32_t  NumOfBlocks,
                       uint32_t  Timeout)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
 80007e4:	603b      	str	r3, [r7, #0]
  SELECT();
 80007e6:	f000 f8d9 	bl	800099c <SELECT>

  if (NumOfBlocks == 1)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d113      	bne.n	8000818 <BSP_SD_SPI_ReadBlocks+0x40>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, ReadAddr, Timeout) == 0)
 80007f0:	683a      	ldr	r2, [r7, #0]
 80007f2:	68b9      	ldr	r1, [r7, #8]
 80007f4:	2011      	movs	r0, #17
 80007f6:	f000 fa49 	bl	8000c8c <SD_SendCmd>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d130      	bne.n	8000862 <BSP_SD_SPI_ReadBlocks+0x8a>
        && SD_RxDataBlock(pData, 512, Timeout))
 8000800:	683a      	ldr	r2, [r7, #0]
 8000802:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000806:	68f8      	ldr	r0, [r7, #12]
 8000808:	f000 f9be 	bl	8000b88 <SD_RxDataBlock>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d027      	beq.n	8000862 <BSP_SD_SPI_ReadBlocks+0x8a>
    {
      NumOfBlocks = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	e024      	b.n	8000862 <BSP_SD_SPI_ReadBlocks+0x8a>
    }
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, ReadAddr, Timeout) == 0)
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	68b9      	ldr	r1, [r7, #8]
 800081c:	2012      	movs	r0, #18
 800081e:	f000 fa35 	bl	8000c8c <SD_SendCmd>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d11c      	bne.n	8000862 <BSP_SD_SPI_ReadBlocks+0x8a>
    {
      do
      {
        if (!SD_RxDataBlock(pData, 512, Timeout))
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800082e:	68f8      	ldr	r0, [r7, #12]
 8000830:	f000 f9aa 	bl	8000b88 <SD_RxDataBlock>
 8000834:	4603      	mov	r3, r0
 8000836:	f083 0301 	eor.w	r3, r3, #1
 800083a:	b2db      	uxtb	r3, r3
 800083c:	2b00      	cmp	r3, #0
 800083e:	d10a      	bne.n	8000856 <BSP_SD_SPI_ReadBlocks+0x7e>
        {
          break;
        }
        pData += 512;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000846:	60fb      	str	r3, [r7, #12]
      } while (--NumOfBlocks);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1e9      	bne.n	8000828 <BSP_SD_SPI_ReadBlocks+0x50>
 8000854:	e000      	b.n	8000858 <BSP_SD_SPI_ReadBlocks+0x80>
          break;
 8000856:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0, Timeout);
 8000858:	683a      	ldr	r2, [r7, #0]
 800085a:	2100      	movs	r1, #0
 800085c:	200c      	movs	r0, #12
 800085e:	f000 fa15 	bl	8000c8c <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8000862:	f000 f8a9 	bl	80009b8 <DESELECT>
  SPI_RxByte(Timeout);
 8000866:	6838      	ldr	r0, [r7, #0]
 8000868:	f000 f8ea 	bl	8000a40 <SPI_RxByte>

  return NumOfBlocks ? MSD_ERROR : MSD_OK;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b00      	cmp	r3, #0
 8000870:	bf14      	ite	ne
 8000872:	2301      	movne	r3, #1
 8000874:	2300      	moveq	r3, #0
 8000876:	b2db      	uxtb	r3, r3
}
 8000878:	4618      	mov	r0, r3
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <BSP_SD_SPI_WriteBlocks>:
uint8_t
BSP_SD_SPI_WriteBlocks (uint32_t *pData,
                        uint32_t  WriteAddr,
                        uint32_t  NumOfBlocks,
                        uint32_t  Timeout)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
 800088c:	603b      	str	r3, [r7, #0]
  /* Convert to byte address if not SD2 card */
  if (!(cardInfo.CardType & CT_SD2))
 800088e:	4b36      	ldr	r3, [pc, #216]	@ (8000968 <BSP_SD_SPI_WriteBlocks+0xe8>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <BSP_SD_SPI_WriteBlocks+0x20>
  {
    WriteAddr *= 512;
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	025b      	lsls	r3, r3, #9
 800089e:	60bb      	str	r3, [r7, #8]
  }

  SELECT();
 80008a0:	f000 f87c 	bl	800099c <SELECT>

  if (NumOfBlocks == 1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d112      	bne.n	80008d0 <BSP_SD_SPI_WriteBlocks+0x50>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, WriteAddr, Timeout) == 0)
 80008aa:	683a      	ldr	r2, [r7, #0]
 80008ac:	68b9      	ldr	r1, [r7, #8]
 80008ae:	2018      	movs	r0, #24
 80008b0:	f000 f9ec 	bl	8000c8c <SD_SendCmd>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d146      	bne.n	8000948 <BSP_SD_SPI_WriteBlocks+0xc8>
        && SD_TxDataBlock((uint8_t *)pData, 0xFE, Timeout))
 80008ba:	683a      	ldr	r2, [r7, #0]
 80008bc:	21fe      	movs	r1, #254	@ 0xfe
 80008be:	68f8      	ldr	r0, [r7, #12]
 80008c0:	f000 f99a 	bl	8000bf8 <SD_TxDataBlock>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d03e      	beq.n	8000948 <BSP_SD_SPI_WriteBlocks+0xc8>
    {
      NumOfBlocks = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	e03b      	b.n	8000948 <BSP_SD_SPI_WriteBlocks+0xc8>
    }
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (cardInfo.CardType & CT_SD1)
 80008d0:	4b25      	ldr	r3, [pc, #148]	@ (8000968 <BSP_SD_SPI_WriteBlocks+0xe8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f003 0302 	and.w	r3, r3, #2
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d009      	beq.n	80008f0 <BSP_SD_SPI_WriteBlocks+0x70>
    {
      SD_SendCmd(CMD55, 0, Timeout);
 80008dc:	683a      	ldr	r2, [r7, #0]
 80008de:	2100      	movs	r1, #0
 80008e0:	2037      	movs	r0, #55	@ 0x37
 80008e2:	f000 f9d3 	bl	8000c8c <SD_SendCmd>
      SD_SendCmd(CMD23, NumOfBlocks, Timeout); /* ACMD23 */
 80008e6:	683a      	ldr	r2, [r7, #0]
 80008e8:	6879      	ldr	r1, [r7, #4]
 80008ea:	2017      	movs	r0, #23
 80008ec:	f000 f9ce 	bl	8000c8c <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, WriteAddr, Timeout) == 0)
 80008f0:	683a      	ldr	r2, [r7, #0]
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	2019      	movs	r0, #25
 80008f6:	f000 f9c9 	bl	8000c8c <SD_SendCmd>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d123      	bne.n	8000948 <BSP_SD_SPI_WriteBlocks+0xc8>
    {
      do
      {
        if (!SD_TxDataBlock((uint8_t *)pData, 0xFC, Timeout))
 8000900:	683a      	ldr	r2, [r7, #0]
 8000902:	21fc      	movs	r1, #252	@ 0xfc
 8000904:	68f8      	ldr	r0, [r7, #12]
 8000906:	f000 f977 	bl	8000bf8 <SD_TxDataBlock>
 800090a:	4603      	mov	r3, r0
 800090c:	f083 0301 	eor.w	r3, r3, #1
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d10a      	bne.n	800092c <BSP_SD_SPI_WriteBlocks+0xac>
        {
          break;
        }
        pData += 512;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800091c:	60fb      	str	r3, [r7, #12]
      } while (--NumOfBlocks);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3b01      	subs	r3, #1
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d1ea      	bne.n	8000900 <BSP_SD_SPI_WriteBlocks+0x80>
 800092a:	e000      	b.n	800092e <BSP_SD_SPI_WriteBlocks+0xae>
          break;
 800092c:	bf00      	nop

      /* STOP_TRAN token */
      if (!SD_TxDataBlock(0, 0xFD, Timeout))
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	21fd      	movs	r1, #253	@ 0xfd
 8000932:	2000      	movs	r0, #0
 8000934:	f000 f960 	bl	8000bf8 <SD_TxDataBlock>
 8000938:	4603      	mov	r3, r0
 800093a:	f083 0301 	eor.w	r3, r3, #1
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <BSP_SD_SPI_WriteBlocks+0xc8>
      {
        NumOfBlocks = 1;
 8000944:	2301      	movs	r3, #1
 8000946:	607b      	str	r3, [r7, #4]
      }
    }
  }

  /* Idle */
  DESELECT();
 8000948:	f000 f836 	bl	80009b8 <DESELECT>
  SPI_RxByte(Timeout);
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	f000 f877 	bl	8000a40 <SPI_RxByte>

  return NumOfBlocks ? MSD_ERROR : MSD_OK;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2b00      	cmp	r3, #0
 8000956:	bf14      	ite	ne
 8000958:	2301      	movne	r3, #1
 800095a:	2300      	moveq	r3, #0
 800095c:	b2db      	uxtb	r3, r3
}
 800095e:	4618      	mov	r0, r3
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000030 	.word	0x20000030

0800096c <BSP_SD_SPI_GetCardInfo>:
 * @param CardInfo Pointer to a `BSP_SD_SPI_CardInfo` structure to be filled
 *                 with the card information.
 */
void
BSP_SD_SPI_GetCardInfo (BSP_SD_SPI_CardInfo *CardInfo)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  CardInfo->CardType     = cardInfo.CardType;
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <BSP_SD_SPI_GetCardInfo+0x2c>)
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	601a      	str	r2, [r3, #0]
  CardInfo->LogBlockNbr  = cardInfo.LogBlockNbr;
 800097c:	4b06      	ldr	r3, [pc, #24]	@ (8000998 <BSP_SD_SPI_GetCardInfo+0x2c>)
 800097e:	685a      	ldr	r2, [r3, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	605a      	str	r2, [r3, #4]
  CardInfo->LogBlockSize = cardInfo.LogBlockSize;
 8000984:	4b04      	ldr	r3, [pc, #16]	@ (8000998 <BSP_SD_SPI_GetCardInfo+0x2c>)
 8000986:	689a      	ldr	r2, [r3, #8]
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	609a      	str	r2, [r3, #8]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	20000030 	.word	0x20000030

0800099c <SELECT>:
/* Private function ---------------------------------------------------------*/

/* slave select */
static void
SELECT (void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2101      	movs	r1, #1
 80009a4:	4803      	ldr	r0, [pc, #12]	@ (80009b4 <SELECT+0x18>)
 80009a6:	f001 fcab 	bl	8002300 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80009aa:	2001      	movs	r0, #1
 80009ac:	f000 fe42 	bl	8001634 <HAL_Delay>
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40022000 	.word	0x40022000

080009b8 <DESELECT>:

/* slave deselect */
static void
DESELECT (void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	2101      	movs	r1, #1
 80009c0:	4803      	ldr	r0, [pc, #12]	@ (80009d0 <DESELECT+0x18>)
 80009c2:	f001 fc9d 	bl	8002300 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80009c6:	2001      	movs	r0, #1
 80009c8:	f000 fe34 	bl	8001634 <HAL_Delay>
}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40022000 	.word	0x40022000

080009d4 <SPI_TxByte>:

/* SPI transmit a byte */
static void
SPI_TxByte (uint8_t data, uint32_t timeout)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	6039      	str	r1, [r7, #0]
 80009de:	71fb      	strb	r3, [r7, #7]
  while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 80009e0:	bf00      	nop
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <SPI_TxByte+0x30>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	f003 0302 	and.w	r3, r3, #2
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d1f8      	bne.n	80009e2 <SPI_TxByte+0xe>
    ;
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, timeout);
 80009f0:	1df9      	adds	r1, r7, #7
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	2201      	movs	r2, #1
 80009f6:	4803      	ldr	r0, [pc, #12]	@ (8000a04 <SPI_TxByte+0x30>)
 80009f8:	f003 fc71 	bl	80042de <HAL_SPI_Transmit>
}
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000188 	.word	0x20000188

08000a08 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void
SPI_TxBuffer (uint8_t *buffer, uint16_t len, uint32_t timeout)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	460b      	mov	r3, r1
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	817b      	strh	r3, [r7, #10]
  while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 8000a16:	bf00      	nop
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <SPI_TxBuffer+0x34>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	f003 0302 	and.w	r3, r3, #2
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	d1f8      	bne.n	8000a18 <SPI_TxBuffer+0x10>
    ;
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, timeout);
 8000a26:	897a      	ldrh	r2, [r7, #10]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	68f9      	ldr	r1, [r7, #12]
 8000a2c:	4803      	ldr	r0, [pc, #12]	@ (8000a3c <SPI_TxBuffer+0x34>)
 8000a2e:	f003 fc56 	bl	80042de <HAL_SPI_Transmit>
}
 8000a32:	bf00      	nop
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000188 	.word	0x20000188

08000a40 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t
SPI_RxByte (uint32_t timeout)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af02      	add	r7, sp, #8
 8000a46:	6078      	str	r0, [r7, #4]
  uint8_t dummy, data;
  dummy = 0xFF;
 8000a48:	23ff      	movs	r3, #255	@ 0xff
 8000a4a:	73fb      	strb	r3, [r7, #15]

  while (!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE))
 8000a4c:	bf00      	nop
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <SPI_RxByte+0x3c>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	689b      	ldr	r3, [r3, #8]
 8000a54:	f003 0302 	and.w	r3, r3, #2
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d1f8      	bne.n	8000a4e <SPI_RxByte+0xe>
    ;
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, timeout);
 8000a5c:	f107 020e 	add.w	r2, r7, #14
 8000a60:	f107 010f 	add.w	r1, r7, #15
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	9300      	str	r3, [sp, #0]
 8000a68:	2301      	movs	r3, #1
 8000a6a:	4804      	ldr	r0, [pc, #16]	@ (8000a7c <SPI_RxByte+0x3c>)
 8000a6c:	f003 fdac 	bl	80045c8 <HAL_SPI_TransmitReceive>

  return data;
 8000a70:	7bbb      	ldrb	r3, [r7, #14]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000188 	.word	0x20000188

08000a80 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void
SPI_RxBytePtr (uint8_t *buff, uint32_t timeout)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
  *buff = SPI_RxByte(timeout);
 8000a8a:	6838      	ldr	r0, [r7, #0]
 8000a8c:	f7ff ffd8 	bl	8000a40 <SPI_RxByte>
 8000a90:	4603      	mov	r3, r0
 8000a92:	461a      	mov	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	701a      	strb	r2, [r3, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <SD_ReadyWait>:
 **************************************/

/* wait SD ready */
static uint8_t
SD_ReadyWait (void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
  uint8_t res;

  /* timeout 500ms */
  Timer2 = 500;
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <SD_ReadyWait+0x38>)
 8000aa8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000aac:	801a      	strh	r2, [r3, #0]

  /* if SD goes ready, receives 0xFF */
  do
  {
    res = SPI_RxByte(Timer2);
 8000aae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <SD_ReadyWait+0x38>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ffc3 	bl	8000a40 <SPI_RxByte>
 8000aba:	4603      	mov	r3, r0
 8000abc:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	2bff      	cmp	r3, #255	@ 0xff
 8000ac2:	d004      	beq.n	8000ace <SD_ReadyWait+0x2e>
 8000ac4:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <SD_ReadyWait+0x38>)
 8000ac6:	881b      	ldrh	r3, [r3, #0]
 8000ac8:	b29b      	uxth	r3, r3
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d1ef      	bne.n	8000aae <SD_ReadyWait+0xe>

  return res;
 8000ace:	79fb      	ldrb	r3, [r7, #7]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	2000003e 	.word	0x2000003e

08000adc <SD_PowerOn>:

/* power on */
static void
SD_PowerOn (void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
  uint8_t  args[6];
  uint32_t cnt = 0x1FFF;
 8000ae2:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000ae6:	60fb      	str	r3, [r7, #12]

  /* transmit bytes to wake up */
  DESELECT();
 8000ae8:	f7ff ff66 	bl	80009b8 <DESELECT>
  for (int i = 0; i < 10; i++)
 8000aec:	2300      	movs	r3, #0
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	e007      	b.n	8000b02 <SD_PowerOn+0x26>
  {
    SPI_TxByte(0xFF, 1000);
 8000af2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000af6:	20ff      	movs	r0, #255	@ 0xff
 8000af8:	f7ff ff6c 	bl	80009d4 <SPI_TxByte>
  for (int i = 0; i < 10; i++)
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	3301      	adds	r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	2b09      	cmp	r3, #9
 8000b06:	ddf4      	ble.n	8000af2 <SD_PowerOn+0x16>
  }

  /* slave select */
  SELECT();
 8000b08:	f7ff ff48 	bl	800099c <SELECT>

  /* make idle state */
  args[0] = CMD0; /* CMD0:GO_IDLE_STATE */
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95; /* CRC */
 8000b20:	2395      	movs	r3, #149	@ 0x95
 8000b22:	717b      	strb	r3, [r7, #5]

  SPI_TxBuffer(args, sizeof(args), 1000);
 8000b24:	463b      	mov	r3, r7
 8000b26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b2a:	2106      	movs	r1, #6
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff ff6b 	bl	8000a08 <SPI_TxBuffer>

  /* wait response */
  while ((SPI_RxByte(1000) != 0x01) && cnt)
 8000b32:	e002      	b.n	8000b3a <SD_PowerOn+0x5e>
  {
    cnt--;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte(1000) != 0x01) && cnt)
 8000b3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b3e:	f7ff ff7f 	bl	8000a40 <SPI_RxByte>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d002      	beq.n	8000b4e <SD_PowerOn+0x72>
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d1f2      	bne.n	8000b34 <SD_PowerOn+0x58>
  }

  DESELECT();
 8000b4e:	f7ff ff33 	bl	80009b8 <DESELECT>
  SPI_TxByte(0XFF, 1000);
 8000b52:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b56:	20ff      	movs	r0, #255	@ 0xff
 8000b58:	f7ff ff3c 	bl	80009d4 <SPI_TxByte>

  PowerFlag = 1;
 8000b5c:	4b03      	ldr	r3, [pc, #12]	@ (8000b6c <SD_PowerOn+0x90>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000040 	.word	0x20000040

08000b70 <SD_PowerOff>:

/* power off */
static void
SD_PowerOff (void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000b74:	4b03      	ldr	r3, [pc, #12]	@ (8000b84 <SD_PowerOff+0x14>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	20000040 	.word	0x20000040

08000b88 <SD_RxDataBlock>:
}

/* receive data block */
static bool
SD_RxDataBlock (uint32_t *buff, uint32_t len, uint32_t timeout)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  uint8_t token;

  /* timeout 200ms */
  Timer1 = 200;
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <SD_RxDataBlock+0x6c>)
 8000b96:	22c8      	movs	r2, #200	@ 0xc8
 8000b98:	801a      	strh	r2, [r3, #0]

  /* loop until receive a response or timeout */
  do
  {
    token = SPI_RxByte(1000);
 8000b9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b9e:	f7ff ff4f 	bl	8000a40 <SPI_RxByte>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	75fb      	strb	r3, [r7, #23]
  } while ((token == 0xFF) && Timer1);
 8000ba6:	7dfb      	ldrb	r3, [r7, #23]
 8000ba8:	2bff      	cmp	r3, #255	@ 0xff
 8000baa:	d104      	bne.n	8000bb6 <SD_RxDataBlock+0x2e>
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <SD_RxDataBlock+0x6c>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f1      	bne.n	8000b9a <SD_RxDataBlock+0x12>

  /* invalid response */
  if (token != 0xFE)
 8000bb6:	7dfb      	ldrb	r3, [r7, #23]
 8000bb8:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bba:	d001      	beq.n	8000bc0 <SD_RxDataBlock+0x38>
  {
    return FALSE;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e015      	b.n	8000bec <SD_RxDataBlock+0x64>
  }

  /* receive data */
  do
  {
    SPI_RxBytePtr((uint8_t *)buff++, 1000);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	1d1a      	adds	r2, r3, #4
 8000bc4:	60fa      	str	r2, [r7, #12]
 8000bc6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff ff58 	bl	8000a80 <SPI_RxBytePtr>
  } while (len--);
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	1e5a      	subs	r2, r3, #1
 8000bd4:	60ba      	str	r2, [r7, #8]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1f2      	bne.n	8000bc0 <SD_RxDataBlock+0x38>

  /* discard CRC */
  SPI_RxByte(1000);
 8000bda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bde:	f7ff ff2f 	bl	8000a40 <SPI_RxByte>
  SPI_RxByte(1000);
 8000be2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000be6:	f7ff ff2b 	bl	8000a40 <SPI_RxByte>

  return TRUE;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	2000003c 	.word	0x2000003c

08000bf8 <SD_TxDataBlock>:

/* transmit data block */
static bool
SD_TxDataBlock (uint8_t *buff, BYTE token, uint32_t timeout)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	460b      	mov	r3, r1
 8000c02:	607a      	str	r2, [r7, #4]
 8000c04:	72fb      	strb	r3, [r7, #11]
  uint8_t resp;
  uint8_t i = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	75bb      	strb	r3, [r7, #22]

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF)
 8000c0a:	f7ff ff49 	bl	8000aa0 <SD_ReadyWait>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2bff      	cmp	r3, #255	@ 0xff
 8000c12:	d001      	beq.n	8000c18 <SD_TxDataBlock+0x20>
  {
    return FALSE;
 8000c14:	2300      	movs	r3, #0
 8000c16:	e035      	b.n	8000c84 <SD_TxDataBlock+0x8c>
  }

  /* transmit token */
  SPI_TxByte(token, timeout);
 8000c18:	7afb      	ldrb	r3, [r7, #11]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fed9 	bl	80009d4 <SPI_TxByte>

  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 8000c22:	7afb      	ldrb	r3, [r7, #11]
 8000c24:	2bfd      	cmp	r3, #253	@ 0xfd
 8000c26:	d025      	beq.n	8000c74 <SD_TxDataBlock+0x7c>
  {
    SPI_TxBuffer((uint8_t *)buff, 512, timeout);
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff feea 	bl	8000a08 <SPI_TxBuffer>

    /* discard CRC */
    SPI_RxByte(timeout);
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff ff03 	bl	8000a40 <SPI_RxByte>
    SPI_RxByte(timeout);
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ff00 	bl	8000a40 <SPI_RxByte>

    /* receive response */
    while (i <= 64)
 8000c40:	e00c      	b.n	8000c5c <SD_TxDataBlock+0x64>
    {
      resp = SPI_RxByte(timeout);
 8000c42:	6878      	ldr	r0, [r7, #4]
 8000c44:	f7ff fefc 	bl	8000a40 <SPI_RxByte>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	75fb      	strb	r3, [r7, #23]

      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05)
 8000c4c:	7dfb      	ldrb	r3, [r7, #23]
 8000c4e:	f003 031f 	and.w	r3, r3, #31
 8000c52:	2b05      	cmp	r3, #5
 8000c54:	d006      	beq.n	8000c64 <SD_TxDataBlock+0x6c>
      {
        break;
      }
      i++;
 8000c56:	7dbb      	ldrb	r3, [r7, #22]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	75bb      	strb	r3, [r7, #22]
    while (i <= 64)
 8000c5c:	7dbb      	ldrb	r3, [r7, #22]
 8000c5e:	2b40      	cmp	r3, #64	@ 0x40
 8000c60:	d9ef      	bls.n	8000c42 <SD_TxDataBlock+0x4a>
 8000c62:	e000      	b.n	8000c66 <SD_TxDataBlock+0x6e>
        break;
 8000c64:	bf00      	nop
    }

    /* recv buffer clear */
    while (SPI_RxByte(timeout) == 0)
 8000c66:	bf00      	nop
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff fee9 	bl	8000a40 <SPI_RxByte>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d0f9      	beq.n	8000c68 <SD_TxDataBlock+0x70>
      ;
  }

  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05)
 8000c74:	7dfb      	ldrb	r3, [r7, #23]
 8000c76:	f003 031f 	and.w	r3, r3, #31
 8000c7a:	2b05      	cmp	r3, #5
 8000c7c:	d101      	bne.n	8000c82 <SD_TxDataBlock+0x8a>
  {
    return TRUE;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e000      	b.n	8000c84 <SD_TxDataBlock+0x8c>
  }

  return FALSE;
 8000c82:	2300      	movs	r3, #0
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <SD_SendCmd>:

/* transmit command */
static BYTE
SD_SendCmd (BYTE cmd, uint32_t arg, uint32_t timeout)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
 8000c98:	73fb      	strb	r3, [r7, #15]
  uint8_t crc, res;

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF)
 8000c9a:	f7ff ff01 	bl	8000aa0 <SD_ReadyWait>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2bff      	cmp	r3, #255	@ 0xff
 8000ca2:	d001      	beq.n	8000ca8 <SD_SendCmd+0x1c>
  {
    return 0xFF;
 8000ca4:	23ff      	movs	r3, #255	@ 0xff
 8000ca6:	e04a      	b.n	8000d3e <SD_SendCmd+0xb2>
  }

  /* transmit command */
  SPI_TxByte(cmd, timeout);                  /* Command */
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fe91 	bl	80009d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24), timeout); /* Argument[31..24] */
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	0e1b      	lsrs	r3, r3, #24
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	6879      	ldr	r1, [r7, #4]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fe8a 	bl	80009d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16), timeout); /* Argument[23..16] */
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	0c1b      	lsrs	r3, r3, #16
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	6879      	ldr	r1, [r7, #4]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fe83 	bl	80009d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8), timeout);  /* Argument[15..8] */
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	6879      	ldr	r1, [r7, #4]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe7c 	bl	80009d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg, timeout);         /* Argument[7..0] */
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	6879      	ldr	r1, [r7, #4]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fe76 	bl	80009d4 <SPI_TxByte>

  /* prepare CRC */
  if (cmd == CMD0)
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d102      	bne.n	8000cf4 <SD_SendCmd+0x68>
  {
    crc = 0x95; /* CRC for CMD0(0) */
 8000cee:	2395      	movs	r3, #149	@ 0x95
 8000cf0:	75fb      	strb	r3, [r7, #23]
 8000cf2:	e007      	b.n	8000d04 <SD_SendCmd+0x78>
  }
  else if (cmd == CMD8)
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	2b08      	cmp	r3, #8
 8000cf8:	d102      	bne.n	8000d00 <SD_SendCmd+0x74>
  {
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8000cfa:	2387      	movs	r3, #135	@ 0x87
 8000cfc:	75fb      	strb	r3, [r7, #23]
 8000cfe:	e001      	b.n	8000d04 <SD_SendCmd+0x78>
  }
  else
  {
    crc = 1;
 8000d00:	2301      	movs	r3, #1
 8000d02:	75fb      	strb	r3, [r7, #23]
  }

  /* transmit CRC */
  SPI_TxByte(crc, timeout);
 8000d04:	7dfb      	ldrb	r3, [r7, #23]
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fe63 	bl	80009d4 <SPI_TxByte>

  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12)
 8000d0e:	7bfb      	ldrb	r3, [r7, #15]
 8000d10:	2b0c      	cmp	r3, #12
 8000d12:	d102      	bne.n	8000d1a <SD_SendCmd+0x8e>
  {
    SPI_RxByte(timeout);
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f7ff fe93 	bl	8000a40 <SPI_RxByte>
  }

  /* receive response */
  uint8_t n = 10;
 8000d1a:	230a      	movs	r3, #10
 8000d1c:	75bb      	strb	r3, [r7, #22]
  do
  {
    res = SPI_RxByte(timeout);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff fe8e 	bl	8000a40 <SPI_RxByte>
 8000d24:	4603      	mov	r3, r0
 8000d26:	757b      	strb	r3, [r7, #21]
  } while ((res & 0x80) && --n);
 8000d28:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	da05      	bge.n	8000d3c <SD_SendCmd+0xb0>
 8000d30:	7dbb      	ldrb	r3, [r7, #22]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	75bb      	strb	r3, [r7, #22]
 8000d36:	7dbb      	ldrb	r3, [r7, #22]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f0      	bne.n	8000d1e <SD_SendCmd+0x92>

  return res;
 8000d3c:	7d7b      	ldrb	r3, [r7, #21]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <bufsize>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int
bufsize (char *buf)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  int i = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
  while (*buf++ != '\0')
 8000d52:	e002      	b.n	8000d5a <bufsize+0x14>
  {
    i++;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	3301      	adds	r3, #1
 8000d58:	60fb      	str	r3, [r7, #12]
  while (*buf++ != '\0')
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	1c5a      	adds	r2, r3, #1
 8000d5e:	607a      	str	r2, [r7, #4]
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d1f6      	bne.n	8000d54 <bufsize+0xe>
  }
  return i;
 8000d66:	68fb      	ldr	r3, [r7, #12]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	memset(buffer, 0xFF, BUFFER_SIZE); // Fill buffer with data
 8000d7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d7e:	21ff      	movs	r1, #255	@ 0xff
 8000d80:	4828      	ldr	r0, [pc, #160]	@ (8000e24 <main+0xb0>)
 8000d82:	f007 fa0b 	bl	800819c <memset>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d86:	f000 f9a1 	bl	80010cc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d8a:	f000 fbf6 	bl	800157a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8e:	f000 f85d 	bl	8000e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d92:	f000 f953 	bl	800103c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d96:	f000 f92b 	bl	8000ff0 <MX_DMA_Init>
  MX_SDMMC1_SD_Init();
 8000d9a:	f000 f8c5 	bl	8000f28 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 8000d9e:	f000 f8e9 	bl	8000f74 <MX_SPI2_Init>
//  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
//  {
//    Error_Handler();
//  }

  fr = f_mount(&SDFatFs_main, "", 1);
 8000da2:	2201      	movs	r2, #1
 8000da4:	4920      	ldr	r1, [pc, #128]	@ (8000e28 <main+0xb4>)
 8000da6:	4821      	ldr	r0, [pc, #132]	@ (8000e2c <main+0xb8>)
 8000da8:	f006 fd14 	bl	80077d4 <f_mount>
 8000dac:	4603      	mov	r3, r0
 8000dae:	461a      	mov	r2, r3
 8000db0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <main+0xbc>)
 8000db2:	701a      	strb	r2, [r3, #0]
  fr = f_open(&MyFile, "file3.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8000db4:	220a      	movs	r2, #10
 8000db6:	491f      	ldr	r1, [pc, #124]	@ (8000e34 <main+0xc0>)
 8000db8:	481f      	ldr	r0, [pc, #124]	@ (8000e38 <main+0xc4>)
 8000dba:	f006 fd55 	bl	8007868 <f_open>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e30 <main+0xbc>)
 8000dc4:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc6:	b672      	cpsid	i
}
 8000dc8:	bf00      	nop

  __disable_irq();
  time_count = 0;
 8000dca:	4b1c      	ldr	r3, [pc, #112]	@ (8000e3c <main+0xc8>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000dd0:	b662      	cpsie	i
}
 8000dd2:	bf00      	nop
  __enable_irq();

  /* Writing text */
  while (bytes_written < total_size)
 8000dd4:	e014      	b.n	8000e00 <main+0x8c>
  {
    fr = f_write(&MyFile, buffer, bufsize(buffer), &bw);
 8000dd6:	4813      	ldr	r0, [pc, #76]	@ (8000e24 <main+0xb0>)
 8000dd8:	f7ff ffb5 	bl	8000d46 <bufsize>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	461a      	mov	r2, r3
 8000de0:	4b17      	ldr	r3, [pc, #92]	@ (8000e40 <main+0xcc>)
 8000de2:	4910      	ldr	r1, [pc, #64]	@ (8000e24 <main+0xb0>)
 8000de4:	4814      	ldr	r0, [pc, #80]	@ (8000e38 <main+0xc4>)
 8000de6:	f006 fec7 	bl	8007b78 <f_write>
 8000dea:	4603      	mov	r3, r0
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <main+0xbc>)
 8000df0:	701a      	strb	r2, [r3, #0]

    bytes_written += bw;
 8000df2:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <main+0xd0>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <main+0xcc>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a11      	ldr	r2, [pc, #68]	@ (8000e44 <main+0xd0>)
 8000dfe:	6013      	str	r3, [r2, #0]
  while (bytes_written < total_size)
 8000e00:	4b10      	ldr	r3, [pc, #64]	@ (8000e44 <main+0xd0>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b10      	ldr	r3, [pc, #64]	@ (8000e48 <main+0xd4>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d3e4      	bcc.n	8000dd6 <main+0x62>
  }
  f_close(&MyFile);
 8000e0c:	480a      	ldr	r0, [pc, #40]	@ (8000e38 <main+0xc4>)
 8000e0e:	f007 f89a 	bl	8007f46 <f_close>
  __ASM volatile ("cpsid i" : : : "memory");
 8000e12:	b672      	cpsid	i
}
 8000e14:	bf00      	nop

  __disable_irq();
  uint32_t temp = time_count;
 8000e16:	4b09      	ldr	r3, [pc, #36]	@ (8000e3c <main+0xc8>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e1c:	b662      	cpsie	i
}
 8000e1e:	bf00      	nop
  __enable_irq();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <main+0xac>
 8000e24:	2000064c 	.word	0x2000064c
 8000e28:	08008244 	.word	0x08008244
 8000e2c:	200001ec 	.word	0x200001ec
 8000e30:	20000000 	.word	0x20000000
 8000e34:	08008248 	.word	0x08008248
 8000e38:	20000424 	.word	0x20000424
 8000e3c:	20020654 	.word	0x20020654
 8000e40:	2002064c 	.word	0x2002064c
 8000e44:	20020650 	.word	0x20020650
 8000e48:	20000004 	.word	0x20000004

08000e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b094      	sub	sp, #80	@ 0x50
 8000e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e52:	f107 0320 	add.w	r3, r7, #32
 8000e56:	2230      	movs	r2, #48	@ 0x30
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f007 f99e 	bl	800819c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e70:	4b2b      	ldr	r3, [pc, #172]	@ (8000f20 <SystemClock_Config+0xd4>)
 8000e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e74:	4a2a      	ldr	r2, [pc, #168]	@ (8000f20 <SystemClock_Config+0xd4>)
 8000e76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e7c:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <SystemClock_Config+0xd4>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e88:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <SystemClock_Config+0xd8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a25      	ldr	r2, [pc, #148]	@ (8000f24 <SystemClock_Config+0xd8>)
 8000e8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <SystemClock_Config+0xd8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ea4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000eb4:	2319      	movs	r3, #25
 8000eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000eb8:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8000ebc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ec2:	2309      	movs	r3, #9
 8000ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec6:	f107 0320 	add.w	r3, r7, #32
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fa82 	bl	80023d4 <HAL_RCC_OscConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000ed6:	f000 f925 	bl	8001124 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000eda:	f001 fa2b 	bl	8002334 <HAL_PWREx_EnableOverDrive>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ee4:	f000 f91e 	bl	8001124 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee8:	230f      	movs	r3, #15
 8000eea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eec:	2302      	movs	r3, #2
 8000eee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ef4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000ef8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000efa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000efe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	2107      	movs	r1, #7
 8000f06:	4618      	mov	r0, r3
 8000f08:	f001 fd08 	bl	800291c <HAL_RCC_ClockConfig>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000f12:	f000 f907 	bl	8001124 <Error_Handler>
  }
}
 8000f16:	bf00      	nop
 8000f18:	3750      	adds	r7, #80	@ 0x50
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40007000 	.word	0x40007000

08000f28 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f2e:	4a10      	ldr	r2, [pc, #64]	@ (8000f70 <MX_SDMMC1_SD_Init+0x48>)
 8000f30:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000f56:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <MX_SDMMC1_SD_Init+0x44>)
 8000f58:	f002 fa82 	bl	8003460 <HAL_SD_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 8000f62:	f000 f8df 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000044 	.word	0x20000044
 8000f70:	40012c00 	.word	0x40012c00

08000f74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fec <MX_SPI2_Init+0x78>)
 8000f7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f86:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f8c:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f92:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f94:	4b14      	ldr	r3, [pc, #80]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f9a:	4b13      	ldr	r3, [pc, #76]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000fa0:	4b11      	ldr	r3, [pc, #68]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fa2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000fa6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000faa:	2220      	movs	r2, #32
 8000fac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fba:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000fc0:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fc2:	2207      	movs	r2, #7
 8000fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fc6:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fce:	2208      	movs	r2, #8
 8000fd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fd2:	4805      	ldr	r0, [pc, #20]	@ (8000fe8 <MX_SPI2_Init+0x74>)
 8000fd4:	f003 f8d8 	bl	8004188 <HAL_SPI_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000fde:	f000 f8a1 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000188 	.word	0x20000188
 8000fec:	40003800 	.word	0x40003800

08000ff0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <MX_DMA_Init+0x48>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	4a0f      	ldr	r2, [pc, #60]	@ (8001038 <MX_DMA_Init+0x48>)
 8000ffc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001000:	6313      	str	r3, [r2, #48]	@ 0x30
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <MX_DMA_Init+0x48>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	2100      	movs	r1, #0
 8001012:	203b      	movs	r0, #59	@ 0x3b
 8001014:	f000 fc0d 	bl	8001832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001018:	203b      	movs	r0, #59	@ 0x3b
 800101a:	f000 fc26 	bl	800186a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	2045      	movs	r0, #69	@ 0x45
 8001024:	f000 fc05 	bl	8001832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001028:	2045      	movs	r0, #69	@ 0x45
 800102a:	f000 fc1e 	bl	800186a <HAL_NVIC_EnableIRQ>

}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800

0800103c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800103c:	b480      	push	{r7}
 800103e:	b087      	sub	sp, #28
 8001040:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001042:	4b21      	ldr	r3, [pc, #132]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a20      	ldr	r2, [pc, #128]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800105a:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	4a1a      	ldr	r2, [pc, #104]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001060:	f043 0308 	orr.w	r3, r3, #8
 8001064:	6313      	str	r3, [r2, #48]	@ 0x30
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a14      	ldr	r2, [pc, #80]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	4a0e      	ldr	r2, [pc, #56]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001090:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001094:	6313      	str	r3, [r2, #48]	@ 0x30
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <MX_GPIO_Init+0x8c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010ba:	bf00      	nop
 80010bc:	371c      	adds	r7, #28
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800

080010cc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010d2:	463b      	mov	r3, r7
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010de:	f000 fbdf 	bl	80018a0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010e2:	2301      	movs	r3, #1
 80010e4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010ee:	231f      	movs	r3, #31
 80010f0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010f2:	2387      	movs	r3, #135	@ 0x87
 80010f4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010fa:	2300      	movs	r3, #0
 80010fc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010fe:	2301      	movs	r3, #1
 8001100:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001102:	2301      	movs	r3, #1
 8001104:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800110e:	463b      	mov	r3, r7
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fbfd 	bl	8001910 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001116:	2004      	movs	r0, #4
 8001118:	f000 fbda 	bl	80018d0 <HAL_MPU_Enable>

}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001128:	b672      	cpsid	i
}
 800112a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <Error_Handler+0x8>

08001130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <HAL_MspInit+0x44>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113a:	4a0e      	ldr	r2, [pc, #56]	@ (8001174 <HAL_MspInit+0x44>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001140:	6413      	str	r3, [r2, #64]	@ 0x40
 8001142:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <HAL_MspInit+0x44>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <HAL_MspInit+0x44>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <HAL_MspInit+0x44>)
 8001154:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001158:	6453      	str	r3, [r2, #68]	@ 0x44
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_MspInit+0x44>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001162:	603b      	str	r3, [r7, #0]
 8001164:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800

08001178 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b0ac      	sub	sp, #176	@ 0xb0
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001190:	f107 0318 	add.w	r3, r7, #24
 8001194:	2284      	movs	r2, #132	@ 0x84
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f006 ffff 	bl	800819c <memset>
  if(hsd->Instance==SDMMC1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a74      	ldr	r2, [pc, #464]	@ (8001374 <HAL_SD_MspInit+0x1fc>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	f040 80e0 	bne.w	800136a <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 80011aa:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 80011ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011bc:	f107 0318 	add.w	r3, r7, #24
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 fd5d 	bl	8002c80 <HAL_RCCEx_PeriphCLKConfig>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 80011cc:	f7ff ffaa 	bl	8001124 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80011d0:	4b69      	ldr	r3, [pc, #420]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d4:	4a68      	ldr	r2, [pc, #416]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011da:	6453      	str	r3, [r2, #68]	@ 0x44
 80011dc:	4b66      	ldr	r3, [pc, #408]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e8:	4b63      	ldr	r3, [pc, #396]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	4a62      	ldr	r2, [pc, #392]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011ee:	f043 0304 	orr.w	r3, r3, #4
 80011f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f4:	4b60      	ldr	r3, [pc, #384]	@ (8001378 <HAL_SD_MspInit+0x200>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001200:	4b5d      	ldr	r3, [pc, #372]	@ (8001378 <HAL_SD_MspInit+0x200>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	4a5c      	ldr	r2, [pc, #368]	@ (8001378 <HAL_SD_MspInit+0x200>)
 8001206:	f043 0308 	orr.w	r3, r3, #8
 800120a:	6313      	str	r3, [r2, #48]	@ 0x30
 800120c:	4b5a      	ldr	r3, [pc, #360]	@ (8001378 <HAL_SD_MspInit+0x200>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8001218:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 800121c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122c:	2303      	movs	r3, #3
 800122e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001232:	230c      	movs	r3, #12
 8001234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001238:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800123c:	4619      	mov	r1, r3
 800123e:	484f      	ldr	r0, [pc, #316]	@ (800137c <HAL_SD_MspInit+0x204>)
 8001240:	f000 feb2 	bl	8001fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001244:	2304      	movs	r3, #4
 8001246:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800125c:	230c      	movs	r3, #12
 800125e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001262:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001266:	4619      	mov	r1, r3
 8001268:	4845      	ldr	r0, [pc, #276]	@ (8001380 <HAL_SD_MspInit+0x208>)
 800126a:	f000 fe9d 	bl	8001fa8 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 800126e:	4b45      	ldr	r3, [pc, #276]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 8001270:	4a45      	ldr	r2, [pc, #276]	@ (8001388 <HAL_SD_MspInit+0x210>)
 8001272:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8001274:	4b43      	ldr	r3, [pc, #268]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 8001276:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800127a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800127c:	4b41      	ldr	r3, [pc, #260]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001282:	4b40      	ldr	r3, [pc, #256]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 8001284:	2200      	movs	r2, #0
 8001286:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001288:	4b3e      	ldr	r3, [pc, #248]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 800128a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800128e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001290:	4b3c      	ldr	r3, [pc, #240]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 8001292:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001296:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001298:	4b3a      	ldr	r3, [pc, #232]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 800129a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800129e:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80012a0:	4b38      	ldr	r3, [pc, #224]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012a2:	2220      	movs	r2, #32
 80012a4:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012a6:	4b37      	ldr	r3, [pc, #220]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012ac:	4b35      	ldr	r3, [pc, #212]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012ae:	2204      	movs	r2, #4
 80012b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012b2:	4b34      	ldr	r3, [pc, #208]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012b4:	2203      	movs	r2, #3
 80012b6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80012b8:	4b32      	ldr	r3, [pc, #200]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012ba:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012c0:	4b30      	ldr	r3, [pc, #192]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012c2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80012c6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80012c8:	482e      	ldr	r0, [pc, #184]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012ca:	f000 fb61 	bl	8001990 <HAL_DMA_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 80012d4:	f7ff ff26 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a2a      	ldr	r2, [pc, #168]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80012de:	4a29      	ldr	r2, [pc, #164]	@ (8001384 <HAL_SD_MspInit+0x20c>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80012e4:	4b29      	ldr	r3, [pc, #164]	@ (800138c <HAL_SD_MspInit+0x214>)
 80012e6:	4a2a      	ldr	r2, [pc, #168]	@ (8001390 <HAL_SD_MspInit+0x218>)
 80012e8:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80012ea:	4b28      	ldr	r3, [pc, #160]	@ (800138c <HAL_SD_MspInit+0x214>)
 80012ec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012f0:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012f2:	4b26      	ldr	r3, [pc, #152]	@ (800138c <HAL_SD_MspInit+0x214>)
 80012f4:	2240      	movs	r2, #64	@ 0x40
 80012f6:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f8:	4b24      	ldr	r3, [pc, #144]	@ (800138c <HAL_SD_MspInit+0x214>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001300:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001304:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001306:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001308:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800130c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800130e:	4b1f      	ldr	r3, [pc, #124]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001310:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001314:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8001316:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001318:	2220      	movs	r2, #32
 800131a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <HAL_SD_MspInit+0x214>)
 800131e:	2200      	movs	r2, #0
 8001320:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001324:	2204      	movs	r2, #4
 8001326:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001328:	4b18      	ldr	r3, [pc, #96]	@ (800138c <HAL_SD_MspInit+0x214>)
 800132a:	2203      	movs	r2, #3
 800132c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800132e:	4b17      	ldr	r3, [pc, #92]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001330:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001334:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001336:	4b15      	ldr	r3, [pc, #84]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001338:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800133c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800133e:	4813      	ldr	r0, [pc, #76]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001340:	f000 fb26 	bl	8001990 <HAL_DMA_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 800134a:	f7ff feeb 	bl	8001124 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001352:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001354:	4a0d      	ldr	r2, [pc, #52]	@ (800138c <HAL_SD_MspInit+0x214>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2100      	movs	r1, #0
 800135e:	2031      	movs	r0, #49	@ 0x31
 8001360:	f000 fa67 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001364:	2031      	movs	r0, #49	@ 0x31
 8001366:	f000 fa80 	bl	800186a <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 800136a:	bf00      	nop
 800136c:	37b0      	adds	r7, #176	@ 0xb0
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40012c00 	.word	0x40012c00
 8001378:	40023800 	.word	0x40023800
 800137c:	40020800 	.word	0x40020800
 8001380:	40020c00 	.word	0x40020c00
 8001384:	200000c8 	.word	0x200000c8
 8001388:	40026458 	.word	0x40026458
 800138c:	20000128 	.word	0x20000128
 8001390:	400264a0 	.word	0x400264a0

08001394 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	@ 0x28
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]
 80013aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a25      	ldr	r2, [pc, #148]	@ (8001448 <HAL_SPI_MspInit+0xb4>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d144      	bne.n	8001440 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013b6:	4b25      	ldr	r3, [pc, #148]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4a24      	ldr	r2, [pc, #144]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c2:	4b22      	ldr	r3, [pc, #136]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80013ce:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a1e      	ldr	r2, [pc, #120]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a18      	ldr	r2, [pc, #96]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b16      	ldr	r3, [pc, #88]	@ (800144c <HAL_SPI_MspInit+0xb8>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80013fe:	2303      	movs	r3, #3
 8001400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	2302      	movs	r3, #2
 8001404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800140e:	2305      	movs	r3, #5
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	480d      	ldr	r0, [pc, #52]	@ (8001450 <HAL_SPI_MspInit+0xbc>)
 800141a:	f000 fdc5 	bl	8001fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800141e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	2302      	movs	r3, #2
 8001426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001430:	2305      	movs	r3, #5
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	4806      	ldr	r0, [pc, #24]	@ (8001454 <HAL_SPI_MspInit+0xc0>)
 800143c:	f000 fdb4 	bl	8001fa8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001440:	bf00      	nop
 8001442:	3728      	adds	r7, #40	@ 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40003800 	.word	0x40003800
 800144c:	40023800 	.word	0x40023800
 8001450:	40022000 	.word	0x40022000
 8001454:	40020400 	.word	0x40020400

08001458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <NMI_Handler+0x4>

08001460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <HardFault_Handler+0x4>

08001468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <MemManage_Handler+0x4>

08001470 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <UsageFault_Handler+0x4>

08001480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f000 f8a0 	bl	80015f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  time_count++;
 80014b4:	4b03      	ldr	r3, [pc, #12]	@ (80014c4 <SysTick_Handler+0x18>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	3301      	adds	r3, #1
 80014ba:	4a02      	ldr	r2, [pc, #8]	@ (80014c4 <SysTick_Handler+0x18>)
 80014bc:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20020654 	.word	0x20020654

080014c8 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80014cc:	4802      	ldr	r0, [pc, #8]	@ (80014d8 <SDMMC1_IRQHandler+0x10>)
 80014ce:	f002 f87f 	bl	80035d0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000044 	.word	0x20000044

080014dc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80014e0:	4802      	ldr	r0, [pc, #8]	@ (80014ec <DMA2_Stream3_IRQHandler+0x10>)
 80014e2:	f000 fb25 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200000c8 	.word	0x200000c8

080014f0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80014f4:	4802      	ldr	r0, [pc, #8]	@ (8001500 <DMA2_Stream6_IRQHandler+0x10>)
 80014f6:	f000 fb1b 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000128 	.word	0x20000128

08001504 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <SystemInit+0x20>)
 800150a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800150e:	4a05      	ldr	r2, [pc, #20]	@ (8001524 <SystemInit+0x20>)
 8001510:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001514:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001528:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001560 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800152c:	f7ff ffea 	bl	8001504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001530:	480c      	ldr	r0, [pc, #48]	@ (8001564 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001532:	490d      	ldr	r1, [pc, #52]	@ (8001568 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001534:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001538:	e002      	b.n	8001540 <LoopCopyDataInit>

0800153a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800153a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800153c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153e:	3304      	adds	r3, #4

08001540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001544:	d3f9      	bcc.n	800153a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001546:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001548:	4c0a      	ldr	r4, [pc, #40]	@ (8001574 <LoopFillZerobss+0x22>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800154c:	e001      	b.n	8001552 <LoopFillZerobss>

0800154e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001550:	3204      	adds	r2, #4

08001552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001554:	d3fb      	bcc.n	800154e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001556:	f006 fe37 	bl	80081c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800155a:	f7ff fc0b 	bl	8000d74 <main>
  bx  lr    
 800155e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001560:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001568:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800156c:	08008710 	.word	0x08008710
  ldr r2, =_sbss
 8001570:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001574:	20020864 	.word	0x20020864

08001578 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001578:	e7fe      	b.n	8001578 <ADC_IRQHandler>

0800157a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157e:	2003      	movs	r0, #3
 8001580:	f000 f94c 	bl	800181c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001584:	200f      	movs	r0, #15
 8001586:	f000 f805 	bl	8001594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800158a:	f7ff fdd1 	bl	8001130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	4618      	mov	r0, r3
 8001592:	bd80      	pop	{r7, pc}

08001594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <HAL_InitTick+0x54>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <HAL_InitTick+0x58>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f967 	bl	8001886 <HAL_SYSTICK_Config>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e00e      	b.n	80015e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d80a      	bhi.n	80015de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f000 f92f 	bl	8001832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d4:	4a06      	ldr	r2, [pc, #24]	@ (80015f0 <HAL_InitTick+0x5c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	e000      	b.n	80015e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000010 	.word	0x20000010
 80015f0:	2000000c 	.word	0x2000000c

080015f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_IncTick+0x20>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <HAL_IncTick+0x24>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a04      	ldr	r2, [pc, #16]	@ (8001618 <HAL_IncTick+0x24>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000010 	.word	0x20000010
 8001618:	20020658 	.word	0x20020658

0800161c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;
 8001620:	4b03      	ldr	r3, [pc, #12]	@ (8001630 <HAL_GetTick+0x14>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20020658 	.word	0x20020658

08001634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800163c:	f7ff ffee 	bl	800161c <HAL_GetTick>
 8001640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800164c:	d005      	beq.n	800165a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164e:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <HAL_Delay+0x44>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4413      	add	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800165a:	bf00      	nop
 800165c:	f7ff ffde 	bl	800161c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	429a      	cmp	r2, r3
 800166a:	d8f7      	bhi.n	800165c <HAL_Delay+0x28>
  {
  }
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000010 	.word	0x20000010

0800167c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800168c:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <__NVIC_SetPriorityGrouping+0x40>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001698:	4013      	ands	r3, r2
 800169a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <__NVIC_SetPriorityGrouping+0x40>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00
 80016c0:	05fa0000 	.word	0x05fa0000

080016c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c8:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <__NVIC_GetPriorityGrouping+0x18>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0a1b      	lsrs	r3, r3, #8
 80016ce:	f003 0307 	and.w	r3, r3, #7
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0b      	blt.n	800170a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4907      	ldr	r1, [pc, #28]	@ (8001718 <__NVIC_EnableIRQ+0x38>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100

0800171c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	6039      	str	r1, [r7, #0]
 8001726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	2b00      	cmp	r3, #0
 800172e:	db0a      	blt.n	8001746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	490c      	ldr	r1, [pc, #48]	@ (8001768 <__NVIC_SetPriority+0x4c>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	0112      	lsls	r2, r2, #4
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	440b      	add	r3, r1
 8001740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001744:	e00a      	b.n	800175c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4908      	ldr	r1, [pc, #32]	@ (800176c <__NVIC_SetPriority+0x50>)
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	3b04      	subs	r3, #4
 8001754:	0112      	lsls	r2, r2, #4
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	440b      	add	r3, r1
 800175a:	761a      	strb	r2, [r3, #24]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	e000e100 	.word	0xe000e100
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001770:	b480      	push	{r7}
 8001772:	b089      	sub	sp, #36	@ 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f1c3 0307 	rsb	r3, r3, #7
 800178a:	2b04      	cmp	r3, #4
 800178c:	bf28      	it	cs
 800178e:	2304      	movcs	r3, #4
 8001790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3304      	adds	r3, #4
 8001796:	2b06      	cmp	r3, #6
 8001798:	d902      	bls.n	80017a0 <NVIC_EncodePriority+0x30>
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3b03      	subs	r3, #3
 800179e:	e000      	b.n	80017a2 <NVIC_EncodePriority+0x32>
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	f04f 32ff 	mov.w	r2, #4294967295
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43da      	mvns	r2, r3
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	401a      	ands	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43d9      	mvns	r1, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	4313      	orrs	r3, r2
         );
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3724      	adds	r7, #36	@ 0x24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017e8:	d301      	bcc.n	80017ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00f      	b.n	800180e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001818 <SysTick_Config+0x40>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f6:	210f      	movs	r1, #15
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f7ff ff8e 	bl	800171c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <SysTick_Config+0x40>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <SysTick_Config+0x40>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff29 	bl	800167c <__NVIC_SetPriorityGrouping>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001844:	f7ff ff3e 	bl	80016c4 <__NVIC_GetPriorityGrouping>
 8001848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	6978      	ldr	r0, [r7, #20]
 8001850:	f7ff ff8e 	bl	8001770 <NVIC_EncodePriority>
 8001854:	4602      	mov	r2, r0
 8001856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff5d 	bl	800171c <__NVIC_SetPriority>
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff31 	bl	80016e0 <__NVIC_EnableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ffa2 	bl	80017d8 <SysTick_Config>
 8001894:	4603      	mov	r3, r0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80018a4:	f3bf 8f5f 	dmb	sy
}
 80018a8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <HAL_MPU_Disable+0x28>)
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	4a06      	ldr	r2, [pc, #24]	@ (80018c8 <HAL_MPU_Disable+0x28>)
 80018b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b4:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80018b6:	4b05      	ldr	r3, [pc, #20]	@ (80018cc <HAL_MPU_Disable+0x2c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	605a      	str	r2, [r3, #4]
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00
 80018cc:	e000ed90 	.word	0xe000ed90

080018d0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80018d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001908 <HAL_MPU_Enable+0x38>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_MPU_Enable+0x3c>)
 80018e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e6:	4a09      	ldr	r2, [pc, #36]	@ (800190c <HAL_MPU_Enable+0x3c>)
 80018e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ec:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80018ee:	f3bf 8f4f 	dsb	sy
}
 80018f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018f4:	f3bf 8f6f 	isb	sy
}
 80018f8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000ed90 	.word	0xe000ed90
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	785a      	ldrb	r2, [r3, #1]
 800191c:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <HAL_MPU_ConfigRegion+0x7c>)
 800191e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001920:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <HAL_MPU_ConfigRegion+0x7c>)
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	4a19      	ldr	r2, [pc, #100]	@ (800198c <HAL_MPU_ConfigRegion+0x7c>)
 8001926:	f023 0301 	bic.w	r3, r3, #1
 800192a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800192c:	4a17      	ldr	r2, [pc, #92]	@ (800198c <HAL_MPU_ConfigRegion+0x7c>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7b1b      	ldrb	r3, [r3, #12]
 8001938:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7adb      	ldrb	r3, [r3, #11]
 800193e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001940:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7a9b      	ldrb	r3, [r3, #10]
 8001946:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001948:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	7b5b      	ldrb	r3, [r3, #13]
 800194e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001950:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	7b9b      	ldrb	r3, [r3, #14]
 8001956:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001958:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7bdb      	ldrb	r3, [r3, #15]
 800195e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001960:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	7a5b      	ldrb	r3, [r3, #9]
 8001966:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001968:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7a1b      	ldrb	r3, [r3, #8]
 800196e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001970:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	7812      	ldrb	r2, [r2, #0]
 8001976:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800197a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800197c:	6113      	str	r3, [r2, #16]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000ed90 	.word	0xe000ed90

08001990 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800199c:	f7ff fe3e 	bl	800161c <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e099      	b.n	8001ae0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2202      	movs	r2, #2
 80019b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0201 	bic.w	r2, r2, #1
 80019ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019cc:	e00f      	b.n	80019ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019ce:	f7ff fe25 	bl	800161c <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b05      	cmp	r3, #5
 80019da:	d908      	bls.n	80019ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2220      	movs	r2, #32
 80019e0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2203      	movs	r2, #3
 80019e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e078      	b.n	8001ae0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1e8      	bne.n	80019ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	4b38      	ldr	r3, [pc, #224]	@ (8001ae8 <HAL_DMA_Init+0x158>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d107      	bne.n	8001a58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a50:	4313      	orrs	r3, r2
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	f023 0307 	bic.w	r3, r3, #7
 8001a6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d117      	bne.n	8001ab2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d00e      	beq.n	8001ab2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 fa0b 	bl	8001eb0 <DMA_CheckFifoParam>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d008      	beq.n	8001ab2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2240      	movs	r2, #64	@ 0x40
 8001aa4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e016      	b.n	8001ae0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f000 f9c2 	bl	8001e44 <DMA_CalcBaseAndBitshift>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac8:	223f      	movs	r2, #63	@ 0x3f
 8001aca:	409a      	lsls	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	f010803f 	.word	0xf010803f

08001aec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d004      	beq.n	8001b0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2280      	movs	r2, #128	@ 0x80
 8001b04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00c      	b.n	8001b24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2205      	movs	r2, #5
 8001b0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0201 	bic.w	r2, r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001b3c:	4b8e      	ldr	r3, [pc, #568]	@ (8001d78 <HAL_DMA_IRQHandler+0x248>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a8e      	ldr	r2, [pc, #568]	@ (8001d7c <HAL_DMA_IRQHandler+0x24c>)
 8001b42:	fba2 2303 	umull	r2, r3, r2, r3
 8001b46:	0a9b      	lsrs	r3, r3, #10
 8001b48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b5a:	2208      	movs	r2, #8
 8001b5c:	409a      	lsls	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d01a      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d013      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0204 	bic.w	r2, r2, #4
 8001b82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b88:	2208      	movs	r2, #8
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b94:	f043 0201 	orr.w	r2, r3, #1
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d012      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bca:	f043 0202 	orr.w	r2, r3, #2
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd6:	2204      	movs	r2, #4
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d012      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d00b      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	409a      	lsls	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c00:	f043 0204 	orr.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d043      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d03c      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c2a:	2210      	movs	r2, #16
 8001c2c:	409a      	lsls	r2, r3
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d018      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d108      	bne.n	8001c60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d024      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	4798      	blx	r3
 8001c5e:	e01f      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d01b      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	4798      	blx	r3
 8001c70:	e016      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d107      	bne.n	8001c90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0208 	bic.w	r2, r2, #8
 8001c8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 808f 	beq.w	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 8087 	beq.w	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d136      	bne.n	8001d48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0216 	bic.w	r2, r2, #22
 8001ce8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	695a      	ldr	r2, [r3, #20]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <HAL_DMA_IRQHandler+0x1da>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 0208 	bic.w	r2, r2, #8
 8001d18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1e:	223f      	movs	r2, #63	@ 0x3f
 8001d20:	409a      	lsls	r2, r3
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d07e      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	4798      	blx	r3
        }
        return;
 8001d46:	e079      	b.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d01d      	beq.n	8001d92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10d      	bne.n	8001d80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d031      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	4798      	blx	r3
 8001d74:	e02c      	b.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
 8001d76:	bf00      	nop
 8001d78:	20000008 	.word	0x20000008
 8001d7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d023      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	4798      	blx	r3
 8001d90:	e01e      	b.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10f      	bne.n	8001dc0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f022 0210 	bic.w	r2, r2, #16
 8001dae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d032      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d022      	beq.n	8001e2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2205      	movs	r2, #5
 8001de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 0201 	bic.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d307      	bcc.n	8001e18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f2      	bne.n	8001dfc <HAL_DMA_IRQHandler+0x2cc>
 8001e16:	e000      	b.n	8001e1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d005      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	4798      	blx	r3
 8001e3a:	e000      	b.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e3c:	bf00      	nop
    }
  }
}
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	3b10      	subs	r3, #16
 8001e54:	4a13      	ldr	r2, [pc, #76]	@ (8001ea4 <DMA_CalcBaseAndBitshift+0x60>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	091b      	lsrs	r3, r3, #4
 8001e5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ea8 <DMA_CalcBaseAndBitshift+0x64>)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	4413      	add	r3, r2
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d908      	bls.n	8001e84 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <DMA_CalcBaseAndBitshift+0x68>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	1d1a      	adds	r2, r3, #4
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e82:	e006      	b.n	8001e92 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <DMA_CalcBaseAndBitshift+0x68>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	aaaaaaab 	.word	0xaaaaaaab
 8001ea8:	080082b8 	.word	0x080082b8
 8001eac:	fffffc00 	.word	0xfffffc00

08001eb0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d11f      	bne.n	8001f0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	2b03      	cmp	r3, #3
 8001ece:	d856      	bhi.n	8001f7e <DMA_CheckFifoParam+0xce>
 8001ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed8 <DMA_CheckFifoParam+0x28>)
 8001ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed6:	bf00      	nop
 8001ed8:	08001ee9 	.word	0x08001ee9
 8001edc:	08001efb 	.word	0x08001efb
 8001ee0:	08001ee9 	.word	0x08001ee9
 8001ee4:	08001f7f 	.word	0x08001f7f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d046      	beq.n	8001f82 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ef8:	e043      	b.n	8001f82 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f02:	d140      	bne.n	8001f86 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f08:	e03d      	b.n	8001f86 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f12:	d121      	bne.n	8001f58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d837      	bhi.n	8001f8a <DMA_CheckFifoParam+0xda>
 8001f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f20 <DMA_CheckFifoParam+0x70>)
 8001f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f20:	08001f31 	.word	0x08001f31
 8001f24:	08001f37 	.word	0x08001f37
 8001f28:	08001f31 	.word	0x08001f31
 8001f2c:	08001f49 	.word	0x08001f49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
      break;
 8001f34:	e030      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d025      	beq.n	8001f8e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f46:	e022      	b.n	8001f8e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f50:	d11f      	bne.n	8001f92 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f56:	e01c      	b.n	8001f92 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d903      	bls.n	8001f66 <DMA_CheckFifoParam+0xb6>
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b03      	cmp	r3, #3
 8001f62:	d003      	beq.n	8001f6c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f64:	e018      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	73fb      	strb	r3, [r7, #15]
      break;
 8001f6a:	e015      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00e      	beq.n	8001f96 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001f7c:	e00b      	b.n	8001f96 <DMA_CheckFifoParam+0xe6>
      break;
 8001f7e:	bf00      	nop
 8001f80:	e00a      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;
 8001f82:	bf00      	nop
 8001f84:	e008      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;
 8001f86:	bf00      	nop
 8001f88:	e006      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;
 8001f8a:	bf00      	nop
 8001f8c:	e004      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;
 8001f8e:	bf00      	nop
 8001f90:	e002      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f92:	bf00      	nop
 8001f94:	e000      	b.n	8001f98 <DMA_CheckFifoParam+0xe8>
      break;
 8001f96:	bf00      	nop
    }
  } 
  
  return status; 
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop

08001fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
 8001fc6:	e175      	b.n	80022b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001fc8:	2201      	movs	r2, #1
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	f040 8164 	bne.w	80022ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 0303 	and.w	r3, r3, #3
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d005      	beq.n	8001ffe <HAL_GPIO_Init+0x56>
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d130      	bne.n	8002060 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	2203      	movs	r2, #3
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4013      	ands	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4313      	orrs	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002034:	2201      	movs	r2, #1
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 0201 	and.w	r2, r3, #1
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b03      	cmp	r3, #3
 800206a:	d017      	beq.n	800209c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	2203      	movs	r2, #3
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4013      	ands	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d123      	bne.n	80020f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	08da      	lsrs	r2, r3, #3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3208      	adds	r2, #8
 80020b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	f003 0307 	and.w	r3, r3, #7
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	220f      	movs	r2, #15
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	691a      	ldr	r2, [r3, #16]
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	4313      	orrs	r3, r2
 80020e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	08da      	lsrs	r2, r3, #3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	3208      	adds	r2, #8
 80020ea:	69b9      	ldr	r1, [r7, #24]
 80020ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	2203      	movs	r2, #3
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 0203 	and.w	r2, r3, #3
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4313      	orrs	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 80be 	beq.w	80022ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002132:	4b66      	ldr	r3, [pc, #408]	@ (80022cc <HAL_GPIO_Init+0x324>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002136:	4a65      	ldr	r2, [pc, #404]	@ (80022cc <HAL_GPIO_Init+0x324>)
 8002138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800213c:	6453      	str	r3, [r2, #68]	@ 0x44
 800213e:	4b63      	ldr	r3, [pc, #396]	@ (80022cc <HAL_GPIO_Init+0x324>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800214a:	4a61      	ldr	r2, [pc, #388]	@ (80022d0 <HAL_GPIO_Init+0x328>)
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	3302      	adds	r3, #2
 8002152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	220f      	movs	r2, #15
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a58      	ldr	r2, [pc, #352]	@ (80022d4 <HAL_GPIO_Init+0x32c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d037      	beq.n	80021e6 <HAL_GPIO_Init+0x23e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a57      	ldr	r2, [pc, #348]	@ (80022d8 <HAL_GPIO_Init+0x330>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d031      	beq.n	80021e2 <HAL_GPIO_Init+0x23a>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a56      	ldr	r2, [pc, #344]	@ (80022dc <HAL_GPIO_Init+0x334>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d02b      	beq.n	80021de <HAL_GPIO_Init+0x236>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a55      	ldr	r2, [pc, #340]	@ (80022e0 <HAL_GPIO_Init+0x338>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d025      	beq.n	80021da <HAL_GPIO_Init+0x232>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a54      	ldr	r2, [pc, #336]	@ (80022e4 <HAL_GPIO_Init+0x33c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d01f      	beq.n	80021d6 <HAL_GPIO_Init+0x22e>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a53      	ldr	r2, [pc, #332]	@ (80022e8 <HAL_GPIO_Init+0x340>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d019      	beq.n	80021d2 <HAL_GPIO_Init+0x22a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a52      	ldr	r2, [pc, #328]	@ (80022ec <HAL_GPIO_Init+0x344>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d013      	beq.n	80021ce <HAL_GPIO_Init+0x226>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a51      	ldr	r2, [pc, #324]	@ (80022f0 <HAL_GPIO_Init+0x348>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d00d      	beq.n	80021ca <HAL_GPIO_Init+0x222>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a50      	ldr	r2, [pc, #320]	@ (80022f4 <HAL_GPIO_Init+0x34c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d007      	beq.n	80021c6 <HAL_GPIO_Init+0x21e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a4f      	ldr	r2, [pc, #316]	@ (80022f8 <HAL_GPIO_Init+0x350>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d101      	bne.n	80021c2 <HAL_GPIO_Init+0x21a>
 80021be:	2309      	movs	r3, #9
 80021c0:	e012      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021c2:	230a      	movs	r3, #10
 80021c4:	e010      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021c6:	2308      	movs	r3, #8
 80021c8:	e00e      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021ca:	2307      	movs	r3, #7
 80021cc:	e00c      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021ce:	2306      	movs	r3, #6
 80021d0:	e00a      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021d2:	2305      	movs	r3, #5
 80021d4:	e008      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021d6:	2304      	movs	r3, #4
 80021d8:	e006      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021da:	2303      	movs	r3, #3
 80021dc:	e004      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021de:	2302      	movs	r3, #2
 80021e0:	e002      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021e2:	2301      	movs	r3, #1
 80021e4:	e000      	b.n	80021e8 <HAL_GPIO_Init+0x240>
 80021e6:	2300      	movs	r3, #0
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	f002 0203 	and.w	r2, r2, #3
 80021ee:	0092      	lsls	r2, r2, #2
 80021f0:	4093      	lsls	r3, r2
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80021f8:	4935      	ldr	r1, [pc, #212]	@ (80022d0 <HAL_GPIO_Init+0x328>)
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	089b      	lsrs	r3, r3, #2
 80021fe:	3302      	adds	r3, #2
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002206:	4b3d      	ldr	r3, [pc, #244]	@ (80022fc <HAL_GPIO_Init+0x354>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	43db      	mvns	r3, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4013      	ands	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800222a:	4a34      	ldr	r2, [pc, #208]	@ (80022fc <HAL_GPIO_Init+0x354>)
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002230:	4b32      	ldr	r3, [pc, #200]	@ (80022fc <HAL_GPIO_Init+0x354>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	43db      	mvns	r3, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4013      	ands	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002254:	4a29      	ldr	r2, [pc, #164]	@ (80022fc <HAL_GPIO_Init+0x354>)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800225a:	4b28      	ldr	r3, [pc, #160]	@ (80022fc <HAL_GPIO_Init+0x354>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800227e:	4a1f      	ldr	r2, [pc, #124]	@ (80022fc <HAL_GPIO_Init+0x354>)
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002284:	4b1d      	ldr	r3, [pc, #116]	@ (80022fc <HAL_GPIO_Init+0x354>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022a8:	4a14      	ldr	r2, [pc, #80]	@ (80022fc <HAL_GPIO_Init+0x354>)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	3301      	adds	r3, #1
 80022b2:	61fb      	str	r3, [r7, #28]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	2b0f      	cmp	r3, #15
 80022b8:	f67f ae86 	bls.w	8001fc8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80022bc:	bf00      	nop
 80022be:	bf00      	nop
 80022c0:	3724      	adds	r7, #36	@ 0x24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40013800 	.word	0x40013800
 80022d4:	40020000 	.word	0x40020000
 80022d8:	40020400 	.word	0x40020400
 80022dc:	40020800 	.word	0x40020800
 80022e0:	40020c00 	.word	0x40020c00
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40021400 	.word	0x40021400
 80022ec:	40021800 	.word	0x40021800
 80022f0:	40021c00 	.word	0x40021c00
 80022f4:	40022000 	.word	0x40022000
 80022f8:	40022400 	.word	0x40022400
 80022fc:	40013c00 	.word	0x40013c00

08002300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	460b      	mov	r3, r1
 800230a:	807b      	strh	r3, [r7, #2]
 800230c:	4613      	mov	r3, r2
 800230e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002310:	787b      	ldrb	r3, [r7, #1]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002316:	887a      	ldrh	r2, [r7, #2]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800231c:	e003      	b.n	8002326 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	041a      	lsls	r2, r3, #16
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	619a      	str	r2, [r3, #24]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
	...

08002334 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800233e:	4b23      	ldr	r3, [pc, #140]	@ (80023cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4a22      	ldr	r2, [pc, #136]	@ (80023cc <HAL_PWREx_EnableOverDrive+0x98>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002348:	6413      	str	r3, [r2, #64]	@ 0x40
 800234a:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <HAL_PWREx_EnableOverDrive+0x98>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002356:	4b1e      	ldr	r3, [pc, #120]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a1d      	ldr	r2, [pc, #116]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800235c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002360:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002362:	f7ff f95b 	bl	800161c <HAL_GetTick>
 8002366:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002368:	e009      	b.n	800237e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800236a:	f7ff f957 	bl	800161c <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002378:	d901      	bls.n	800237e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e022      	b.n	80023c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800237e:	4b14      	ldr	r3, [pc, #80]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800238a:	d1ee      	bne.n	800236a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0f      	ldr	r2, [pc, #60]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002396:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002398:	f7ff f940 	bl	800161c <HAL_GetTick>
 800239c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800239e:	e009      	b.n	80023b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023a0:	f7ff f93c 	bl	800161c <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023ae:	d901      	bls.n	80023b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e007      	b.n	80023c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023b4:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80023c0:	d1ee      	bne.n	80023a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40023800 	.word	0x40023800
 80023d0:	40007000 	.word	0x40007000

080023d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80023dc:	2300      	movs	r3, #0
 80023de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e291      	b.n	800290e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8087 	beq.w	8002506 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023f8:	4b96      	ldr	r3, [pc, #600]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 030c 	and.w	r3, r3, #12
 8002400:	2b04      	cmp	r3, #4
 8002402:	d00c      	beq.n	800241e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002404:	4b93      	ldr	r3, [pc, #588]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 030c 	and.w	r3, r3, #12
 800240c:	2b08      	cmp	r3, #8
 800240e:	d112      	bne.n	8002436 <HAL_RCC_OscConfig+0x62>
 8002410:	4b90      	ldr	r3, [pc, #576]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002418:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800241c:	d10b      	bne.n	8002436 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241e:	4b8d      	ldr	r3, [pc, #564]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d06c      	beq.n	8002504 <HAL_RCC_OscConfig+0x130>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d168      	bne.n	8002504 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e26b      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243e:	d106      	bne.n	800244e <HAL_RCC_OscConfig+0x7a>
 8002440:	4b84      	ldr	r3, [pc, #528]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a83      	ldr	r2, [pc, #524]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002446:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	e02e      	b.n	80024ac <HAL_RCC_OscConfig+0xd8>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0x9c>
 8002456:	4b7f      	ldr	r3, [pc, #508]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7e      	ldr	r2, [pc, #504]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800245c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b7c      	ldr	r3, [pc, #496]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a7b      	ldr	r2, [pc, #492]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002468:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e01d      	b.n	80024ac <HAL_RCC_OscConfig+0xd8>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002478:	d10c      	bne.n	8002494 <HAL_RCC_OscConfig+0xc0>
 800247a:	4b76      	ldr	r3, [pc, #472]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a75      	ldr	r2, [pc, #468]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002480:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b73      	ldr	r3, [pc, #460]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a72      	ldr	r2, [pc, #456]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800248c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e00b      	b.n	80024ac <HAL_RCC_OscConfig+0xd8>
 8002494:	4b6f      	ldr	r3, [pc, #444]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a6e      	ldr	r2, [pc, #440]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800249a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a6b      	ldr	r2, [pc, #428]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80024a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7ff f8b2 	bl	800161c <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024bc:	f7ff f8ae 	bl	800161c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e21f      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ce:	4b61      	ldr	r3, [pc, #388]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0xe8>
 80024da:	e014      	b.n	8002506 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7ff f89e 	bl	800161c <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e4:	f7ff f89a 	bl	800161c <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	@ 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e20b      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024f6:	4b57      	ldr	r3, [pc, #348]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x110>
 8002502:	e000      	b.n	8002506 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d069      	beq.n	80025e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002512:	4b50      	ldr	r3, [pc, #320]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00b      	beq.n	8002536 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800251e:	4b4d      	ldr	r3, [pc, #308]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b08      	cmp	r3, #8
 8002528:	d11c      	bne.n	8002564 <HAL_RCC_OscConfig+0x190>
 800252a:	4b4a      	ldr	r3, [pc, #296]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d116      	bne.n	8002564 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002536:	4b47      	ldr	r3, [pc, #284]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <HAL_RCC_OscConfig+0x17a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d001      	beq.n	800254e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e1df      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254e:	4b41      	ldr	r3, [pc, #260]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	493d      	ldr	r1, [pc, #244]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800255e:	4313      	orrs	r3, r2
 8002560:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002562:	e040      	b.n	80025e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d023      	beq.n	80025b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800256c:	4b39      	ldr	r3, [pc, #228]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a38      	ldr	r2, [pc, #224]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7ff f850 	bl	800161c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002580:	f7ff f84c 	bl	800161c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e1bd      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002592:	4b30      	ldr	r3, [pc, #192]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259e:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4929      	ldr	r1, [pc, #164]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	600b      	str	r3, [r1, #0]
 80025b2:	e018      	b.n	80025e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b4:	4b27      	ldr	r3, [pc, #156]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a26      	ldr	r2, [pc, #152]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025ba:	f023 0301 	bic.w	r3, r3, #1
 80025be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7ff f82c 	bl	800161c <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c8:	f7ff f828 	bl	800161c <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e199      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f0      	bne.n	80025c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d038      	beq.n	8002664 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d019      	beq.n	800262e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fa:	4b16      	ldr	r3, [pc, #88]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 80025fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025fe:	4a15      	ldr	r2, [pc, #84]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002606:	f7ff f809 	bl	800161c <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800260e:	f7ff f805 	bl	800161c <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e176      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002620:	4b0c      	ldr	r3, [pc, #48]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0f0      	beq.n	800260e <HAL_RCC_OscConfig+0x23a>
 800262c:	e01a      	b.n	8002664 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800262e:	4b09      	ldr	r3, [pc, #36]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002632:	4a08      	ldr	r2, [pc, #32]	@ (8002654 <HAL_RCC_OscConfig+0x280>)
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800263a:	f7fe ffef 	bl	800161c <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002640:	e00a      	b.n	8002658 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002642:	f7fe ffeb 	bl	800161c <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d903      	bls.n	8002658 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e15c      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
 8002654:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002658:	4b91      	ldr	r3, [pc, #580]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800265a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1ee      	bne.n	8002642 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80a4 	beq.w	80027ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002672:	4b8b      	ldr	r3, [pc, #556]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10d      	bne.n	800269a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800267e:	4b88      	ldr	r3, [pc, #544]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002682:	4a87      	ldr	r2, [pc, #540]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002688:	6413      	str	r3, [r2, #64]	@ 0x40
 800268a:	4b85      	ldr	r3, [pc, #532]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002696:	2301      	movs	r3, #1
 8002698:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800269a:	4b82      	ldr	r3, [pc, #520]	@ (80028a4 <HAL_RCC_OscConfig+0x4d0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d118      	bne.n	80026d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80026a6:	4b7f      	ldr	r3, [pc, #508]	@ (80028a4 <HAL_RCC_OscConfig+0x4d0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a7e      	ldr	r2, [pc, #504]	@ (80028a4 <HAL_RCC_OscConfig+0x4d0>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026b2:	f7fe ffb3 	bl	800161c <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ba:	f7fe ffaf 	bl	800161c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b64      	cmp	r3, #100	@ 0x64
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e120      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026cc:	4b75      	ldr	r3, [pc, #468]	@ (80028a4 <HAL_RCC_OscConfig+0x4d0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x31a>
 80026e0:	4b6f      	ldr	r3, [pc, #444]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80026e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e4:	4a6e      	ldr	r2, [pc, #440]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ec:	e02d      	b.n	800274a <HAL_RCC_OscConfig+0x376>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x33c>
 80026f6:	4b6a      	ldr	r3, [pc, #424]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80026f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026fa:	4a69      	ldr	r2, [pc, #420]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	6713      	str	r3, [r2, #112]	@ 0x70
 8002702:	4b67      	ldr	r3, [pc, #412]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002706:	4a66      	ldr	r2, [pc, #408]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002708:	f023 0304 	bic.w	r3, r3, #4
 800270c:	6713      	str	r3, [r2, #112]	@ 0x70
 800270e:	e01c      	b.n	800274a <HAL_RCC_OscConfig+0x376>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b05      	cmp	r3, #5
 8002716:	d10c      	bne.n	8002732 <HAL_RCC_OscConfig+0x35e>
 8002718:	4b61      	ldr	r3, [pc, #388]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800271a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271c:	4a60      	ldr	r2, [pc, #384]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800271e:	f043 0304 	orr.w	r3, r3, #4
 8002722:	6713      	str	r3, [r2, #112]	@ 0x70
 8002724:	4b5e      	ldr	r3, [pc, #376]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002728:	4a5d      	ldr	r2, [pc, #372]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002730:	e00b      	b.n	800274a <HAL_RCC_OscConfig+0x376>
 8002732:	4b5b      	ldr	r3, [pc, #364]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002736:	4a5a      	ldr	r2, [pc, #360]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002738:	f023 0301 	bic.w	r3, r3, #1
 800273c:	6713      	str	r3, [r2, #112]	@ 0x70
 800273e:	4b58      	ldr	r3, [pc, #352]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002742:	4a57      	ldr	r2, [pc, #348]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002744:	f023 0304 	bic.w	r3, r3, #4
 8002748:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d015      	beq.n	800277e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002752:	f7fe ff63 	bl	800161c <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002758:	e00a      	b.n	8002770 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800275a:	f7fe ff5f 	bl	800161c <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e0ce      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002770:	4b4b      	ldr	r3, [pc, #300]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0ee      	beq.n	800275a <HAL_RCC_OscConfig+0x386>
 800277c:	e014      	b.n	80027a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277e:	f7fe ff4d 	bl	800161c <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002784:	e00a      	b.n	800279c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002786:	f7fe ff49 	bl	800161c <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002794:	4293      	cmp	r3, r2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e0b8      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800279c:	4b40      	ldr	r3, [pc, #256]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800279e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1ee      	bne.n	8002786 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027a8:	7dfb      	ldrb	r3, [r7, #23]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d105      	bne.n	80027ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ae:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a3b      	ldr	r2, [pc, #236]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80027b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 80a4 	beq.w	800290c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027c4:	4b36      	ldr	r3, [pc, #216]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d06b      	beq.n	80028a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d149      	bne.n	800286c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d8:	4b31      	ldr	r3, [pc, #196]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a30      	ldr	r2, [pc, #192]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 80027de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e4:	f7fe ff1a 	bl	800161c <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ec:	f7fe ff16 	bl	800161c <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e087      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fe:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69da      	ldr	r2, [r3, #28]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a1b      	ldr	r3, [r3, #32]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	019b      	lsls	r3, r3, #6
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	3b01      	subs	r3, #1
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282c:	061b      	lsls	r3, r3, #24
 800282e:	4313      	orrs	r3, r2
 8002830:	4a1b      	ldr	r2, [pc, #108]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002832:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002836:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002838:	4b19      	ldr	r3, [pc, #100]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a18      	ldr	r2, [pc, #96]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002842:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002844:	f7fe feea 	bl	800161c <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800284c:	f7fe fee6 	bl	800161c <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e057      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800285e:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x478>
 800286a:	e04f      	b.n	800290c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286c:	4b0c      	ldr	r3, [pc, #48]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0b      	ldr	r2, [pc, #44]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002872:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002878:	f7fe fed0 	bl	800161c <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7fe fecc 	bl	800161c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e03d      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	4b03      	ldr	r3, [pc, #12]	@ (80028a0 <HAL_RCC_OscConfig+0x4cc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x4ac>
 800289e:	e035      	b.n	800290c <HAL_RCC_OscConfig+0x538>
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <HAL_RCC_OscConfig+0x544>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d028      	beq.n	8002908 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d121      	bne.n	8002908 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d11a      	bne.n	8002908 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80028d8:	4013      	ands	r3, r2
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d111      	bne.n	8002908 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ee:	085b      	lsrs	r3, r3, #1
 80028f0:	3b01      	subs	r3, #1
 80028f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d107      	bne.n	8002908 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002902:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d001      	beq.n	800290c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800

0800291c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0d0      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002934:	4b6a      	ldr	r3, [pc, #424]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 030f 	and.w	r3, r3, #15
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d910      	bls.n	8002964 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002942:	4b67      	ldr	r3, [pc, #412]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f023 020f 	bic.w	r2, r3, #15
 800294a:	4965      	ldr	r1, [pc, #404]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	4313      	orrs	r3, r2
 8002950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	4b63      	ldr	r3, [pc, #396]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d001      	beq.n	8002964 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0b8      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d020      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800297c:	4b59      	ldr	r3, [pc, #356]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4a58      	ldr	r2, [pc, #352]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002982:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002986:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002994:	4b53      	ldr	r3, [pc, #332]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a52      	ldr	r2, [pc, #328]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 800299a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800299e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a0:	4b50      	ldr	r3, [pc, #320]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	494d      	ldr	r1, [pc, #308]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d040      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d107      	bne.n	80029d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c6:	4b47      	ldr	r3, [pc, #284]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d115      	bne.n	80029fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e07f      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029de:	4b41      	ldr	r3, [pc, #260]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d109      	bne.n	80029fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e073      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e06b      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029fe:	4b39      	ldr	r3, [pc, #228]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f023 0203 	bic.w	r2, r3, #3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	4936      	ldr	r1, [pc, #216]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a10:	f7fe fe04 	bl	800161c <HAL_GetTick>
 8002a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a16:	e00a      	b.n	8002a2e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a18:	f7fe fe00 	bl	800161c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e053      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 020c 	and.w	r2, r3, #12
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d1eb      	bne.n	8002a18 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a40:	4b27      	ldr	r3, [pc, #156]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d210      	bcs.n	8002a70 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4e:	4b24      	ldr	r3, [pc, #144]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f023 020f 	bic.w	r2, r3, #15
 8002a56:	4922      	ldr	r1, [pc, #136]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e032      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	4916      	ldr	r1, [pc, #88]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d009      	beq.n	8002aae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	490e      	ldr	r1, [pc, #56]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aae:	f000 f821 	bl	8002af4 <HAL_RCC_GetSysClockFreq>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	091b      	lsrs	r3, r3, #4
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	490a      	ldr	r1, [pc, #40]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1cc>)
 8002ac0:	5ccb      	ldrb	r3, [r1, r3]
 8002ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac6:	4a09      	ldr	r2, [pc, #36]	@ (8002aec <HAL_RCC_ClockConfig+0x1d0>)
 8002ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <HAL_RCC_ClockConfig+0x1d4>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe fd60 	bl	8001594 <HAL_InitTick>

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40023c00 	.word	0x40023c00
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	080082a8 	.word	0x080082a8
 8002aec:	20000008 	.word	0x20000008
 8002af0:	2000000c 	.word	0x2000000c

08002af4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002af4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002af8:	b090      	sub	sp, #64	@ 0x40
 8002afa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b00:	2300      	movs	r3, #0
 8002b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b04:	2300      	movs	r3, #0
 8002b06:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b0c:	4b59      	ldr	r3, [pc, #356]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 030c 	and.w	r3, r3, #12
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d00d      	beq.n	8002b34 <HAL_RCC_GetSysClockFreq+0x40>
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	f200 80a1 	bhi.w	8002c60 <HAL_RCC_GetSysClockFreq+0x16c>
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <HAL_RCC_GetSysClockFreq+0x34>
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d003      	beq.n	8002b2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b26:	e09b      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b28:	4b53      	ldr	r3, [pc, #332]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x184>)
 8002b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b2c:	e09b      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b2e:	4b53      	ldr	r3, [pc, #332]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x188>)
 8002b30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b32:	e098      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b34:	4b4f      	ldr	r3, [pc, #316]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b3c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b3e:	4b4d      	ldr	r3, [pc, #308]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d028      	beq.n	8002b9c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	099b      	lsrs	r3, r3, #6
 8002b50:	2200      	movs	r2, #0
 8002b52:	623b      	str	r3, [r7, #32]
 8002b54:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	4b47      	ldr	r3, [pc, #284]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x188>)
 8002b60:	fb03 f201 	mul.w	r2, r3, r1
 8002b64:	2300      	movs	r3, #0
 8002b66:	fb00 f303 	mul.w	r3, r0, r3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4a43      	ldr	r2, [pc, #268]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x188>)
 8002b6e:	fba0 1202 	umull	r1, r2, r0, r2
 8002b72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b74:	460a      	mov	r2, r1
 8002b76:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002b78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b7a:	4413      	add	r3, r2
 8002b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b80:	2200      	movs	r2, #0
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	61fa      	str	r2, [r7, #28]
 8002b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b8e:	f7fd fb3b 	bl	8000208 <__aeabi_uldivmod>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4613      	mov	r3, r2
 8002b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b9a:	e053      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9c:	4b35      	ldr	r3, [pc, #212]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	099b      	lsrs	r3, r3, #6
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	613b      	str	r3, [r7, #16]
 8002ba6:	617a      	str	r2, [r7, #20]
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002bae:	f04f 0b00 	mov.w	fp, #0
 8002bb2:	4652      	mov	r2, sl
 8002bb4:	465b      	mov	r3, fp
 8002bb6:	f04f 0000 	mov.w	r0, #0
 8002bba:	f04f 0100 	mov.w	r1, #0
 8002bbe:	0159      	lsls	r1, r3, #5
 8002bc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bc4:	0150      	lsls	r0, r2, #5
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	ebb2 080a 	subs.w	r8, r2, sl
 8002bce:	eb63 090b 	sbc.w	r9, r3, fp
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002bde:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002be2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002be6:	ebb2 0408 	subs.w	r4, r2, r8
 8002bea:	eb63 0509 	sbc.w	r5, r3, r9
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	00eb      	lsls	r3, r5, #3
 8002bf8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bfc:	00e2      	lsls	r2, r4, #3
 8002bfe:	4614      	mov	r4, r2
 8002c00:	461d      	mov	r5, r3
 8002c02:	eb14 030a 	adds.w	r3, r4, sl
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	eb45 030b 	adc.w	r3, r5, fp
 8002c0c:	607b      	str	r3, [r7, #4]
 8002c0e:	f04f 0200 	mov.w	r2, #0
 8002c12:	f04f 0300 	mov.w	r3, #0
 8002c16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	028b      	lsls	r3, r1, #10
 8002c1e:	4621      	mov	r1, r4
 8002c20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c24:	4621      	mov	r1, r4
 8002c26:	028a      	lsls	r2, r1, #10
 8002c28:	4610      	mov	r0, r2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	60fa      	str	r2, [r7, #12]
 8002c34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c38:	f7fd fae6 	bl	8000208 <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4613      	mov	r3, r2
 8002c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002c44:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	0c1b      	lsrs	r3, r3, #16
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002c54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c5e:	e002      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c60:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c62:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3740      	adds	r7, #64	@ 0x40
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c72:	bf00      	nop
 8002c74:	40023800 	.word	0x40023800
 8002c78:	00f42400 	.word	0x00f42400
 8002c7c:	017d7840 	.word	0x017d7840

08002c80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d012      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ca8:	4b69      	ldr	r3, [pc, #420]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	4a68      	ldr	r2, [pc, #416]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cae:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002cb2:	6093      	str	r3, [r2, #8]
 8002cb4:	4b66      	ldr	r3, [pc, #408]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cbc:	4964      	ldr	r1, [pc, #400]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d017      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002cda:	4b5d      	ldr	r3, [pc, #372]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ce0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce8:	4959      	ldr	r1, [pc, #356]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cf8:	d101      	bne.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002d06:	2301      	movs	r3, #1
 8002d08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d017      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d16:	4b4e      	ldr	r3, [pc, #312]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d1c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	494a      	ldr	r1, [pc, #296]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d34:	d101      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002d42:	2301      	movs	r3, #1
 8002d44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002d52:	2301      	movs	r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0320 	and.w	r3, r3, #32
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 808b 	beq.w	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d64:	4b3a      	ldr	r3, [pc, #232]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d68:	4a39      	ldr	r2, [pc, #228]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d70:	4b37      	ldr	r3, [pc, #220]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d7c:	4b35      	ldr	r3, [pc, #212]	@ (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a34      	ldr	r2, [pc, #208]	@ (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d88:	f7fe fc48 	bl	800161c <HAL_GetTick>
 8002d8c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d90:	f7fe fc44 	bl	800161c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b64      	cmp	r3, #100	@ 0x64
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e357      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002da2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f0      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dae:	4b28      	ldr	r3, [pc, #160]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002db6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d035      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d02e      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dcc:	4b20      	ldr	r3, [pc, #128]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dd4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	4a1d      	ldr	r2, [pc, #116]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002de0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002de2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002dee:	4a18      	ldr	r2, [pc, #96]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002df4:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d114      	bne.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe fc0c 	bl	800161c <HAL_GetTick>
 8002e04:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e06:	e00a      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e08:	f7fe fc08 	bl	800161c <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e319      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d0ee      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e36:	d111      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002e38:	4b05      	ldr	r3, [pc, #20]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e44:	4b04      	ldr	r3, [pc, #16]	@ (8002e58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e46:	400b      	ands	r3, r1
 8002e48:	4901      	ldr	r1, [pc, #4]	@ (8002e50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	608b      	str	r3, [r1, #8]
 8002e4e:	e00b      	b.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002e50:	40023800 	.word	0x40023800
 8002e54:	40007000 	.word	0x40007000
 8002e58:	0ffffcff 	.word	0x0ffffcff
 8002e5c:	4baa      	ldr	r3, [pc, #680]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	4aa9      	ldr	r2, [pc, #676]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e62:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002e66:	6093      	str	r3, [r2, #8]
 8002e68:	4ba7      	ldr	r3, [pc, #668]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e74:	49a4      	ldr	r1, [pc, #656]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d010      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002e86:	4ba0      	ldr	r3, [pc, #640]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e8c:	4a9e      	ldr	r2, [pc, #632]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e96:	4b9c      	ldr	r3, [pc, #624]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e98:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea0:	4999      	ldr	r1, [pc, #612]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002eb4:	4b94      	ldr	r3, [pc, #592]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ec2:	4991      	ldr	r1, [pc, #580]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ed6:	4b8c      	ldr	r3, [pc, #560]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002edc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ee4:	4988      	ldr	r1, [pc, #544]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ef8:	4b83      	ldr	r3, [pc, #524]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f06:	4980      	ldr	r1, [pc, #512]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f1a:	4b7b      	ldr	r3, [pc, #492]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f20:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f28:	4977      	ldr	r1, [pc, #476]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f3c:	4b72      	ldr	r3, [pc, #456]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f42:	f023 0203 	bic.w	r2, r3, #3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	496f      	ldr	r1, [pc, #444]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f64:	f023 020c 	bic.w	r2, r3, #12
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6c:	4966      	ldr	r1, [pc, #408]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00a      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f80:	4b61      	ldr	r3, [pc, #388]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f86:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8e:	495e      	ldr	r1, [pc, #376]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00a      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fa2:	4b59      	ldr	r3, [pc, #356]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb0:	4955      	ldr	r1, [pc, #340]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fc4:	4b50      	ldr	r3, [pc, #320]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd2:	494d      	ldr	r1, [pc, #308]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002fe6:	4b48      	ldr	r3, [pc, #288]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fec:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff4:	4944      	ldr	r1, [pc, #272]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00a      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003008:	4b3f      	ldr	r3, [pc, #252]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800300a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003016:	493c      	ldr	r1, [pc, #240]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003018:	4313      	orrs	r3, r2
 800301a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00a      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800302a:	4b37      	ldr	r3, [pc, #220]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800302c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003030:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003038:	4933      	ldr	r1, [pc, #204]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800303a:	4313      	orrs	r3, r2
 800303c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800304c:	4b2e      	ldr	r3, [pc, #184]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800304e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003052:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800305a:	492b      	ldr	r1, [pc, #172]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d011      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800306e:	4b26      	ldr	r3, [pc, #152]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003074:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800307c:	4922      	ldr	r1, [pc, #136]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800307e:	4313      	orrs	r3, r2
 8003080:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003088:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800308c:	d101      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800308e:	2301      	movs	r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800309e:	2301      	movs	r3, #1
 80030a0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030ae:	4b16      	ldr	r3, [pc, #88]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030bc:	4912      	ldr	r1, [pc, #72]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00b      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80030d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030e0:	4909      	ldr	r1, [pc, #36]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d006      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 80d9 	beq.w	80032ae <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80030fc:	4b02      	ldr	r3, [pc, #8]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a01      	ldr	r2, [pc, #4]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003102:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003106:	e001      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003108:	40023800 	.word	0x40023800
 800310c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800310e:	f7fe fa85 	bl	800161c <HAL_GetTick>
 8003112:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003114:	e008      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003116:	f7fe fa81 	bl	800161c <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b64      	cmp	r3, #100	@ 0x64
 8003122:	d901      	bls.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e194      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003128:	4b6c      	ldr	r3, [pc, #432]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1f0      	bne.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d021      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003144:	2b00      	cmp	r3, #0
 8003146:	d11d      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003148:	4b64      	ldr	r3, [pc, #400]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800314a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800314e:	0c1b      	lsrs	r3, r3, #16
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003156:	4b61      	ldr	r3, [pc, #388]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800315c:	0e1b      	lsrs	r3, r3, #24
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	019a      	lsls	r2, r3, #6
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	041b      	lsls	r3, r3, #16
 800316e:	431a      	orrs	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	061b      	lsls	r3, r3, #24
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	071b      	lsls	r3, r3, #28
 800317c:	4957      	ldr	r1, [pc, #348]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d004      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003198:	d00a      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d02e      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031ae:	d129      	bne.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80031b0:	4b4a      	ldr	r3, [pc, #296]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031b6:	0c1b      	lsrs	r3, r3, #16
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031be:	4b47      	ldr	r3, [pc, #284]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031c4:	0f1b      	lsrs	r3, r3, #28
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	019a      	lsls	r2, r3, #6
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	061b      	lsls	r3, r3, #24
 80031de:	431a      	orrs	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	071b      	lsls	r3, r3, #28
 80031e4:	493d      	ldr	r1, [pc, #244]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80031ec:	4b3b      	ldr	r3, [pc, #236]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031f2:	f023 021f 	bic.w	r2, r3, #31
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	3b01      	subs	r3, #1
 80031fc:	4937      	ldr	r1, [pc, #220]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01d      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003210:	4b32      	ldr	r3, [pc, #200]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003212:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003216:	0e1b      	lsrs	r3, r3, #24
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800321e:	4b2f      	ldr	r3, [pc, #188]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003220:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003224:	0f1b      	lsrs	r3, r3, #28
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	019a      	lsls	r2, r3, #6
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	041b      	lsls	r3, r3, #16
 8003238:	431a      	orrs	r2, r3
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	061b      	lsls	r3, r3, #24
 800323e:	431a      	orrs	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	071b      	lsls	r3, r3, #28
 8003244:	4925      	ldr	r1, [pc, #148]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003246:	4313      	orrs	r3, r2
 8003248:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d011      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	019a      	lsls	r2, r3, #6
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	041b      	lsls	r3, r3, #16
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	061b      	lsls	r3, r3, #24
 800326c:	431a      	orrs	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	071b      	lsls	r3, r3, #28
 8003274:	4919      	ldr	r1, [pc, #100]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003276:	4313      	orrs	r3, r2
 8003278:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800327c:	4b17      	ldr	r3, [pc, #92]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a16      	ldr	r2, [pc, #88]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003282:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003286:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003288:	f7fe f9c8 	bl	800161c <HAL_GetTick>
 800328c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003290:	f7fe f9c4 	bl	800161c <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	@ 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e0d7      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032a2:	4b0e      	ldr	r3, [pc, #56]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	f040 80cd 	bne.w	8003450 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80032b6:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a08      	ldr	r2, [pc, #32]	@ (80032dc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80032bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032c2:	f7fe f9ab 	bl	800161c <HAL_GetTick>
 80032c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80032c8:	e00a      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032ca:	f7fe f9a7 	bl	800161c <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b64      	cmp	r3, #100	@ 0x64
 80032d6:	d903      	bls.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e0ba      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80032dc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80032e0:	4b5e      	ldr	r3, [pc, #376]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032ec:	d0ed      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d009      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800330a:	2b00      	cmp	r3, #0
 800330c:	d02e      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	2b00      	cmp	r3, #0
 8003314:	d12a      	bne.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003316:	4b51      	ldr	r3, [pc, #324]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003324:	4b4d      	ldr	r3, [pc, #308]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332a:	0f1b      	lsrs	r3, r3, #28
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	019a      	lsls	r2, r3, #6
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	041b      	lsls	r3, r3, #16
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	061b      	lsls	r3, r3, #24
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	071b      	lsls	r3, r3, #28
 800334a:	4944      	ldr	r1, [pc, #272]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003352:	4b42      	ldr	r3, [pc, #264]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003358:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	3b01      	subs	r3, #1
 8003362:	021b      	lsls	r3, r3, #8
 8003364:	493d      	ldr	r1, [pc, #244]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d022      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800337c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003380:	d11d      	bne.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003382:	4b36      	ldr	r3, [pc, #216]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003388:	0e1b      	lsrs	r3, r3, #24
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003390:	4b32      	ldr	r3, [pc, #200]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	0f1b      	lsrs	r3, r3, #28
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	019a      	lsls	r2, r3, #6
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	041b      	lsls	r3, r3, #16
 80033aa:	431a      	orrs	r2, r3
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	061b      	lsls	r3, r3, #24
 80033b0:	431a      	orrs	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	071b      	lsls	r3, r3, #28
 80033b6:	4929      	ldr	r1, [pc, #164]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d028      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80033ca:	4b24      	ldr	r3, [pc, #144]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d0:	0e1b      	lsrs	r3, r3, #24
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80033d8:	4b20      	ldr	r3, [pc, #128]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033de:	0c1b      	lsrs	r3, r3, #16
 80033e0:	f003 0303 	and.w	r3, r3, #3
 80033e4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	019a      	lsls	r2, r3, #6
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	041b      	lsls	r3, r3, #16
 80033f0:	431a      	orrs	r2, r3
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	061b      	lsls	r3, r3, #24
 80033f6:	431a      	orrs	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	69db      	ldr	r3, [r3, #28]
 80033fc:	071b      	lsls	r3, r3, #28
 80033fe:	4917      	ldr	r1, [pc, #92]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003400:	4313      	orrs	r3, r2
 8003402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003406:	4b15      	ldr	r3, [pc, #84]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800340c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	4911      	ldr	r1, [pc, #68]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003416:	4313      	orrs	r3, r2
 8003418:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800341c:	4b0f      	ldr	r3, [pc, #60]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a0e      	ldr	r2, [pc, #56]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003426:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003428:	f7fe f8f8 	bl	800161c <HAL_GetTick>
 800342c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003430:	f7fe f8f4 	bl	800161c <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b64      	cmp	r3, #100	@ 0x64
 800343c:	d901      	bls.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e007      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800344a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800344e:	d1ef      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3720      	adds	r7, #32
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40023800 	.word	0x40023800

08003460 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e022      	b.n	80034b8 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d105      	bne.n	800348a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7fd fe77 	bl	8001178 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2203      	movs	r2, #3
 800348e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f814 	bl	80034c0 <HAL_SD_InitCard>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e00a      	b.n	80034b8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80034c0:	b5b0      	push	{r4, r5, r7, lr}
 80034c2:	b08e      	sub	sp, #56	@ 0x38
 80034c4:	af04      	add	r7, sp, #16
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80034cc:	2300      	movs	r3, #0
 80034ce:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80034d0:	2300      	movs	r3, #0
 80034d2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80034d8:	2300      	movs	r3, #0
 80034da:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80034dc:	2376      	movs	r3, #118	@ 0x76
 80034de:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681d      	ldr	r5, [r3, #0]
 80034e4:	466c      	mov	r4, sp
 80034e6:	f107 0314 	add.w	r3, r7, #20
 80034ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80034ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80034f2:	f107 0308 	add.w	r3, r7, #8
 80034f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034f8:	4628      	mov	r0, r5
 80034fa:	f001 fc0f 	bl	8004d1c <SDMMC_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8003504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e059      	b.n	80035c4 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800351e:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4618      	mov	r0, r3
 8003526:	f001 fc43 	bl	8004db0 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003538:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800353a:	2002      	movs	r0, #2
 800353c:	f7fe f87a 	bl	8001634 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 fcc5 	bl	8003ed0 <SD_PowerON>
 8003546:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00b      	beq.n	8003566 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	431a      	orrs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e02e      	b.n	80035c4 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fbe4 	bl	8003d34 <SD_InitCard>
 800356c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00b      	beq.n	800358c <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e01b      	b.n	80035c4 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003594:	4618      	mov	r0, r3
 8003596:	f001 fc71 	bl	8004e7c <SDMMC_CmdBlockLength>
 800359a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00f      	beq.n	80035c2 <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a09      	ldr	r2, [pc, #36]	@ (80035cc <HAL_SD_InitCard+0x10c>)
 80035a8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3728      	adds	r7, #40	@ 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bdb0      	pop	{r4, r5, r7, pc}
 80035cc:	004005ff 	.word	0x004005ff

080035d0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_SD_IRQHandler+0x2e>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 fd20 	bl	800403c <SD_Read_IT>
 80035fc:	e15a      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 808d 	beq.w	8003728 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003616:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	4b9a      	ldr	r3, [pc, #616]	@ (800388c <HAL_SD_IRQHandler+0x2bc>)
 8003624:	400b      	ands	r3, r1
 8003626:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0201 	bic.w	r2, r2, #1
 8003636:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d039      	beq.n	80036b6 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d104      	bne.n	8003656 <HAL_SD_IRQHandler+0x86>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 0320 	and.w	r3, r3, #32
 8003652:	2b00      	cmp	r3, #0
 8003654:	d011      	beq.n	800367a <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f001 fc30 	bl	8004ec0 <SDMMC_CmdStopTransfer>
 8003660:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f921 	bl	80038bc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003682:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	2b00      	cmp	r3, #0
 800369a:	d104      	bne.n	80036a6 <HAL_SD_IRQHandler+0xd6>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fc ff3a 	bl	8000520 <HAL_SD_RxCpltCallback>
 80036ac:	e102      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7fc ff2c 	bl	800050c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80036b4:	e0fe      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80f9 	beq.w	80038b4 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f003 0320 	and.w	r3, r3, #32
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d011      	beq.n	80036f0 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f001 fbf5 	bl	8004ec0 <SDMMC_CmdStopTransfer>
 80036d6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d008      	beq.n	80036f0 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f8e6 	bl	80038bc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f040 80dc 	bne.w	80038b4 <HAL_SD_IRQHandler+0x2e4>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	f040 80d6 	bne.w	80038b4 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0208 	bic.w	r2, r2, #8
 8003716:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7fc fef3 	bl	800050c <HAL_SD_TxCpltCallback>
}
 8003726:	e0c5      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d008      	beq.n	8003748 <HAL_SD_IRQHandler+0x178>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 fccc 	bl	80040de <SD_Write_IT>
 8003746:	e0b5      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800374e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 80ae 	beq.w	80038b4 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d005      	beq.n	8003772 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376a:	f043 0202 	orr.w	r2, r3, #2
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003778:	f003 0308 	and.w	r3, r3, #8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003784:	f043 0208 	orr.w	r2, r3, #8
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003792:	f003 0320 	and.w	r3, r3, #32
 8003796:	2b00      	cmp	r3, #0
 8003798:	d005      	beq.n	80037a6 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d005      	beq.n	80037c0 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b8:	f043 0210 	orr.w	r2, r3, #16
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80037c8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80037d8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f001 fb6e 	bl	8004ec0 <SDMMC_CmdStopTransfer>
 80037e4:	4602      	mov	r2, r0
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 f857 	bl	80038bc <HAL_SD_ErrorCallback>
}
 800380e:	e051      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003816:	2b00      	cmp	r3, #0
 8003818:	d04c      	beq.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b00      	cmp	r3, #0
 8003822:	d104      	bne.n	800382e <HAL_SD_IRQHandler+0x25e>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 0320 	and.w	r3, r3, #32
 800382a:	2b00      	cmp	r3, #0
 800382c:	d011      	beq.n	8003852 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003832:	4a17      	ldr	r2, [pc, #92]	@ (8003890 <HAL_SD_IRQHandler+0x2c0>)
 8003834:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800383a:	4618      	mov	r0, r3
 800383c:	f7fe f956 	bl	8001aec <HAL_DMA_Abort_IT>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d036      	beq.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fa04 	bl	8003c58 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003850:	e030      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d104      	bne.n	8003866 <HAL_SD_IRQHandler+0x296>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d018      	beq.n	8003898 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4a0a      	ldr	r2, [pc, #40]	@ (8003894 <HAL_SD_IRQHandler+0x2c4>)
 800386c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	4618      	mov	r0, r3
 8003874:	f7fe f93a 	bl	8001aec <HAL_DMA_Abort_IT>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d01a      	beq.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fa1f 	bl	8003cc6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003888:	e014      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
 800388a:	bf00      	nop
 800388c:	ffff3ec5 	.word	0xffff3ec5
 8003890:	08003c59 	.word	0x08003c59
 8003894:	08003cc7 	.word	0x08003cc7
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7fc fe23 	bl	80004f8 <HAL_SD_AbortCallback>
}
 80038b2:	e7ff      	b.n	80038b4 <HAL_SD_IRQHandler+0x2e4>
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038de:	0f9b      	lsrs	r3, r3, #30
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038ea:	0e9b      	lsrs	r3, r3, #26
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	f003 030f 	and.w	r3, r3, #15
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038fc:	0e1b      	lsrs	r3, r3, #24
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	b2da      	uxtb	r2, r3
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800390e:	0c1b      	lsrs	r3, r3, #16
 8003910:	b2da      	uxtb	r2, r3
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800391a:	0a1b      	lsrs	r3, r3, #8
 800391c:	b2da      	uxtb	r2, r3
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003926:	b2da      	uxtb	r2, r3
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003930:	0d1b      	lsrs	r3, r3, #20
 8003932:	b29a      	uxth	r2, r3
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800393c:	0c1b      	lsrs	r3, r3, #16
 800393e:	b2db      	uxtb	r3, r3
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	b2da      	uxtb	r2, r3
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800394e:	0bdb      	lsrs	r3, r3, #15
 8003950:	b2db      	uxtb	r3, r3
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	b2da      	uxtb	r2, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003960:	0b9b      	lsrs	r3, r3, #14
 8003962:	b2db      	uxtb	r3, r3
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	b2da      	uxtb	r2, r3
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003972:	0b5b      	lsrs	r3, r3, #13
 8003974:	b2db      	uxtb	r3, r3
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	b2da      	uxtb	r2, r3
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003984:	0b1b      	lsrs	r3, r3, #12
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	b2da      	uxtb	r2, r3
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	2200      	movs	r2, #0
 8003996:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399c:	2b00      	cmp	r3, #0
 800399e:	d163      	bne.n	8003a68 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039a4:	009a      	lsls	r2, r3, #2
 80039a6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039aa:	4013      	ands	r3, r2
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80039b0:	0f92      	lsrs	r2, r2, #30
 80039b2:	431a      	orrs	r2, r3
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039bc:	0edb      	lsrs	r3, r3, #27
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039ce:	0e1b      	lsrs	r3, r3, #24
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039e0:	0d5b      	lsrs	r3, r3, #21
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039f2:	0c9b      	lsrs	r3, r3, #18
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a04:	0bdb      	lsrs	r3, r3, #15
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	1c5a      	adds	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	7e1b      	ldrb	r3, [r3, #24]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	3302      	adds	r3, #2
 8003a28:	2201      	movs	r2, #1
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003a32:	fb03 f202 	mul.w	r2, r3, r2
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	7a1b      	ldrb	r3, [r3, #8]
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	f003 030f 	and.w	r3, r3, #15
 8003a44:	2201      	movs	r2, #1
 8003a46:	409a      	lsls	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003a54:	0a52      	lsrs	r2, r2, #9
 8003a56:	fb03 f202 	mul.w	r2, r3, r2
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a64:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a66:	e031      	b.n	8003acc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d11d      	bne.n	8003aac <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a74:	041b      	lsls	r3, r3, #16
 8003a76:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a7e:	0c1b      	lsrs	r3, r3, #16
 8003a80:	431a      	orrs	r2, r3
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	029a      	lsls	r2, r3, #10
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003aa0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	661a      	str	r2, [r3, #96]	@ 0x60
 8003aaa:	e00f      	b.n	8003acc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a58      	ldr	r2, [pc, #352]	@ (8003c14 <HAL_SD_GetCardCSD+0x344>)
 8003ab2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e09d      	b.n	8003c08 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ad0:	0b9b      	lsrs	r3, r3, #14
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ae2:	09db      	lsrs	r3, r3, #7
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003afa:	b2da      	uxtb	r2, r3
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b04:	0fdb      	lsrs	r3, r3, #31
 8003b06:	b2da      	uxtb	r2, r3
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b10:	0f5b      	lsrs	r3, r3, #29
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b22:	0e9b      	lsrs	r3, r3, #26
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	0d9b      	lsrs	r3, r3, #22
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	f003 030f 	and.w	r3, r3, #15
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b46:	0d5b      	lsrs	r3, r3, #21
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	0c1b      	lsrs	r3, r3, #16
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	0bdb      	lsrs	r3, r3, #15
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8a:	0b9b      	lsrs	r3, r3, #14
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	b2da      	uxtb	r2, r3
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9e:	0b5b      	lsrs	r3, r3, #13
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb2:	0b1b      	lsrs	r3, r3, #12
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc6:	0a9b      	lsrs	r3, r3, #10
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bda:	0a1b      	lsrs	r3, r3, #8
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bee:	085b      	lsrs	r3, r3, #1
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	004005ff 	.word	0x004005ff

08003c18 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003c24:	f107 030c 	add.w	r3, r7, #12
 8003c28:	4619      	mov	r1, r3
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f9de 	bl	8003fec <SD_SendStatus>
 8003c30:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	0a5b      	lsrs	r3, r3, #9
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003c4e:	693b      	ldr	r3, [r7, #16]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c64:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003c6e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f7ff ffd1 	bl	8003c18 <HAL_SD_GetCardState>
 8003c76:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b06      	cmp	r3, #6
 8003c8a:	d002      	beq.n	8003c92 <SD_DMATxAbort+0x3a>
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2b05      	cmp	r3, #5
 8003c90:	d10a      	bne.n	8003ca8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f001 f912 	bl	8004ec0 <SDMMC_CmdStopTransfer>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d103      	bne.n	8003cb8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7fc fc21 	bl	80004f8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003cb6:	e002      	b.n	8003cbe <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f7ff fdff 	bl	80038bc <HAL_SD_ErrorCallback>
}
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b084      	sub	sp, #16
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003cdc:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f7ff ff9a 	bl	8003c18 <HAL_SD_GetCardState>
 8003ce4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2b06      	cmp	r3, #6
 8003cf8:	d002      	beq.n	8003d00 <SD_DMARxAbort+0x3a>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	2b05      	cmp	r3, #5
 8003cfe:	d10a      	bne.n	8003d16 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f001 f8db 	bl	8004ec0 <SDMMC_CmdStopTransfer>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d10:	431a      	orrs	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d103      	bne.n	8003d26 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f7fc fbea 	bl	80004f8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003d24:	e002      	b.n	8003d2c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f7ff fdc8 	bl	80038bc <HAL_SD_ErrorCallback>
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003d34:	b5b0      	push	{r4, r5, r7, lr}
 8003d36:	b094      	sub	sp, #80	@ 0x50
 8003d38:	af04      	add	r7, sp, #16
 8003d3a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f001 f841 	bl	8004dcc <SDMMC_GetPowerState>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d102      	bne.n	8003d56 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003d50:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003d54:	e0b8      	b.n	8003ec8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	d02f      	beq.n	8003dbe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f001 f974 	bl	8005050 <SDMMC_CmdSendCID>
 8003d68:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <SD_InitCard+0x40>
    {
      return errorstate;
 8003d70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d72:	e0a9      	b.n	8003ec8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f001 f86b 	bl	8004e56 <SDMMC_GetResponse>
 8003d80:	4602      	mov	r2, r0
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2104      	movs	r1, #4
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f001 f862 	bl	8004e56 <SDMMC_GetResponse>
 8003d92:	4602      	mov	r2, r0
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2108      	movs	r1, #8
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f001 f859 	bl	8004e56 <SDMMC_GetResponse>
 8003da4:	4602      	mov	r2, r0
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	210c      	movs	r1, #12
 8003db0:	4618      	mov	r0, r3
 8003db2:	f001 f850 	bl	8004e56 <SDMMC_GetResponse>
 8003db6:	4602      	mov	r2, r0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc2:	2b03      	cmp	r3, #3
 8003dc4:	d00d      	beq.n	8003de2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f107 020e 	add.w	r2, r7, #14
 8003dce:	4611      	mov	r1, r2
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f001 f97a 	bl	80050ca <SDMMC_CmdSetRelAdd>
 8003dd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <SD_InitCard+0xae>
    {
      return errorstate;
 8003dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003de0:	e072      	b.n	8003ec8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d036      	beq.n	8003e58 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003dea:	89fb      	ldrh	r3, [r7, #14]
 8003dec:	461a      	mov	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfa:	041b      	lsls	r3, r3, #16
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f001 f944 	bl	800508c <SDMMC_CmdSendCSD>
 8003e04:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <SD_InitCard+0xdc>
    {
      return errorstate;
 8003e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e0e:	e05b      	b.n	8003ec8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2100      	movs	r1, #0
 8003e16:	4618      	mov	r0, r3
 8003e18:	f001 f81d 	bl	8004e56 <SDMMC_GetResponse>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2104      	movs	r1, #4
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f001 f814 	bl	8004e56 <SDMMC_GetResponse>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2108      	movs	r1, #8
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 f80b 	bl	8004e56 <SDMMC_GetResponse>
 8003e40:	4602      	mov	r2, r0
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	210c      	movs	r1, #12
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f001 f802 	bl	8004e56 <SDMMC_GetResponse>
 8003e52:	4602      	mov	r2, r0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2104      	movs	r1, #4
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 fff9 	bl	8004e56 <SDMMC_GetResponse>
 8003e64:	4603      	mov	r3, r0
 8003e66:	0d1a      	lsrs	r2, r3, #20
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003e6c:	f107 0310 	add.w	r3, r7, #16
 8003e70:	4619      	mov	r1, r3
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7ff fd2c 	bl	80038d0 <HAL_SD_GetCardCSD>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003e7e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003e82:	e021      	b.n	8003ec8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6819      	ldr	r1, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e8c:	041b      	lsls	r3, r3, #16
 8003e8e:	2200      	movs	r2, #0
 8003e90:	461c      	mov	r4, r3
 8003e92:	4615      	mov	r5, r2
 8003e94:	4622      	mov	r2, r4
 8003e96:	462b      	mov	r3, r5
 8003e98:	4608      	mov	r0, r1
 8003e9a:	f001 f833 	bl	8004f04 <SDMMC_CmdSelDesel>
 8003e9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d001      	beq.n	8003eaa <SD_InitCard+0x176>
  {
    return errorstate;
 8003ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea8:	e00e      	b.n	8003ec8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681d      	ldr	r5, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	466c      	mov	r4, sp
 8003eb2:	f103 0210 	add.w	r2, r3, #16
 8003eb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8003eb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	f000 ff2b 	bl	8004d1c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3740      	adds	r7, #64	@ 0x40
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bdb0      	pop	{r4, r5, r7, pc}

08003ed0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f001 f82e 	bl	8004f4a <SDMMC_CmdGoIdleState>
 8003eee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <SD_PowerON+0x2a>
  {
    return errorstate;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	e072      	b.n	8003fe0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f001 f841 	bl	8004f86 <SDMMC_CmdOperCond>
 8003f04:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00d      	beq.n	8003f28 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f001 f817 	bl	8004f4a <SDMMC_CmdGoIdleState>
 8003f1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d004      	beq.n	8003f2e <SD_PowerON+0x5e>
    {
      return errorstate;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	e05b      	b.n	8003fe0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d137      	bne.n	8003fa6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f001 f841 	bl	8004fc4 <SDMMC_CmdAppCommand>
 8003f42:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d02d      	beq.n	8003fa6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003f4a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003f4e:	e047      	b.n	8003fe0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2100      	movs	r1, #0
 8003f56:	4618      	mov	r0, r3
 8003f58:	f001 f834 	bl	8004fc4 <SDMMC_CmdAppCommand>
 8003f5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <SD_PowerON+0x98>
    {
      return errorstate;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	e03b      	b.n	8003fe0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	491e      	ldr	r1, [pc, #120]	@ (8003fe8 <SD_PowerON+0x118>)
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f001 f84a 	bl	8005008 <SDMMC_CmdAppOperCommand>
 8003f74:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003f7c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003f80:	e02e      	b.n	8003fe0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2100      	movs	r1, #0
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 ff64 	bl	8004e56 <SDMMC_GetResponse>
 8003f8e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	0fdb      	lsrs	r3, r3, #31
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <SD_PowerON+0xcc>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <SD_PowerON+0xce>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	613b      	str	r3, [r7, #16]

    count++;
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d802      	bhi.n	8003fb6 <SD_PowerON+0xe6>
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0cc      	beq.n	8003f50 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d902      	bls.n	8003fc6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003fc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fc4:	e00c      	b.n	8003fe0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d003      	beq.n	8003fd8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	645a      	str	r2, [r3, #68]	@ 0x44
 8003fd6:	e002      	b.n	8003fde <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	c1100000 	.word	0xc1100000

08003fec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d102      	bne.n	8004002 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003ffc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004000:	e018      	b.n	8004034 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800400a:	041b      	lsls	r3, r3, #16
 800400c:	4619      	mov	r1, r3
 800400e:	4610      	mov	r0, r2
 8004010:	f001 f87c 	bl	800510c <SDMMC_CmdSendStatus>
 8004014:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <SD_SendStatus+0x34>
  {
    return errorstate;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	e009      	b.n	8004034 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2100      	movs	r1, #0
 8004026:	4618      	mov	r0, r3
 8004028:	f000 ff15 	bl	8004e56 <SDMMC_GetResponse>
 800402c:	4602      	mov	r2, r0
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004048:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d03f      	beq.n	80040d6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	e033      	b.n	80040c4 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4618      	mov	r0, r3
 8004062:	f000 fe87 	bl	8004d74 <SDMMC_ReadFIFO>
 8004066:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	b2da      	uxtb	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3301      	adds	r3, #1
 8004074:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	3b01      	subs	r3, #1
 800407a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	0a1b      	lsrs	r3, r3, #8
 8004080:	b2da      	uxtb	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3301      	adds	r3, #1
 800408a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	3b01      	subs	r3, #1
 8004090:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	0c1b      	lsrs	r3, r3, #16
 8004096:	b2da      	uxtb	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	3301      	adds	r3, #1
 80040a0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	0e1b      	lsrs	r3, r3, #24
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3301      	adds	r3, #1
 80040b6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	3301      	adds	r3, #1
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	2b07      	cmp	r3, #7
 80040c8:	d9c8      	bls.n	800405c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80040d6:	bf00      	nop
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b086      	sub	sp, #24
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d043      	beq.n	8004180 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80040f8:	2300      	movs	r3, #0
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	e037      	b.n	800416e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	3301      	adds	r3, #1
 8004108:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	3b01      	subs	r3, #1
 800410e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	021a      	lsls	r2, r3, #8
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	4313      	orrs	r3, r2
 800411a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3301      	adds	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	3b01      	subs	r3, #1
 8004126:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	041a      	lsls	r2, r3, #16
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	4313      	orrs	r3, r2
 8004132:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	3301      	adds	r3, #1
 8004138:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	3b01      	subs	r3, #1
 800413e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	061a      	lsls	r2, r3, #24
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	4313      	orrs	r3, r2
 800414a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3301      	adds	r3, #1
 8004150:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	3b01      	subs	r3, #1
 8004156:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f107 0208 	add.w	r2, r7, #8
 8004160:	4611      	mov	r1, r2
 8004162:	4618      	mov	r0, r3
 8004164:	f000 fe13 	bl	8004d8e <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	3301      	adds	r3, #1
 800416c:	617b      	str	r3, [r7, #20]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2b07      	cmp	r3, #7
 8004172:	d9c4      	bls.n	80040fe <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004180:	bf00      	nop
 8004182:	3718      	adds	r7, #24
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e09d      	b.n	80042d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d108      	bne.n	80041b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041aa:	d009      	beq.n	80041c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	61da      	str	r2, [r3, #28]
 80041b2:	e005      	b.n	80041c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fd f8da 	bl	8001394 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004200:	d902      	bls.n	8004208 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	e002      	b.n	800420e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800420c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004216:	d007      	beq.n	8004228 <HAL_SPI_Init+0xa0>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004220:	d002      	beq.n	8004228 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426a:	ea42 0103 	orr.w	r1, r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004272:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	f003 0204 	and.w	r2, r3, #4
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	431a      	orrs	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80042a4:	ea42 0103 	orr.w	r1, r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69da      	ldr	r2, [r3, #28]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b088      	sub	sp, #32
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	4613      	mov	r3, r2
 80042ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d101      	bne.n	8004300 <HAL_SPI_Transmit+0x22>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e15f      	b.n	80045c0 <HAL_SPI_Transmit+0x2e2>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004308:	f7fd f988 	bl	800161c <HAL_GetTick>
 800430c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b01      	cmp	r3, #1
 800431c:	d002      	beq.n	8004324 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800431e:	2302      	movs	r3, #2
 8004320:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004322:	e148      	b.n	80045b6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <HAL_SPI_Transmit+0x52>
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d102      	bne.n	8004336 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004334:	e13f      	b.n	80045b6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2203      	movs	r2, #3
 800433a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004380:	d10f      	bne.n	80043a2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004390:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ac:	2b40      	cmp	r3, #64	@ 0x40
 80043ae:	d007      	beq.n	80043c0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043c8:	d94f      	bls.n	800446a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <HAL_SPI_Transmit+0xfa>
 80043d2:	8afb      	ldrh	r3, [r7, #22]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d142      	bne.n	800445e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043dc:	881a      	ldrh	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e8:	1c9a      	adds	r2, r3, #2
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043fc:	e02f      	b.n	800445e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b02      	cmp	r3, #2
 800440a:	d112      	bne.n	8004432 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004410:	881a      	ldrh	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441c:	1c9a      	adds	r2, r3, #2
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004426:	b29b      	uxth	r3, r3
 8004428:	3b01      	subs	r3, #1
 800442a:	b29a      	uxth	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004430:	e015      	b.n	800445e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004432:	f7fd f8f3 	bl	800161c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d803      	bhi.n	800444a <HAL_SPI_Transmit+0x16c>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004448:	d102      	bne.n	8004450 <HAL_SPI_Transmit+0x172>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d106      	bne.n	800445e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800445c:	e0ab      	b.n	80045b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004462:	b29b      	uxth	r3, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1ca      	bne.n	80043fe <HAL_SPI_Transmit+0x120>
 8004468:	e080      	b.n	800456c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_SPI_Transmit+0x19a>
 8004472:	8afb      	ldrh	r3, [r7, #22]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d174      	bne.n	8004562 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b01      	cmp	r3, #1
 8004480:	d912      	bls.n	80044a8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004486:	881a      	ldrh	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004492:	1c9a      	adds	r2, r3, #2
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800449c:	b29b      	uxth	r3, r3
 800449e:	3b02      	subs	r3, #2
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044a6:	e05c      	b.n	8004562 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	7812      	ldrb	r2, [r2, #0]
 80044b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80044ce:	e048      	b.n	8004562 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d12b      	bne.n	8004536 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d912      	bls.n	800450e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ec:	881a      	ldrh	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f8:	1c9a      	adds	r2, r3, #2
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004502:	b29b      	uxth	r3, r3
 8004504:	3b02      	subs	r3, #2
 8004506:	b29a      	uxth	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800450c:	e029      	b.n	8004562 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	330c      	adds	r3, #12
 8004518:	7812      	ldrb	r2, [r2, #0]
 800451a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004534:	e015      	b.n	8004562 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004536:	f7fd f871 	bl	800161c <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d803      	bhi.n	800454e <HAL_SPI_Transmit+0x270>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454c:	d102      	bne.n	8004554 <HAL_SPI_Transmit+0x276>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d106      	bne.n	8004562 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004560:	e029      	b.n	80045b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1b1      	bne.n	80044d0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	6839      	ldr	r1, [r7, #0]
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 fb69 	bl	8004c48 <SPI_EndRxTxTransaction>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10a      	bne.n	80045a0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800458a:	2300      	movs	r3, #0
 800458c:	613b      	str	r3, [r7, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	613b      	str	r3, [r7, #16]
 800459e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	77fb      	strb	r3, [r7, #31]
 80045ac:	e003      	b.n	80045b6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80045be:	7ffb      	ldrb	r3, [r7, #31]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3720      	adds	r7, #32
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	@ 0x28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045d6:	2301      	movs	r3, #1
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045da:	2300      	movs	r3, #0
 80045dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_SPI_TransmitReceive+0x26>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e20a      	b.n	8004a04 <HAL_SPI_TransmitReceive+0x43c>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f6:	f7fd f811 	bl	800161c <HAL_GetTick>
 80045fa:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004602:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800460a:	887b      	ldrh	r3, [r7, #2]
 800460c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800460e:	887b      	ldrh	r3, [r7, #2]
 8004610:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004612:	7efb      	ldrb	r3, [r7, #27]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d00e      	beq.n	8004636 <HAL_SPI_TransmitReceive+0x6e>
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800461e:	d106      	bne.n	800462e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d102      	bne.n	800462e <HAL_SPI_TransmitReceive+0x66>
 8004628:	7efb      	ldrb	r3, [r7, #27]
 800462a:	2b04      	cmp	r3, #4
 800462c:	d003      	beq.n	8004636 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800462e:	2302      	movs	r3, #2
 8004630:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004634:	e1e0      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d005      	beq.n	8004648 <HAL_SPI_TransmitReceive+0x80>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_SPI_TransmitReceive+0x80>
 8004642:	887b      	ldrh	r3, [r7, #2]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d103      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800464e:	e1d3      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b04      	cmp	r3, #4
 800465a:	d003      	beq.n	8004664 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2205      	movs	r2, #5
 8004660:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	887a      	ldrh	r2, [r7, #2]
 8004674:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	887a      	ldrh	r2, [r7, #2]
 800467c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	887a      	ldrh	r2, [r7, #2]
 800468a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	887a      	ldrh	r2, [r7, #2]
 8004690:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046a6:	d802      	bhi.n	80046ae <HAL_SPI_TransmitReceive+0xe6>
 80046a8:	8a3b      	ldrh	r3, [r7, #16]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d908      	bls.n	80046c0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	685a      	ldr	r2, [r3, #4]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046bc:	605a      	str	r2, [r3, #4]
 80046be:	e007      	b.n	80046d0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046da:	2b40      	cmp	r3, #64	@ 0x40
 80046dc:	d007      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046f6:	f240 8081 	bls.w	80047fc <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_SPI_TransmitReceive+0x140>
 8004702:	8a7b      	ldrh	r3, [r7, #18]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d16d      	bne.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470c:	881a      	ldrh	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	1c9a      	adds	r2, r3, #2
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004722:	b29b      	uxth	r3, r3
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800472c:	e05a      	b.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b02      	cmp	r3, #2
 800473a:	d11b      	bne.n	8004774 <HAL_SPI_TransmitReceive+0x1ac>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <HAL_SPI_TransmitReceive+0x1ac>
 8004746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004748:	2b01      	cmp	r3, #1
 800474a:	d113      	bne.n	8004774 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004750:	881a      	ldrh	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475c:	1c9a      	adds	r2, r3, #2
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004770:	2300      	movs	r3, #0
 8004772:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b01      	cmp	r3, #1
 8004780:	d11c      	bne.n	80047bc <HAL_SPI_TransmitReceive+0x1f4>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d016      	beq.n	80047bc <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004798:	b292      	uxth	r2, r2
 800479a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a0:	1c9a      	adds	r2, r3, #2
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047b8:	2301      	movs	r3, #1
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047bc:	f7fc ff2e 	bl	800161c <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d80b      	bhi.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
 80047cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d2:	d007      	beq.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80047e2:	e109      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d19f      	bne.n	800472e <HAL_SPI_TransmitReceive+0x166>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d199      	bne.n	800472e <HAL_SPI_TransmitReceive+0x166>
 80047fa:	e0e3      	b.n	80049c4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_SPI_TransmitReceive+0x244>
 8004804:	8a7b      	ldrh	r3, [r7, #18]
 8004806:	2b01      	cmp	r3, #1
 8004808:	f040 80cf 	bne.w	80049aa <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b01      	cmp	r3, #1
 8004814:	d912      	bls.n	800483c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	881a      	ldrh	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004826:	1c9a      	adds	r2, r3, #2
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004830:	b29b      	uxth	r3, r3
 8004832:	3b02      	subs	r3, #2
 8004834:	b29a      	uxth	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800483a:	e0b6      	b.n	80049aa <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	330c      	adds	r3, #12
 8004846:	7812      	ldrb	r2, [r2, #0]
 8004848:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484e:	1c5a      	adds	r2, r3, #1
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004862:	e0a2      	b.n	80049aa <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b02      	cmp	r3, #2
 8004870:	d134      	bne.n	80048dc <HAL_SPI_TransmitReceive+0x314>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d02f      	beq.n	80048dc <HAL_SPI_TransmitReceive+0x314>
 800487c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487e:	2b01      	cmp	r3, #1
 8004880:	d12c      	bne.n	80048dc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d912      	bls.n	80048b2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	881a      	ldrh	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489c:	1c9a      	adds	r2, r3, #2
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	3b02      	subs	r3, #2
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048b0:	e012      	b.n	80048d8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	330c      	adds	r3, #12
 80048bc:	7812      	ldrb	r2, [r2, #0]
 80048be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d148      	bne.n	800497c <HAL_SPI_TransmitReceive+0x3b4>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d042      	beq.n	800497c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d923      	bls.n	800494a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68da      	ldr	r2, [r3, #12]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490c:	b292      	uxth	r2, r2
 800490e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	1c9a      	adds	r2, r3, #2
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b02      	subs	r3, #2
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d81f      	bhi.n	8004978 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004946:	605a      	str	r2, [r3, #4]
 8004948:	e016      	b.n	8004978 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f103 020c 	add.w	r2, r3, #12
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004956:	7812      	ldrb	r2, [r2, #0]
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800496c:	b29b      	uxth	r3, r3
 800496e:	3b01      	subs	r3, #1
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004978:	2301      	movs	r3, #1
 800497a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800497c:	f7fc fe4e 	bl	800161c <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004988:	429a      	cmp	r2, r3
 800498a:	d803      	bhi.n	8004994 <HAL_SPI_TransmitReceive+0x3cc>
 800498c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004992:	d102      	bne.n	800499a <HAL_SPI_TransmitReceive+0x3d2>
 8004994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004996:	2b00      	cmp	r3, #0
 8004998:	d107      	bne.n	80049aa <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80049a8:	e026      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f47f af57 	bne.w	8004864 <HAL_SPI_TransmitReceive+0x29c>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f47f af50 	bne.w	8004864 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049c4:	69fa      	ldr	r2, [r7, #28]
 80049c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f93d 	bl	8004c48 <SPI_EndRxTxTransaction>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2220      	movs	r2, #32
 80049de:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ee:	e003      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3728      	adds	r7, #40	@ 0x28
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b088      	sub	sp, #32
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a1c:	f7fc fdfe 	bl	800161c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	4413      	add	r3, r2
 8004a2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a2c:	f7fc fdf6 	bl	800161c <HAL_GetTick>
 8004a30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a32:	4b39      	ldr	r3, [pc, #228]	@ (8004b18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	015b      	lsls	r3, r3, #5
 8004a38:	0d1b      	lsrs	r3, r3, #20
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	fb02 f303 	mul.w	r3, r2, r3
 8004a40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a42:	e054      	b.n	8004aee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4a:	d050      	beq.n	8004aee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a4c:	f7fc fde6 	bl	800161c <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	69fa      	ldr	r2, [r7, #28]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d902      	bls.n	8004a62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d13d      	bne.n	8004ade <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a7a:	d111      	bne.n	8004aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a84:	d004      	beq.n	8004a90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a8e:	d107      	bne.n	8004aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aa8:	d10f      	bne.n	8004aca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ab8:	601a      	str	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ac8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e017      	b.n	8004b0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4013      	ands	r3, r2
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	bf0c      	ite	eq
 8004afe:	2301      	moveq	r3, #1
 8004b00:	2300      	movne	r3, #0
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	461a      	mov	r2, r3
 8004b06:	79fb      	ldrb	r3, [r7, #7]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d19b      	bne.n	8004a44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3720      	adds	r7, #32
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	20000008 	.word	0x20000008

08004b1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b08a      	sub	sp, #40	@ 0x28
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b2e:	f7fc fd75 	bl	800161c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b3e:	f7fc fd6d 	bl	800161c <HAL_GetTick>
 8004b42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	330c      	adds	r3, #12
 8004b4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	00da      	lsls	r2, r3, #3
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	0d1b      	lsrs	r3, r3, #20
 8004b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5e:	fb02 f303 	mul.w	r3, r2, r3
 8004b62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b64:	e060      	b.n	8004c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b6c:	d107      	bne.n	8004b7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d104      	bne.n	8004b7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b84:	d050      	beq.n	8004c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b86:	f7fc fd49 	bl	800161c <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d902      	bls.n	8004b9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d13d      	bne.n	8004c18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004baa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bb4:	d111      	bne.n	8004bda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bbe:	d004      	beq.n	8004bca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc8:	d107      	bne.n	8004bda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004be2:	d10f      	bne.n	8004c04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e010      	b.n	8004c3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689a      	ldr	r2, [r3, #8]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	4013      	ands	r3, r2
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d196      	bne.n	8004b66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3728      	adds	r7, #40	@ 0x28
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000008 	.word	0x20000008

08004c48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f7ff ff5b 	bl	8004b1c <SPI_WaitFifoStateUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d007      	beq.n	8004c7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c70:	f043 0220 	orr.w	r2, r3, #32
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e046      	b.n	8004d0a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c7c:	4b25      	ldr	r3, [pc, #148]	@ (8004d14 <SPI_EndRxTxTransaction+0xcc>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a25      	ldr	r2, [pc, #148]	@ (8004d18 <SPI_EndRxTxTransaction+0xd0>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	0d5b      	lsrs	r3, r3, #21
 8004c88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c8c:	fb02 f303 	mul.w	r3, r2, r3
 8004c90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9a:	d112      	bne.n	8004cc2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	2180      	movs	r1, #128	@ 0x80
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f7ff feb0 	bl	8004a0c <SPI_WaitFlagStateUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d016      	beq.n	8004ce0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb6:	f043 0220 	orr.w	r2, r3, #32
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e023      	b.n	8004d0a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00a      	beq.n	8004cde <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd8:	2b80      	cmp	r3, #128	@ 0x80
 8004cda:	d0f2      	beq.n	8004cc2 <SPI_EndRxTxTransaction+0x7a>
 8004cdc:	e000      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x98>
        break;
 8004cde:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f7ff ff15 	bl	8004b1c <SPI_WaitFifoStateUntilTimeout>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d007      	beq.n	8004d08 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cfc:	f043 0220 	orr.w	r2, r3, #32
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e000      	b.n	8004d0a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3718      	adds	r7, #24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	20000008 	.word	0x20000008
 8004d18:	165e9f81 	.word	0x165e9f81

08004d1c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8004d1c:	b084      	sub	sp, #16
 8004d1e:	b480      	push	{r7}
 8004d20:	b085      	sub	sp, #20
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	f107 001c 	add.w	r0, r7, #28
 8004d2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004d32:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004d34:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8004d36:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8004d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8004d3a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8004d3e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8004d42:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8004d46:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	4b07      	ldr	r3, [pc, #28]	@ (8004d70 <SDMMC_Init+0x54>)
 8004d54:	4013      	ands	r3, r2
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	b004      	add	sp, #16
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	ffff8100 	.word	0xffff8100

08004d74 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2203      	movs	r2, #3
 8004dbc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004e06:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8004e0c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8004e12:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <SDMMC_SendCommand+0x50>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	fffff000 	.word	0xfffff000

08004e3c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	b2db      	uxtb	r3, r3
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b085      	sub	sp, #20
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3314      	adds	r3, #20
 8004e64:	461a      	mov	r2, r3
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	4413      	add	r3, r2
 8004e6a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
}  
 8004e70:	4618      	mov	r0, r3
 8004e72:	3714      	adds	r7, #20
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b088      	sub	sp, #32
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004e8a:	2310      	movs	r3, #16
 8004e8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004e8e:	2340      	movs	r3, #64	@ 0x40
 8004e90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004e9c:	f107 0308 	add.w	r3, r7, #8
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7ff ffa0 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8004ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eac:	2110      	movs	r1, #16
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f94e 	bl	8005150 <SDMMC_GetCmdResp1>
 8004eb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004eb6:	69fb      	ldr	r3, [r7, #28]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3720      	adds	r7, #32
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004ecc:	230c      	movs	r3, #12
 8004ece:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004ed0:	2340      	movs	r3, #64	@ 0x40
 8004ed2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004ed8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004edc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004ede:	f107 0308 	add.w	r3, r7, #8
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ff7f 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8004eea:	4a05      	ldr	r2, [pc, #20]	@ (8004f00 <SDMMC_CmdStopTransfer+0x40>)
 8004eec:	210c      	movs	r1, #12
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f92e 	bl	8005150 <SDMMC_GetCmdResp1>
 8004ef4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ef6:	69fb      	ldr	r3, [r7, #28]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	05f5e100 	.word	0x05f5e100

08004f04 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b08a      	sub	sp, #40	@ 0x28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004f14:	2307      	movs	r3, #7
 8004f16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f18:	2340      	movs	r3, #64	@ 0x40
 8004f1a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f24:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f26:	f107 0310 	add.w	r3, r7, #16
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f7ff ff5b 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f36:	2107      	movs	r1, #7
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f909 	bl	8005150 <SDMMC_GetCmdResp1>
 8004f3e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8004f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3728      	adds	r7, #40	@ 0x28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b088      	sub	sp, #32
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004f62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004f68:	f107 0308 	add.w	r3, r7, #8
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7ff ff3a 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 fb23 	bl	80055c0 <SDMMC_GetCmdError>
 8004f7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004f7c:	69fb      	ldr	r3, [r7, #28]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3720      	adds	r7, #32
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b088      	sub	sp, #32
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004f8e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8004f92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004f94:	2308      	movs	r3, #8
 8004f96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004f98:	2340      	movs	r3, #64	@ 0x40
 8004f9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fa4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004fa6:	f107 0308 	add.w	r3, r7, #8
 8004faa:	4619      	mov	r1, r3
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f7ff ff1b 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 fab6 	bl	8005524 <SDMMC_GetCmdResp7>
 8004fb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004fba:	69fb      	ldr	r3, [r7, #28]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3720      	adds	r7, #32
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004fd2:	2337      	movs	r3, #55	@ 0x37
 8004fd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004fd6:	2340      	movs	r3, #64	@ 0x40
 8004fd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fe2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004fe4:	f107 0308 	add.w	r3, r7, #8
 8004fe8:	4619      	mov	r1, r3
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f7ff fefc 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff4:	2137      	movs	r1, #55	@ 0x37
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8aa 	bl	8005150 <SDMMC_GetCmdResp1>
 8004ffc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3720      	adds	r7, #32
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b088      	sub	sp, #32
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	4b0d      	ldr	r3, [pc, #52]	@ (800504c <SDMMC_CmdAppOperCommand+0x44>)
 8005016:	4313      	orrs	r3, r2
 8005018:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800501a:	2329      	movs	r3, #41	@ 0x29
 800501c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800501e:	2340      	movs	r3, #64	@ 0x40
 8005020:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800502a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800502c:	f107 0308 	add.w	r3, r7, #8
 8005030:	4619      	mov	r1, r3
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7ff fed8 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9bf 	bl	80053bc <SDMMC_GetCmdResp3>
 800503e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005040:	69fb      	ldr	r3, [r7, #28]
}
 8005042:	4618      	mov	r0, r3
 8005044:	3720      	adds	r7, #32
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	80100000 	.word	0x80100000

08005050 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800505c:	2302      	movs	r3, #2
 800505e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005060:	23c0      	movs	r3, #192	@ 0xc0
 8005062:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005068:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800506c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800506e:	f107 0308 	add.w	r3, r7, #8
 8005072:	4619      	mov	r1, r3
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7ff feb7 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f956 	bl	800532c <SDMMC_GetCmdResp2>
 8005080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005082:	69fb      	ldr	r3, [r7, #28]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3720      	adds	r7, #32
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800509a:	2309      	movs	r3, #9
 800509c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800509e:	23c0      	movs	r3, #192	@ 0xc0
 80050a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80050a2:	2300      	movs	r3, #0
 80050a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80050a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80050ac:	f107 0308 	add.w	r3, r7, #8
 80050b0:	4619      	mov	r1, r3
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7ff fe98 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f937 	bl	800532c <SDMMC_GetCmdResp2>
 80050be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80050c0:	69fb      	ldr	r3, [r7, #28]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3720      	adds	r7, #32
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b088      	sub	sp, #32
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
 80050d2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80050d8:	2303      	movs	r3, #3
 80050da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80050dc:	2340      	movs	r3, #64	@ 0x40
 80050de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80050e0:	2300      	movs	r3, #0
 80050e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80050e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80050ea:	f107 0308 	add.w	r3, r7, #8
 80050ee:	4619      	mov	r1, r3
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f7ff fe79 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	2103      	movs	r1, #3
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f99c 	bl	8005438 <SDMMC_GetCmdResp6>
 8005100:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005102:	69fb      	ldr	r3, [r7, #28]
}
 8005104:	4618      	mov	r0, r3
 8005106:	3720      	adds	r7, #32
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b088      	sub	sp, #32
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800511a:	230d      	movs	r3, #13
 800511c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800511e:	2340      	movs	r3, #64	@ 0x40
 8005120:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005122:	2300      	movs	r3, #0
 8005124:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800512a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800512c:	f107 0308 	add.w	r3, r7, #8
 8005130:	4619      	mov	r1, r3
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7ff fe58 	bl	8004de8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8005138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513c:	210d      	movs	r1, #13
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f806 	bl	8005150 <SDMMC_GetCmdResp1>
 8005144:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005146:	69fb      	ldr	r3, [r7, #28]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3720      	adds	r7, #32
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	460b      	mov	r3, r1
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800515e:	4b70      	ldr	r3, [pc, #448]	@ (8005320 <SDMMC_GetCmdResp1+0x1d0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a70      	ldr	r2, [pc, #448]	@ (8005324 <SDMMC_GetCmdResp1+0x1d4>)
 8005164:	fba2 2303 	umull	r2, r3, r2, r3
 8005168:	0a5a      	lsrs	r2, r3, #9
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	fb02 f303 	mul.w	r3, r2, r3
 8005170:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	1e5a      	subs	r2, r3, #1
 8005176:	61fa      	str	r2, [r7, #28]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d102      	bne.n	8005182 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800517c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005180:	e0c9      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005186:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0ef      	beq.n	8005172 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1ea      	bne.n	8005172 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d004      	beq.n	80051b2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2204      	movs	r2, #4
 80051ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80051ae:	2304      	movs	r3, #4
 80051b0:	e0b1      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d004      	beq.n	80051c8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2201      	movs	r2, #1
 80051c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0a6      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	22c5      	movs	r2, #197	@ 0xc5
 80051cc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f7ff fe34 	bl	8004e3c <SDMMC_GetCommandResponse>
 80051d4:	4603      	mov	r3, r0
 80051d6:	461a      	mov	r2, r3
 80051d8:	7afb      	ldrb	r3, [r7, #11]
 80051da:	4293      	cmp	r3, r2
 80051dc:	d001      	beq.n	80051e2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80051de:	2301      	movs	r3, #1
 80051e0:	e099      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80051e2:	2100      	movs	r1, #0
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f7ff fe36 	bl	8004e56 <SDMMC_GetResponse>
 80051ea:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	4b4e      	ldr	r3, [pc, #312]	@ (8005328 <SDMMC_GetCmdResp1+0x1d8>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	e08d      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	da02      	bge.n	8005206 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005200:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005204:	e087      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005210:	2340      	movs	r3, #64	@ 0x40
 8005212:	e080      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800521e:	2380      	movs	r3, #128	@ 0x80
 8005220:	e079      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800522c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005230:	e071      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800523c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005240:	e069      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800524c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005250:	e061      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800525c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005260:	e059      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d002      	beq.n	8005272 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800526c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005270:	e051      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005278:	2b00      	cmp	r3, #0
 800527a:	d002      	beq.n	8005282 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800527c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005280:	e049      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800528c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005290:	e041      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800529c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052a0:	e039      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80052ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80052b0:	e031      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80052bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80052c0:	e029      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80052cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80052d0:	e021      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80052dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80052e0:	e019      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80052ec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80052f0:	e011      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80052fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005300:	e009      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f003 0308 	and.w	r3, r3, #8
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800530c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8005310:	e001      	b.n	8005316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005312:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005316:	4618      	mov	r0, r3
 8005318:	3720      	adds	r7, #32
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20000008 	.word	0x20000008
 8005324:	10624dd3 	.word	0x10624dd3
 8005328:	fdffe008 	.word	0xfdffe008

0800532c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005334:	4b1f      	ldr	r3, [pc, #124]	@ (80053b4 <SDMMC_GetCmdResp2+0x88>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a1f      	ldr	r2, [pc, #124]	@ (80053b8 <SDMMC_GetCmdResp2+0x8c>)
 800533a:	fba2 2303 	umull	r2, r3, r2, r3
 800533e:	0a5b      	lsrs	r3, r3, #9
 8005340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005344:	fb02 f303 	mul.w	r3, r2, r3
 8005348:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	1e5a      	subs	r2, r3, #1
 800534e:	60fa      	str	r2, [r7, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d102      	bne.n	800535a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005354:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005358:	e026      	b.n	80053a8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800535e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005366:	2b00      	cmp	r3, #0
 8005368:	d0ef      	beq.n	800534a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1ea      	bne.n	800534a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b00      	cmp	r3, #0
 800537e:	d004      	beq.n	800538a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2204      	movs	r2, #4
 8005384:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005386:	2304      	movs	r3, #4
 8005388:	e00e      	b.n	80053a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d004      	beq.n	80053a0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800539c:	2301      	movs	r3, #1
 800539e:	e003      	b.n	80053a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	22c5      	movs	r2, #197	@ 0xc5
 80053a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	20000008 	.word	0x20000008
 80053b8:	10624dd3 	.word	0x10624dd3

080053bc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80053c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005430 <SDMMC_GetCmdResp3+0x74>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1a      	ldr	r2, [pc, #104]	@ (8005434 <SDMMC_GetCmdResp3+0x78>)
 80053ca:	fba2 2303 	umull	r2, r3, r2, r3
 80053ce:	0a5b      	lsrs	r3, r3, #9
 80053d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d4:	fb02 f303 	mul.w	r3, r2, r3
 80053d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	1e5a      	subs	r2, r3, #1
 80053de:	60fa      	str	r2, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d102      	bne.n	80053ea <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80053e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80053e8:	e01b      	b.n	8005422 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d0ef      	beq.n	80053da <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1ea      	bne.n	80053da <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d004      	beq.n	800541a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2204      	movs	r2, #4
 8005414:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005416:	2304      	movs	r3, #4
 8005418:	e003      	b.n	8005422 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	22c5      	movs	r2, #197	@ 0xc5
 800541e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000008 	.word	0x20000008
 8005434:	10624dd3 	.word	0x10624dd3

08005438 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	460b      	mov	r3, r1
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005446:	4b35      	ldr	r3, [pc, #212]	@ (800551c <SDMMC_GetCmdResp6+0xe4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a35      	ldr	r2, [pc, #212]	@ (8005520 <SDMMC_GetCmdResp6+0xe8>)
 800544c:	fba2 2303 	umull	r2, r3, r2, r3
 8005450:	0a5b      	lsrs	r3, r3, #9
 8005452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005456:	fb02 f303 	mul.w	r3, r2, r3
 800545a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	1e5a      	subs	r2, r3, #1
 8005460:	61fa      	str	r2, [r7, #28]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d102      	bne.n	800546c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005466:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800546a:	e052      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005470:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0ef      	beq.n	800545c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1ea      	bne.n	800545c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548a:	f003 0304 	and.w	r3, r3, #4
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2204      	movs	r2, #4
 8005496:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005498:	2304      	movs	r3, #4
 800549a:	e03a      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d004      	beq.n	80054b2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2201      	movs	r2, #1
 80054ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e02f      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f7ff fcc2 	bl	8004e3c <SDMMC_GetCommandResponse>
 80054b8:	4603      	mov	r3, r0
 80054ba:	461a      	mov	r2, r3
 80054bc:	7afb      	ldrb	r3, [r7, #11]
 80054be:	4293      	cmp	r3, r2
 80054c0:	d001      	beq.n	80054c6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e025      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	22c5      	movs	r2, #197	@ 0xc5
 80054ca:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80054cc:	2100      	movs	r1, #0
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f7ff fcc1 	bl	8004e56 <SDMMC_GetResponse>
 80054d4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	0c1b      	lsrs	r3, r3, #16
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80054ea:	2300      	movs	r3, #0
 80054ec:	e011      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80054f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80054fc:	e009      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800550c:	e001      	b.n	8005512 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800550e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005512:	4618      	mov	r0, r3
 8005514:	3720      	adds	r7, #32
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20000008 	.word	0x20000008
 8005520:	10624dd3 	.word	0x10624dd3

08005524 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800552c:	4b22      	ldr	r3, [pc, #136]	@ (80055b8 <SDMMC_GetCmdResp7+0x94>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a22      	ldr	r2, [pc, #136]	@ (80055bc <SDMMC_GetCmdResp7+0x98>)
 8005532:	fba2 2303 	umull	r2, r3, r2, r3
 8005536:	0a5b      	lsrs	r3, r3, #9
 8005538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800553c:	fb02 f303 	mul.w	r3, r2, r3
 8005540:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	1e5a      	subs	r2, r3, #1
 8005546:	60fa      	str	r2, [r7, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800554c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005550:	e02c      	b.n	80055ac <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005556:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800555e:	2b00      	cmp	r3, #0
 8005560:	d0ef      	beq.n	8005542 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1ea      	bne.n	8005542 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2204      	movs	r2, #4
 800557c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800557e:	2304      	movs	r3, #4
 8005580:	e014      	b.n	80055ac <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	d004      	beq.n	8005598 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005594:	2301      	movs	r3, #1
 8005596:	e009      	b.n	80055ac <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800559c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2240      	movs	r2, #64	@ 0x40
 80055a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80055aa:	2300      	movs	r3, #0
  
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	20000008 	.word	0x20000008
 80055bc:	10624dd3 	.word	0x10624dd3

080055c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80055c8:	4b11      	ldr	r3, [pc, #68]	@ (8005610 <SDMMC_GetCmdError+0x50>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a11      	ldr	r2, [pc, #68]	@ (8005614 <SDMMC_GetCmdError+0x54>)
 80055ce:	fba2 2303 	umull	r2, r3, r2, r3
 80055d2:	0a5b      	lsrs	r3, r3, #9
 80055d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d8:	fb02 f303 	mul.w	r3, r2, r3
 80055dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1e5a      	subs	r2, r3, #1
 80055e2:	60fa      	str	r2, [r7, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80055e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80055ec:	e009      	b.n	8005602 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d0f1      	beq.n	80055de <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	22c5      	movs	r2, #197	@ 0xc5
 80055fe:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	20000008 	.word	0x20000008
 8005614:	10624dd3 	.word	0x10624dd3

08005618 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS
disk_status(BYTE pdrv /* Physical drive nmuber to identify the drive */
)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	4603      	mov	r3, r0
 8005620:	71fb      	strb	r3, [r7, #7]
  if (pdrv)
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <disk_status+0x14>
  {
    return STA_NOINIT;
 8005628:	2301      	movs	r3, #1
 800562a:	e002      	b.n	8005632 <disk_status+0x1a>
  }
  return Stat;
 800562c:	4b04      	ldr	r3, [pc, #16]	@ (8005640 <disk_status+0x28>)
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	b2db      	uxtb	r3, r3
}
 8005632:	4618      	mov	r0, r3
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	20000011 	.word	0x20000011

08005644 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS
disk_initialize(BYTE pdrv /* Physical drive nmuber to identify the drive */
)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
 800564a:	4603      	mov	r3, r0
 800564c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800564e:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <disk_initialize+0x38>)
 8005650:	2201      	movs	r2, #1
 8005652:	701a      	strb	r2, [r3, #0]
  if (BSP_SD_SPI_Init() == MSD_OK)
 8005654:	f7fa ff84 	bl	8000560 <BSP_SD_SPI_Init>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d107      	bne.n	800566e <disk_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800565e:	4b07      	ldr	r3, [pc, #28]	@ (800567c <disk_initialize+0x38>)
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	b2db      	uxtb	r3, r3
 8005664:	f023 0301 	bic.w	r3, r3, #1
 8005668:	b2da      	uxtb	r2, r3
 800566a:	4b04      	ldr	r3, [pc, #16]	@ (800567c <disk_initialize+0x38>)
 800566c:	701a      	strb	r2, [r3, #0]
  }
  return Stat;
 800566e:	4b03      	ldr	r3, [pc, #12]	@ (800567c <disk_initialize+0x38>)
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	b2db      	uxtb	r3, r3
}
 8005674:	4618      	mov	r0, r3
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	20000011 	.word	0x20000011

08005680 <disk_read>:
disk_read(BYTE  pdrv,   /* Physical drive nmuber to identify the drive */
          BYTE *buff,   /* Data buffer to store read data */
          LBA_t sector, /* Start sector in LBA */
          UINT  count   /* Number of sectors to read */
)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	603b      	str	r3, [r7, #0]
 800568c:	4603      	mov	r3, r0
 800568e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	75fb      	strb	r3, [r7, #23]

  if (BSP_SD_SPI_ReadBlocks(
 8005694:	f247 5330 	movw	r3, #30000	@ 0x7530
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	68b8      	ldr	r0, [r7, #8]
 800569e:	f7fb f89b 	bl	80007d8 <BSP_SD_SPI_ReadBlocks>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <disk_read+0x2c>
          (uint32_t *)buff, (uint32_t)(sector), count, SD_TIMEOUT)
      == MSD_OK)
  {
    res = RES_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80056ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3718      	adds	r7, #24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <disk_write>:
 * @retval DRESULT: Operation result
 */

DRESULT
disk_write(BYTE pdrv, const BYTE *buff, LBA_t sector, UINT count)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b086      	sub	sp, #24
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	603b      	str	r3, [r7, #0]
 80056c2:	4603      	mov	r3, r0
 80056c4:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	75fb      	strb	r3, [r7, #23]

  if (BSP_SD_SPI_WriteBlocks(
 80056ca:	f247 5330 	movw	r3, #30000	@ 0x7530
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	68b8      	ldr	r0, [r7, #8]
 80056d4:	f7fb f8d4 	bl	8000880 <BSP_SD_SPI_WriteBlocks>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <disk_write+0x2c>
          (uint32_t *)buff, (uint32_t)(sector), count, SD_TIMEOUT)
      == MSD_OK)
  {
    res = RES_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80056e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <disk_ioctl>:
DRESULT
disk_ioctl(BYTE  pdrv, /* Physical drive nmuber (0..) */
           BYTE  cmd,  /* Control code */
           void *buff  /* Buffer to send/receive control data */
)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	603a      	str	r2, [r7, #0]
 80056f6:	71fb      	strb	r3, [r7, #7]
 80056f8:	460b      	mov	r3, r1
 80056fa:	71bb      	strb	r3, [r7, #6]
  DRESULT               res = RES_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	75fb      	strb	r3, [r7, #23]
  BSP_SD_SPI_CardInfo CardInfo;

  if (Stat & STA_NOINIT)
 8005700:	4b22      	ldr	r3, [pc, #136]	@ (800578c <disk_ioctl+0xa0>)
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	b2db      	uxtb	r3, r3
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <disk_ioctl+0x26>
  {
    return RES_NOTRDY;
 800570e:	2303      	movs	r3, #3
 8005710:	e037      	b.n	8005782 <disk_ioctl+0x96>
  }

  switch (cmd)
 8005712:	79bb      	ldrb	r3, [r7, #6]
 8005714:	2b03      	cmp	r3, #3
 8005716:	d831      	bhi.n	800577c <disk_ioctl+0x90>
 8005718:	a201      	add	r2, pc, #4	@ (adr r2, 8005720 <disk_ioctl+0x34>)
 800571a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800571e:	bf00      	nop
 8005720:	08005731 	.word	0x08005731
 8005724:	08005737 	.word	0x08005737
 8005728:	0800574d 	.word	0x0800574d
 800572c:	08005765 	.word	0x08005765
  {
    /* Make sure that no pending write process */
    case CTRL_SYNC:
      res = RES_OK;
 8005730:	2300      	movs	r3, #0
 8005732:	75fb      	strb	r3, [r7, #23]
      break;
 8005734:	e024      	b.n	8005780 <disk_ioctl+0x94>

    /* Get number of sectors on the disk (DWORD) */
    case GET_SECTOR_COUNT:
      BSP_SD_SPI_GetCardInfo(&CardInfo);
 8005736:	f107 0308 	add.w	r3, r7, #8
 800573a:	4618      	mov	r0, r3
 800573c:	f7fb f916 	bl	800096c <BSP_SD_SPI_GetCardInfo>
      *(DWORD *)buff = CardInfo.LogBlockNbr;
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	601a      	str	r2, [r3, #0]
      res            = RES_OK;
 8005746:	2300      	movs	r3, #0
 8005748:	75fb      	strb	r3, [r7, #23]
      break;
 800574a:	e019      	b.n	8005780 <disk_ioctl+0x94>

    /* Get R/W sector size (WORD) */
    case GET_SECTOR_SIZE:
      BSP_SD_SPI_GetCardInfo(&CardInfo);
 800574c:	f107 0308 	add.w	r3, r7, #8
 8005750:	4618      	mov	r0, r3
 8005752:	f7fb f90b 	bl	800096c <BSP_SD_SPI_GetCardInfo>
      *(WORD *)buff = CardInfo.LogBlockSize;
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	b29a      	uxth	r2, r3
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	801a      	strh	r2, [r3, #0]
      res           = RES_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	75fb      	strb	r3, [r7, #23]
      break;
 8005762:	e00d      	b.n	8005780 <disk_ioctl+0x94>

    /* Get erase block size in unit of sector (DWORD) */
    case GET_BLOCK_SIZE:
      BSP_SD_SPI_GetCardInfo(&CardInfo);
 8005764:	f107 0308 	add.w	r3, r7, #8
 8005768:	4618      	mov	r0, r3
 800576a:	f7fb f8ff 	bl	800096c <BSP_SD_SPI_GetCardInfo>
      *(DWORD *)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	0a5a      	lsrs	r2, r3, #9
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	601a      	str	r2, [r3, #0]
      res            = RES_OK;
 8005776:	2300      	movs	r3, #0
 8005778:	75fb      	strb	r3, [r7, #23]
      break;
 800577a:	e001      	b.n	8005780 <disk_ioctl+0x94>

    default:
      res = RES_PARERR;
 800577c:	2304      	movs	r3, #4
 800577e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005780:	7dfb      	ldrb	r3, [r7, #23]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	20000011 	.word	0x20000011

08005790 <get_fattime>:
 * @param  None
 * @retval Time in DWORD
 */
__weak DWORD
get_fattime (void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  return 0;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3301      	adds	r3, #1
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80057b0:	89fb      	ldrh	r3, [r7, #14]
 80057b2:	021b      	lsls	r3, r3, #8
 80057b4:	b21a      	sxth	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	4313      	orrs	r3, r2
 80057be:	b21b      	sxth	r3, r3
 80057c0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80057c2:	89fb      	ldrh	r3, [r7, #14]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3303      	adds	r3, #3
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	021b      	lsls	r3, r3, #8
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	3202      	adds	r2, #2
 80057e8:	7812      	ldrb	r2, [r2, #0]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	021b      	lsls	r3, r3, #8
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	3201      	adds	r2, #1
 80057f6:	7812      	ldrb	r2, [r2, #0]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	021b      	lsls	r3, r3, #8
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	7812      	ldrb	r2, [r2, #0]
 8005804:	4313      	orrs	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]
	return rv;
 8005808:	68fb      	ldr	r3, [r7, #12]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	460b      	mov	r3, r1
 8005820:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	887a      	ldrh	r2, [r7, #2]
 800582a:	b2d2      	uxtb	r2, r2
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	887b      	ldrh	r3, [r7, #2]
 8005830:	0a1b      	lsrs	r3, r3, #8
 8005832:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	1c5a      	adds	r2, r3, #1
 8005838:	607a      	str	r2, [r7, #4]
 800583a:	887a      	ldrh	r2, [r7, #2]
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	701a      	strb	r2, [r3, #0]
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	607a      	str	r2, [r7, #4]
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	0a1b      	lsrs	r3, r3, #8
 8005866:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	607a      	str	r2, [r7, #4]
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	b2d2      	uxtb	r2, r2
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	0a1b      	lsrs	r3, r3, #8
 8005878:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	607a      	str	r2, [r7, #4]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	0a1b      	lsrs	r3, r3, #8
 800588a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	1c5a      	adds	r2, r3, #1
 8005890:	607a      	str	r2, [r7, #4]
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	701a      	strb	r2, [r3, #0]
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	4603      	mov	r3, r0
 80058ac:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <dbc_1st+0x14>
 80058b4:	2300      	movs	r3, #0
 80058b6:	e000      	b.n	80058ba <dbc_1st+0x16>
#endif
	return 0;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	4603      	mov	r3, r0
 80058ce:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <dbc_2nd+0x14>
 80058d6:	2300      	movs	r3, #0
 80058d8:	e000      	b.n	80058dc <dbc_2nd+0x16>
#endif
	return 0;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	617a      	str	r2, [r7, #20]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 8005900:	8a7b      	ldrh	r3, [r7, #18]
 8005902:	b2db      	uxtb	r3, r3
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff ffcd 	bl	80058a4 <dbc_1st>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d015      	beq.n	800593c <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	1c5a      	adds	r2, r3, #1
 8005914:	617a      	str	r2, [r7, #20]
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 800591a:	7c7b      	ldrb	r3, [r7, #17]
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff ffd2 	bl	80058c6 <dbc_2nd>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d102      	bne.n	800592e <tchar2uni+0x46>
 8005928:	f04f 33ff 	mov.w	r3, #4294967295
 800592c:	e01d      	b.n	800596a <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 800592e:	8a7b      	ldrh	r3, [r7, #18]
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	b29a      	uxth	r2, r3
 8005934:	7c7b      	ldrb	r3, [r7, #17]
 8005936:	b29b      	uxth	r3, r3
 8005938:	4413      	add	r3, r2
 800593a:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 800593c:	8a7b      	ldrh	r3, [r7, #18]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00d      	beq.n	800595e <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 8005942:	8a7b      	ldrh	r3, [r7, #18]
 8005944:	f240 3152 	movw	r1, #850	@ 0x352
 8005948:	4618      	mov	r0, r3
 800594a:	f002 fb57 	bl	8007ffc <ff_oem2uni>
 800594e:	4603      	mov	r3, r0
 8005950:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 8005952:	8a7b      	ldrh	r3, [r7, #18]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d102      	bne.n	800595e <tchar2uni+0x76>
 8005958:	f04f 33ff 	mov.w	r3, #4294967295
 800595c:	e005      	b.n	800596a <tchar2uni+0x82>
	}
	uc = wc;
 800595e:	8a7b      	ldrh	r3, [r7, #18]
 8005960:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	601a      	str	r2, [r3, #0]
	return uc;
 8005968:	68fb      	ldr	r3, [r7, #12]
}
 800596a:	4618      	mov	r0, r3
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b084      	sub	sp, #16
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	791b      	ldrb	r3, [r3, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d02c      	beq.n	80059e0 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	7858      	ldrb	r0, [r3, #1]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005994:	2301      	movs	r3, #1
 8005996:	f7ff fe8e 	bl	80056b6 <disk_write>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d11d      	bne.n	80059dc <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ae:	1ad2      	subs	r2, r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d213      	bcs.n	80059e0 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	78db      	ldrb	r3, [r3, #3]
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d10f      	bne.n	80059e0 <sync_window+0x6e>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	7858      	ldrb	r0, [r3, #1]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	441a      	add	r2, r3
 80059d4:	2301      	movs	r3, #1
 80059d6:	f7ff fe6e 	bl	80056b6 <disk_write>
 80059da:	e001      	b.n	80059e0 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 80059dc:	2301      	movs	r3, #1
 80059de:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
 80059f2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d01b      	beq.n	8005a3a <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7ff ffb5 	bl	8005972 <sync_window>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d113      	bne.n	8005a3a <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	7858      	ldrb	r0, [r3, #1]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	683a      	ldr	r2, [r7, #0]
 8005a20:	f7ff fe2e 	bl	8005680 <disk_read>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d004      	beq.n	8005a34 <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8005a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a2e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7ff ff90 	bl	8005972 <sync_window>
 8005a52:	4603      	mov	r3, r0
 8005a54:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d158      	bne.n	8005b0e <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d148      	bne.n	8005af6 <sync_fs+0xb2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	795b      	ldrb	r3, [r3, #5]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d144      	bne.n	8005af6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	3338      	adds	r3, #56	@ 0x38
 8005a70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a74:	2100      	movs	r1, #0
 8005a76:	4618      	mov	r0, r3
 8005a78:	f002 fb90 	bl	800819c <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3338      	adds	r3, #56	@ 0x38
 8005a80:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005a84:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff fec4 	bl	8005816 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	3338      	adds	r3, #56	@ 0x38
 8005a92:	4921      	ldr	r1, [pc, #132]	@ (8005b18 <sync_fs+0xd4>)
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7ff fed9 	bl	800584c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3338      	adds	r3, #56	@ 0x38
 8005a9e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005aa2:	491e      	ldr	r1, [pc, #120]	@ (8005b1c <sync_fs+0xd8>)
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fed1 	bl	800584c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3338      	adds	r3, #56	@ 0x38
 8005aae:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	4610      	mov	r0, r2
 8005aba:	f7ff fec7 	bl	800584c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	3338      	adds	r3, #56	@ 0x38
 8005ac2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	4619      	mov	r1, r3
 8005acc:	4610      	mov	r0, r2
 8005ace:	f7ff febd 	bl	800584c <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	7858      	ldrb	r0, [r3, #1]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005aea:	2301      	movs	r3, #1
 8005aec:	f7ff fde3 	bl	80056b6 <disk_write>
			fs->fsi_flag = 0;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	785b      	ldrb	r3, [r3, #1]
 8005afa:	2200      	movs	r2, #0
 8005afc:	2100      	movs	r1, #0
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7ff fdf4 	bl	80056ec <disk_ioctl>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <sync_fs+0xca>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}
 8005b18:	41615252 	.word	0x41615252
 8005b1c:	61417272 	.word	0x61417272

08005b20 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	3b02      	subs	r3, #2
 8005b2e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	69db      	ldr	r3, [r3, #28]
 8005b34:	3b02      	subs	r3, #2
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d301      	bcc.n	8005b40 <clst2sect+0x20>
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e008      	b.n	8005b52 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	895b      	ldrh	r3, [r3, #10]
 8005b48:	4619      	mov	r1, r3
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	fb01 f303 	mul.w	r3, r1, r3
 8005b50:	4413      	add	r3, r2
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b086      	sub	sp, #24
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
 8005b66:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d904      	bls.n	8005b7e <get_fat+0x20>
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	69db      	ldr	r3, [r3, #28]
 8005b78:	683a      	ldr	r2, [r7, #0]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d302      	bcc.n	8005b84 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005b7e:	2301      	movs	r3, #1
 8005b80:	617b      	str	r3, [r7, #20]
 8005b82:	e08e      	b.n	8005ca2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005b84:	f04f 33ff 	mov.w	r3, #4294967295
 8005b88:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	2b03      	cmp	r3, #3
 8005b90:	d061      	beq.n	8005c56 <get_fat+0xf8>
 8005b92:	2b03      	cmp	r3, #3
 8005b94:	dc7b      	bgt.n	8005c8e <get_fat+0x130>
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d002      	beq.n	8005ba0 <get_fat+0x42>
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d041      	beq.n	8005c22 <get_fat+0xc4>
 8005b9e:	e076      	b.n	8005c8e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	085b      	lsrs	r3, r3, #1
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	4413      	add	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	0a5b      	lsrs	r3, r3, #9
 8005bb6:	4413      	add	r3, r2
 8005bb8:	4619      	mov	r1, r3
 8005bba:	6938      	ldr	r0, [r7, #16]
 8005bbc:	f7ff ff15 	bl	80059ea <move_window>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d166      	bne.n	8005c94 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	60fa      	str	r2, [r7, #12]
 8005bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005bd8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	0a5b      	lsrs	r3, r3, #9
 8005be2:	4413      	add	r3, r2
 8005be4:	4619      	mov	r1, r3
 8005be6:	6938      	ldr	r0, [r7, #16]
 8005be8:	f7ff feff 	bl	80059ea <move_window>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d152      	bne.n	8005c98 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c00:	021b      	lsls	r3, r3, #8
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <get_fat+0xba>
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	091b      	lsrs	r3, r3, #4
 8005c16:	e002      	b.n	8005c1e <get_fat+0xc0>
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c1e:	617b      	str	r3, [r7, #20]
			break;
 8005c20:	e03f      	b.n	8005ca2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	0a1b      	lsrs	r3, r3, #8
 8005c2a:	4413      	add	r3, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6938      	ldr	r0, [r7, #16]
 8005c30:	f7ff fedb 	bl	80059ea <move_window>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d130      	bne.n	8005c9c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005c48:	4413      	add	r3, r2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff fda8 	bl	80057a0 <ld_word>
 8005c50:	4603      	mov	r3, r0
 8005c52:	617b      	str	r3, [r7, #20]
			break;
 8005c54:	e025      	b.n	8005ca2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	09db      	lsrs	r3, r3, #7
 8005c5e:	4413      	add	r3, r2
 8005c60:	4619      	mov	r1, r3
 8005c62:	6938      	ldr	r0, [r7, #16]
 8005c64:	f7ff fec1 	bl	80059ea <move_window>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d118      	bne.n	8005ca0 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005c7c:	4413      	add	r3, r2
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7ff fda6 	bl	80057d0 <ld_dword>
 8005c84:	4603      	mov	r3, r0
 8005c86:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005c8a:	617b      	str	r3, [r7, #20]
			break;
 8005c8c:	e009      	b.n	8005ca2 <get_fat+0x144>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 8005c8e:	2301      	movs	r3, #1
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e006      	b.n	8005ca2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005c94:	bf00      	nop
 8005c96:	e004      	b.n	8005ca2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005c98:	bf00      	nop
 8005c9a:	e002      	b.n	8005ca2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005c9c:	bf00      	nop
 8005c9e:	e000      	b.n	8005ca2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005ca0:	bf00      	nop
		}
	}

	return val;
 8005ca2:	697b      	ldr	r3, [r7, #20]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3718      	adds	r7, #24
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005cac:	b590      	push	{r4, r7, lr}
 8005cae:	b089      	sub	sp, #36	@ 0x24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005cb8:	2302      	movs	r3, #2
 8005cba:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	f240 80d9 	bls.w	8005e76 <put_fat+0x1ca>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	68ba      	ldr	r2, [r7, #8]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	f080 80d3 	bcs.w	8005e76 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	f000 8096 	beq.w	8005e06 <put_fat+0x15a>
 8005cda:	2b03      	cmp	r3, #3
 8005cdc:	f300 80cb 	bgt.w	8005e76 <put_fat+0x1ca>
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d002      	beq.n	8005cea <put_fat+0x3e>
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d06e      	beq.n	8005dc6 <put_fat+0x11a>
 8005ce8:	e0c5      	b.n	8005e76 <put_fat+0x1ca>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	085b      	lsrs	r3, r3, #1
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	0a5b      	lsrs	r3, r3, #9
 8005d00:	4413      	add	r3, r2
 8005d02:	4619      	mov	r1, r3
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f7ff fe70 	bl	80059ea <move_window>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005d0e:	7ffb      	ldrb	r3, [r7, #31]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f040 80a9 	bne.w	8005e68 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	1c59      	adds	r1, r3, #1
 8005d20:	61b9      	str	r1, [r7, #24]
 8005d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d26:	4413      	add	r3, r2
 8005d28:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00d      	beq.n	8005d50 <put_fat+0xa4>
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	781b      	ldrb	r3, [r3, #0]
 8005d38:	b25b      	sxtb	r3, r3
 8005d3a:	f003 030f 	and.w	r3, r3, #15
 8005d3e:	b25a      	sxtb	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	011b      	lsls	r3, r3, #4
 8005d46:	b25b      	sxtb	r3, r3
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	b25b      	sxtb	r3, r3
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	e001      	b.n	8005d54 <put_fat+0xa8>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	0a5b      	lsrs	r3, r3, #9
 8005d66:	4413      	add	r3, r2
 8005d68:	4619      	mov	r1, r3
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f7ff fe3d 	bl	80059ea <move_window>
 8005d70:	4603      	mov	r3, r0
 8005d72:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005d74:	7ffb      	ldrb	r3, [r7, #31]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d178      	bne.n	8005e6c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d86:	4413      	add	r3, r2
 8005d88:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <put_fat+0xf0>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	091b      	lsrs	r3, r3, #4
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	e00e      	b.n	8005dba <put_fat+0x10e>
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	b25b      	sxtb	r3, r3
 8005da2:	f023 030f 	bic.w	r3, r3, #15
 8005da6:	b25a      	sxtb	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	0a1b      	lsrs	r3, r3, #8
 8005dac:	b25b      	sxtb	r3, r3
 8005dae:	f003 030f 	and.w	r3, r3, #15
 8005db2:	b25b      	sxtb	r3, r3
 8005db4:	4313      	orrs	r3, r2
 8005db6:	b25b      	sxtb	r3, r3
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	711a      	strb	r2, [r3, #4]
			break;
 8005dc4:	e057      	b.n	8005e76 <put_fat+0x1ca>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	0a1b      	lsrs	r3, r3, #8
 8005dce:	4413      	add	r3, r2
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f7ff fe09 	bl	80059ea <move_window>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005ddc:	7ffb      	ldrb	r3, [r7, #31]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d146      	bne.n	8005e70 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005df0:	4413      	add	r3, r2
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	b292      	uxth	r2, r2
 8005df6:	4611      	mov	r1, r2
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7ff fd0c 	bl	8005816 <st_word>
			fs->wflag = 1;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2201      	movs	r2, #1
 8005e02:	711a      	strb	r2, [r3, #4]
			break;
 8005e04:	e037      	b.n	8005e76 <put_fat+0x1ca>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	09db      	lsrs	r3, r3, #7
 8005e0e:	4413      	add	r3, r2
 8005e10:	4619      	mov	r1, r3
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f7ff fde9 	bl	80059ea <move_window>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005e1c:	7ffb      	ldrb	r3, [r7, #31]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d128      	bne.n	8005e74 <put_fat+0x1c8>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005e36:	4413      	add	r3, r2
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff fcc9 	bl	80057d0 <ld_dword>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005e44:	4323      	orrs	r3, r4
 8005e46:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005e56:	4413      	add	r3, r2
 8005e58:	6879      	ldr	r1, [r7, #4]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7ff fcf6 	bl	800584c <st_dword>
			fs->wflag = 1;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2201      	movs	r2, #1
 8005e64:	711a      	strb	r2, [r3, #4]
			break;
 8005e66:	e006      	b.n	8005e76 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e68:	bf00      	nop
 8005e6a:	e004      	b.n	8005e76 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e6c:	bf00      	nop
 8005e6e:	e002      	b.n	8005e76 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e70:	bf00      	nop
 8005e72:	e000      	b.n	8005e76 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005e74:	bf00      	nop
		}
	}
	return res;
 8005e76:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3724      	adds	r7, #36	@ 0x24
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd90      	pop	{r4, r7, pc}

08005e80 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b088      	sub	sp, #32
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d904      	bls.n	8005ea6 <remove_chain+0x26>
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d301      	bcc.n	8005eaa <remove_chain+0x2a>
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	e04b      	b.n	8005f42 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00c      	beq.n	8005eca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005eb4:	6879      	ldr	r1, [r7, #4]
 8005eb6:	69b8      	ldr	r0, [r7, #24]
 8005eb8:	f7ff fef8 	bl	8005cac <put_fat>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005ec0:	7ffb      	ldrb	r3, [r7, #31]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <remove_chain+0x4a>
 8005ec6:	7ffb      	ldrb	r3, [r7, #31]
 8005ec8:	e03b      	b.n	8005f42 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005eca:	68b9      	ldr	r1, [r7, #8]
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f7ff fe46 	bl	8005b5e <get_fat>
 8005ed2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d031      	beq.n	8005f3e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <remove_chain+0x64>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e02e      	b.n	8005f42 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eea:	d101      	bne.n	8005ef0 <remove_chain+0x70>
 8005eec:	2301      	movs	r3, #1
 8005eee:	e028      	b.n	8005f42 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	69b8      	ldr	r0, [r7, #24]
 8005ef6:	f7ff fed9 	bl	8005cac <put_fat>
 8005efa:	4603      	mov	r3, r0
 8005efc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005efe:	7ffb      	ldrb	r3, [r7, #31]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <remove_chain+0x88>
 8005f04:	7ffb      	ldrb	r3, [r7, #31]
 8005f06:	e01c      	b.n	8005f42 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	695a      	ldr	r2, [r3, #20]
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	3b02      	subs	r3, #2
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d20b      	bcs.n	8005f2e <remove_chain+0xae>
			fs->free_clst++;
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	1c5a      	adds	r2, r3, #1
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	795b      	ldrb	r3, [r3, #5]
 8005f24:	f043 0301 	orr.w	r3, r3, #1
 8005f28:	b2da      	uxtb	r2, r3
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d3c6      	bcc.n	8005eca <remove_chain+0x4a>
 8005f3c:	e000      	b.n	8005f40 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005f3e:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3720      	adds	r7, #32
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b088      	sub	sp, #32
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10d      	bne.n	8005f7c <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d004      	beq.n	8005f76 <create_chain+0x2c>
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d31b      	bcc.n	8005fae <create_chain+0x64>
 8005f76:	2301      	movs	r3, #1
 8005f78:	61bb      	str	r3, [r7, #24]
 8005f7a:	e018      	b.n	8005fae <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005f7c:	6839      	ldr	r1, [r7, #0]
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7ff fded 	bl	8005b5e <get_fat>
 8005f84:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d801      	bhi.n	8005f90 <create_chain+0x46>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e0a9      	b.n	80060e4 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f96:	d101      	bne.n	8005f9c <create_chain+0x52>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	e0a3      	b.n	80060e4 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d201      	bcs.n	8005faa <create_chain+0x60>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	e09c      	b.n	80060e4 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <create_chain+0x70>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	e094      	b.n	80060e4 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d129      	bne.n	800601a <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	69fa      	ldr	r2, [r7, #28]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d301      	bcc.n	8005fda <create_chain+0x90>
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 8005fda:	69f9      	ldr	r1, [r7, #28]
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff fdbe 	bl	8005b5e <get_fat>
 8005fe2:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d003      	beq.n	8005ff2 <create_chain+0xa8>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff0:	d101      	bne.n	8005ff6 <create_chain+0xac>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	e076      	b.n	80060e4 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00e      	beq.n	800601a <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d906      	bls.n	8006016 <create_chain+0xcc>
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	429a      	cmp	r2, r3
 8006010:	d201      	bcs.n	8006016 <create_chain+0xcc>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 8006016:	2300      	movs	r3, #0
 8006018:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d129      	bne.n	8006074 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	3301      	adds	r3, #1
 8006028:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	69fa      	ldr	r2, [r7, #28]
 8006030:	429a      	cmp	r2, r3
 8006032:	d307      	bcc.n	8006044 <create_chain+0xfa>
					ncl = 2;
 8006034:	2302      	movs	r3, #2
 8006036:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	429a      	cmp	r2, r3
 800603e:	d901      	bls.n	8006044 <create_chain+0xfa>
 8006040:	2300      	movs	r3, #0
 8006042:	e04f      	b.n	80060e4 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006044:	69f9      	ldr	r1, [r7, #28]
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f7ff fd89 	bl	8005b5e <get_fat>
 800604c:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00e      	beq.n	8006072 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d003      	beq.n	8006062 <create_chain+0x118>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006060:	d101      	bne.n	8006066 <create_chain+0x11c>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	e03e      	b.n	80060e4 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	429a      	cmp	r2, r3
 800606c:	d1da      	bne.n	8006024 <create_chain+0xda>
 800606e:	2300      	movs	r3, #0
 8006070:	e038      	b.n	80060e4 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 8006072:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 8006074:	f04f 32ff 	mov.w	r2, #4294967295
 8006078:	69f9      	ldr	r1, [r7, #28]
 800607a:	6938      	ldr	r0, [r7, #16]
 800607c:	f7ff fe16 	bl	8005cac <put_fat>
 8006080:	4603      	mov	r3, r0
 8006082:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006084:	7dfb      	ldrb	r3, [r7, #23]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <create_chain+0x154>
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d006      	beq.n	800609e <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 8006090:	69fa      	ldr	r2, [r7, #28]
 8006092:	6839      	ldr	r1, [r7, #0]
 8006094:	6938      	ldr	r0, [r7, #16]
 8006096:	f7ff fe09 	bl	8005cac <put_fat>
 800609a:	4603      	mov	r3, r0
 800609c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800609e:	7dfb      	ldrb	r3, [r7, #23]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d116      	bne.n	80060d2 <create_chain+0x188>
		fs->last_clst = ncl;
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	3b02      	subs	r3, #2
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d804      	bhi.n	80060c2 <create_chain+0x178>
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	1e5a      	subs	r2, r3, #1
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	795b      	ldrb	r3, [r3, #5]
 80060c6:	f043 0301 	orr.w	r3, r3, #1
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	715a      	strb	r2, [r3, #5]
 80060d0:	e007      	b.n	80060e2 <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80060d2:	7dfb      	ldrb	r3, [r7, #23]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d102      	bne.n	80060de <create_chain+0x194>
 80060d8:	f04f 33ff 	mov.w	r3, #4294967295
 80060dc:	e000      	b.n	80060e0 <create_chain+0x196>
 80060de:	2301      	movs	r3, #1
 80060e0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80060e2:	69fb      	ldr	r3, [r7, #28]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3720      	adds	r7, #32
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff fc3b 	bl	8005972 <sync_window>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <dir_clear+0x1a>
 8006102:	2301      	movs	r3, #1
 8006104:	e036      	b.n	8006174 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8006106:	6839      	ldr	r1, [r7, #0]
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff fd09 	bl	8005b20 <clst2sect>
 800610e:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	635a      	str	r2, [r3, #52]	@ 0x34
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	3338      	adds	r3, #56	@ 0x38
 800611a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800611e:	2100      	movs	r1, #0
 8006120:	4618      	mov	r0, r3
 8006122:	f002 f83b 	bl	800819c <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	3338      	adds	r3, #56	@ 0x38
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	2301      	movs	r3, #1
 800612e:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8006130:	2300      	movs	r3, #0
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	e003      	b.n	800613e <dir_clear+0x52>
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	4413      	add	r3, r2
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	895b      	ldrh	r3, [r3, #10]
 8006142:	461a      	mov	r2, r3
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	4293      	cmp	r3, r2
 8006148:	d20b      	bcs.n	8006162 <dir_clear+0x76>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	7858      	ldrb	r0, [r3, #1]
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	441a      	add	r2, r3
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	68f9      	ldr	r1, [r7, #12]
 8006158:	f7ff faad 	bl	80056b6 <disk_write>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0e9      	beq.n	8006136 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	895b      	ldrh	r3, [r3, #10]
 8006166:	461a      	mov	r2, r3
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	4293      	cmp	r3, r2
 800616c:	bf14      	ite	ne
 800616e:	2301      	movne	r3, #1
 8006170:	2300      	moveq	r3, #0
 8006172:	b2db      	uxtb	r3, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	3718      	adds	r7, #24
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006192:	d204      	bcs.n	800619e <dir_sdi+0x22>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f003 031f 	and.w	r3, r3, #31
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <dir_sdi+0x26>
		return FR_INT_ERR;
 800619e:	2302      	movs	r3, #2
 80061a0:	e063      	b.n	800626a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d106      	bne.n	80061c2 <dir_sdi+0x46>
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d902      	bls.n	80061c2 <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c0:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10c      	bne.n	80061e2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	095b      	lsrs	r3, r3, #5
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	8912      	ldrh	r2, [r2, #8]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d301      	bcc.n	80061d8 <dir_sdi+0x5c>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e048      	b.n	800626a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	619a      	str	r2, [r3, #24]
 80061e0:	e029      	b.n	8006236 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	895b      	ldrh	r3, [r3, #10]
 80061e6:	025b      	lsls	r3, r3, #9
 80061e8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80061ea:	e019      	b.n	8006220 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6979      	ldr	r1, [r7, #20]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fcb4 	bl	8005b5e <get_fat>
 80061f6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fe:	d101      	bne.n	8006204 <dir_sdi+0x88>
 8006200:	2301      	movs	r3, #1
 8006202:	e032      	b.n	800626a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	2b01      	cmp	r3, #1
 8006208:	d904      	bls.n	8006214 <dir_sdi+0x98>
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	429a      	cmp	r2, r3
 8006212:	d301      	bcc.n	8006218 <dir_sdi+0x9c>
 8006214:	2302      	movs	r3, #2
 8006216:	e028      	b.n	800626a <dir_sdi+0xee>
			ofs -= csz;
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	429a      	cmp	r2, r3
 8006226:	d2e1      	bcs.n	80061ec <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 8006228:	6979      	ldr	r1, [r7, #20]
 800622a:	6938      	ldr	r0, [r7, #16]
 800622c:	f7ff fc78 	bl	8005b20 <clst2sect>
 8006230:	4602      	mov	r2, r0
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <dir_sdi+0xcc>
 8006244:	2302      	movs	r3, #2
 8006246:	e010      	b.n	800626a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	699a      	ldr	r2, [r3, #24]
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	0a5b      	lsrs	r3, r3, #9
 8006250:	441a      	add	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006262:	441a      	add	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b086      	sub	sp, #24
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
 800627a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	3320      	adds	r3, #32
 8006288:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006290:	d302      	bcc.n	8006298 <dir_next+0x26>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <dir_next+0x32>
 80062a0:	2304      	movs	r3, #4
 80062a2:	e078      	b.n	8006396 <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d166      	bne.n	800637c <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	1c5a      	adds	r2, r3, #1
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	095b      	lsrs	r3, r3, #5
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	8912      	ldrh	r2, [r2, #8]
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d357      	bcc.n	800637c <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	619a      	str	r2, [r3, #24]
 80062d2:	2304      	movs	r3, #4
 80062d4:	e05f      	b.n	8006396 <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	0a5b      	lsrs	r3, r3, #9
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	8952      	ldrh	r2, [r2, #10]
 80062de:	3a01      	subs	r2, #1
 80062e0:	4013      	ands	r3, r2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d14a      	bne.n	800637c <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	4619      	mov	r1, r3
 80062ee:	4610      	mov	r0, r2
 80062f0:	f7ff fc35 	bl	8005b5e <get_fat>
 80062f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d801      	bhi.n	8006300 <dir_next+0x8e>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e04a      	b.n	8006396 <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006306:	d101      	bne.n	800630c <dir_next+0x9a>
 8006308:	2301      	movs	r3, #1
 800630a:	e044      	b.n	8006396 <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	429a      	cmp	r2, r3
 8006314:	d328      	bcc.n	8006368 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d104      	bne.n	8006326 <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	619a      	str	r2, [r3, #24]
 8006322:	2304      	movs	r3, #4
 8006324:	e037      	b.n	8006396 <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	4619      	mov	r1, r3
 800632e:	4610      	mov	r0, r2
 8006330:	f7ff fe0b 	bl	8005f4a <create_chain>
 8006334:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <dir_next+0xce>
 800633c:	2307      	movs	r3, #7
 800633e:	e02a      	b.n	8006396 <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d101      	bne.n	800634a <dir_next+0xd8>
 8006346:	2302      	movs	r3, #2
 8006348:	e025      	b.n	8006396 <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006350:	d101      	bne.n	8006356 <dir_next+0xe4>
 8006352:	2301      	movs	r3, #1
 8006354:	e01f      	b.n	8006396 <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8006356:	6979      	ldr	r1, [r7, #20]
 8006358:	6938      	ldr	r0, [r7, #16]
 800635a:	f7ff fec7 	bl	80060ec <dir_clear>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d001      	beq.n	8006368 <dir_next+0xf6>
 8006364:	2301      	movs	r3, #1
 8006366:	e016      	b.n	8006396 <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 800636e:	6979      	ldr	r1, [r7, #20]
 8006370:	6938      	ldr	r0, [r7, #16]
 8006372:	f7ff fbd5 	bl	8005b20 <clst2sect>
 8006376:	4602      	mov	r2, r0
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800638e:	441a      	add	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b086      	sub	sp, #24
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
 80063a6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80063ae:	2100      	movs	r1, #0
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7ff fee3 	bl	800617c <dir_sdi>
 80063b6:	4603      	mov	r3, r0
 80063b8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80063ba:	7dfb      	ldrb	r3, [r7, #23]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d12b      	bne.n	8006418 <dir_alloc+0x7a>
		n = 0;
 80063c0:	2300      	movs	r3, #0
 80063c2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	4619      	mov	r1, r3
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7ff fb0d 	bl	80059ea <move_window>
 80063d0:	4603      	mov	r3, r0
 80063d2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80063d4:	7dfb      	ldrb	r3, [r7, #23]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d11d      	bne.n	8006416 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2be5      	cmp	r3, #229	@ 0xe5
 80063e2:	d004      	beq.n	80063ee <dir_alloc+0x50>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	69db      	ldr	r3, [r3, #28]
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d107      	bne.n	80063fe <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	3301      	adds	r3, #1
 80063f2:	613b      	str	r3, [r7, #16]
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d102      	bne.n	8006402 <dir_alloc+0x64>
 80063fc:	e00c      	b.n	8006418 <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 80063fe:	2300      	movs	r3, #0
 8006400:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 8006402:	2101      	movs	r1, #1
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff ff34 	bl	8006272 <dir_next>
 800640a:	4603      	mov	r3, r0
 800640c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800640e:	7dfb      	ldrb	r3, [r7, #23]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d0d7      	beq.n	80063c4 <dir_alloc+0x26>
 8006414:	e000      	b.n	8006418 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006416:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006418:	7dfb      	ldrb	r3, [r7, #23]
 800641a:	2b04      	cmp	r3, #4
 800641c:	d101      	bne.n	8006422 <dir_alloc+0x84>
 800641e:	2307      	movs	r3, #7
 8006420:	75fb      	strb	r3, [r7, #23]
	return res;
 8006422:	7dfb      	ldrb	r3, [r7, #23]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3718      	adds	r7, #24
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	331a      	adds	r3, #26
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff f9b0 	bl	80057a0 <ld_word>
 8006440:	4603      	mov	r3, r0
 8006442:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	2b03      	cmp	r3, #3
 800644a:	d109      	bne.n	8006460 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	3314      	adds	r3, #20
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff f9a5 	bl	80057a0 <ld_word>
 8006456:	4603      	mov	r3, r0
 8006458:	041b      	lsls	r3, r3, #16
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	4313      	orrs	r3, r2
 800645e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006460:	68fb      	ldr	r3, [r7, #12]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b084      	sub	sp, #16
 800646e:	af00      	add	r7, sp, #0
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	60b9      	str	r1, [r7, #8]
 8006474:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	331a      	adds	r3, #26
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	b292      	uxth	r2, r2
 800647e:	4611      	mov	r1, r2
 8006480:	4618      	mov	r0, r3
 8006482:	f7ff f9c8 	bl	8005816 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b03      	cmp	r3, #3
 800648c:	d109      	bne.n	80064a2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	f103 0214 	add.w	r2, r3, #20
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	0c1b      	lsrs	r3, r3, #16
 8006498:	b29b      	uxth	r3, r3
 800649a:	4619      	mov	r1, r3
 800649c:	4610      	mov	r0, r2
 800649e:	f7ff f9ba 	bl	8005816 <st_word>
	}
}
 80064a2:	bf00      	nop
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80064ac:	b590      	push	{r4, r7, lr}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	331a      	adds	r3, #26
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff f970 	bl	80057a0 <ld_word>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d001      	beq.n	80064ca <cmp_lfn+0x1e>
 80064c6:	2300      	movs	r3, #0
 80064c8:	e058      	b.n	800657c <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064d2:	1e5a      	subs	r2, r3, #1
 80064d4:	4613      	mov	r3, r2
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	4413      	add	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80064e0:	2301      	movs	r3, #1
 80064e2:	81fb      	strh	r3, [r7, #14]
 80064e4:	2300      	movs	r3, #0
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	e032      	b.n	8006550 <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80064ea:	4a26      	ldr	r2, [pc, #152]	@ (8006584 <cmp_lfn+0xd8>)
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	4413      	add	r3, r2
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	461a      	mov	r2, r3
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	4413      	add	r3, r2
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7ff f951 	bl	80057a0 <ld_word>
 80064fe:	4603      	mov	r3, r0
 8006500:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 8006502:	89fb      	ldrh	r3, [r7, #14]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d019      	beq.n	800653c <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2bff      	cmp	r3, #255	@ 0xff
 800650c:	d811      	bhi.n	8006532 <cmp_lfn+0x86>
 800650e:	89bb      	ldrh	r3, [r7, #12]
 8006510:	4618      	mov	r0, r3
 8006512:	f001 fda1 	bl	8008058 <ff_wtoupper>
 8006516:	4604      	mov	r4, r0
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	617a      	str	r2, [r7, #20]
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	4413      	add	r3, r2
 8006524:	881b      	ldrh	r3, [r3, #0]
 8006526:	4618      	mov	r0, r3
 8006528:	f001 fd96 	bl	8008058 <ff_wtoupper>
 800652c:	4603      	mov	r3, r0
 800652e:	429c      	cmp	r4, r3
 8006530:	d001      	beq.n	8006536 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 8006532:	2300      	movs	r3, #0
 8006534:	e022      	b.n	800657c <cmp_lfn+0xd0>
			}
			wc = uc;
 8006536:	89bb      	ldrh	r3, [r7, #12]
 8006538:	81fb      	strh	r3, [r7, #14]
 800653a:	e006      	b.n	800654a <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800653c:	89bb      	ldrh	r3, [r7, #12]
 800653e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006542:	4293      	cmp	r3, r2
 8006544:	d001      	beq.n	800654a <cmp_lfn+0x9e>
 8006546:	2300      	movs	r3, #0
 8006548:	e018      	b.n	800657c <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	3301      	adds	r3, #1
 800654e:	613b      	str	r3, [r7, #16]
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	2b0c      	cmp	r3, #12
 8006554:	d9c9      	bls.n	80064ea <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00b      	beq.n	800657a <cmp_lfn+0xce>
 8006562:	89fb      	ldrh	r3, [r7, #14]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d008      	beq.n	800657a <cmp_lfn+0xce>
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	4413      	add	r3, r2
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <cmp_lfn+0xce>
 8006576:	2300      	movs	r3, #0
 8006578:	e000      	b.n	800657c <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 800657a:	2301      	movs	r3, #1
}
 800657c:	4618      	mov	r0, r3
 800657e:	371c      	adds	r7, #28
 8006580:	46bd      	mov	sp, r7
 8006582:	bd90      	pop	{r4, r7, pc}
 8006584:	080082c0 	.word	0x080082c0

08006588 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	4611      	mov	r1, r2
 8006594:	461a      	mov	r2, r3
 8006596:	460b      	mov	r3, r1
 8006598:	71fb      	strb	r3, [r7, #7]
 800659a:	4613      	mov	r3, r2
 800659c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	330d      	adds	r3, #13
 80065a2:	79ba      	ldrb	r2, [r7, #6]
 80065a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	330b      	adds	r3, #11
 80065aa:	220f      	movs	r2, #15
 80065ac:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	330c      	adds	r3, #12
 80065b2:	2200      	movs	r2, #0
 80065b4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	331a      	adds	r3, #26
 80065ba:	2100      	movs	r1, #0
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff f92a 	bl	8005816 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80065c2:	79fb      	ldrb	r3, [r7, #7]
 80065c4:	1e5a      	subs	r2, r3, #1
 80065c6:	4613      	mov	r3, r2
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	4413      	add	r3, r2
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4413      	add	r3, r2
 80065d0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80065d2:	2300      	movs	r3, #0
 80065d4:	82fb      	strh	r3, [r7, #22]
 80065d6:	2300      	movs	r3, #0
 80065d8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80065da:	8afb      	ldrh	r3, [r7, #22]
 80065dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d007      	beq.n	80065f4 <put_lfn+0x6c>
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	61fa      	str	r2, [r7, #28]
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	4413      	add	r3, r2
 80065f0:	881b      	ldrh	r3, [r3, #0]
 80065f2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80065f4:	4a17      	ldr	r2, [pc, #92]	@ (8006654 <put_lfn+0xcc>)
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	4413      	add	r3, r2
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	461a      	mov	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	4413      	add	r3, r2
 8006602:	8afa      	ldrh	r2, [r7, #22]
 8006604:	4611      	mov	r1, r2
 8006606:	4618      	mov	r0, r3
 8006608:	f7ff f905 	bl	8005816 <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 800660c:	8afb      	ldrh	r3, [r7, #22]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d102      	bne.n	8006618 <put_lfn+0x90>
 8006612:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006616:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	3301      	adds	r3, #1
 800661c:	61bb      	str	r3, [r7, #24]
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	2b0c      	cmp	r3, #12
 8006622:	d9da      	bls.n	80065da <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8006624:	8afb      	ldrh	r3, [r7, #22]
 8006626:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800662a:	4293      	cmp	r3, r2
 800662c:	d006      	beq.n	800663c <put_lfn+0xb4>
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	4413      	add	r3, r2
 8006636:	881b      	ldrh	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d103      	bne.n	8006644 <put_lfn+0xbc>
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006642:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	79fa      	ldrb	r2, [r7, #7]
 8006648:	701a      	strb	r2, [r3, #0]
}
 800664a:	bf00      	nop
 800664c:	3720      	adds	r7, #32
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	080082c0 	.word	0x080082c0

08006658 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b08c      	sub	sp, #48	@ 0x30
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 8006666:	220b      	movs	r2, #11
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f001 fdd0 	bl	8008210 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b05      	cmp	r3, #5
 8006674:	d929      	bls.n	80066ca <gen_numname+0x72>
		sreg = seq;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 800667a:	e020      	b.n	80066be <gen_numname+0x66>
			wc = *lfn++;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	1c9a      	adds	r2, r3, #2
 8006680:	607a      	str	r2, [r7, #4]
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8006686:	2300      	movs	r3, #0
 8006688:	62bb      	str	r3, [r7, #40]	@ 0x28
 800668a:	e015      	b.n	80066b8 <gen_numname+0x60>
				sreg = (sreg << 1) + (wc & 1);
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	005a      	lsls	r2, r3, #1
 8006690:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	4413      	add	r3, r2
 8006698:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800669a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800669c:	085b      	lsrs	r3, r3, #1
 800669e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d003      	beq.n	80066b2 <gen_numname+0x5a>
 80066aa:	69fa      	ldr	r2, [r7, #28]
 80066ac:	4b3c      	ldr	r3, [pc, #240]	@ (80067a0 <gen_numname+0x148>)
 80066ae:	4053      	eors	r3, r2
 80066b0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80066b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b4:	3301      	adds	r3, #1
 80066b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ba:	2b0f      	cmp	r3, #15
 80066bc:	d9e6      	bls.n	800668c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	881b      	ldrh	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1da      	bne.n	800667c <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexadecimal) */
	i = 7;
 80066ca:	2307      	movs	r3, #7
 80066cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	f003 030f 	and.w	r3, r3, #15
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	3330      	adds	r3, #48	@ 0x30
 80066da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	091b      	lsrs	r3, r3, #4
 80066e2:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 80066e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066e8:	2b39      	cmp	r3, #57	@ 0x39
 80066ea:	d904      	bls.n	80066f6 <gen_numname+0x9e>
 80066ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066f0:	3307      	adds	r3, #7
 80066f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80066f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f8:	1e5a      	subs	r2, r3, #1
 80066fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80066fc:	3330      	adds	r3, #48	@ 0x30
 80066fe:	443b      	add	r3, r7
 8006700:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006704:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 8006708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670a:	2b00      	cmp	r3, #0
 800670c:	d002      	beq.n	8006714 <gen_numname+0xbc>
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1dc      	bne.n	80066ce <gen_numname+0x76>
	ns[i] = '~';
 8006714:	f107 0214 	add.w	r2, r7, #20
 8006718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671a:	4413      	add	r3, r2
 800671c:	227e      	movs	r2, #126	@ 0x7e
 800671e:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 8006720:	2300      	movs	r3, #0
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
 8006724:	e014      	b.n	8006750 <gen_numname+0xf8>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	4413      	add	r3, r2
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	4618      	mov	r0, r3
 8006730:	f7ff f8b8 	bl	80058a4 <dbc_1st>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d007      	beq.n	800674a <gen_numname+0xf2>
			if (j == i - 1) break;
 800673a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673c:	3b01      	subs	r3, #1
 800673e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006740:	429a      	cmp	r2, r3
 8006742:	d010      	beq.n	8006766 <gen_numname+0x10e>
			j++;
 8006744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006746:	3301      	adds	r3, #1
 8006748:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	3301      	adds	r3, #1
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006754:	429a      	cmp	r2, r3
 8006756:	d207      	bcs.n	8006768 <gen_numname+0x110>
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	4413      	add	r3, r2
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	2b20      	cmp	r3, #32
 8006762:	d1e0      	bne.n	8006726 <gen_numname+0xce>
 8006764:	e000      	b.n	8006768 <gen_numname+0x110>
			if (j == i - 1) break;
 8006766:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676a:	2b07      	cmp	r3, #7
 800676c:	d807      	bhi.n	800677e <gen_numname+0x126>
 800676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006770:	1c5a      	adds	r2, r3, #1
 8006772:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006774:	3330      	adds	r3, #48	@ 0x30
 8006776:	443b      	add	r3, r7
 8006778:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800677c:	e000      	b.n	8006780 <gen_numname+0x128>
 800677e:	2120      	movs	r1, #32
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	627a      	str	r2, [r7, #36]	@ 0x24
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4413      	add	r3, r2
 800678a:	460a      	mov	r2, r1
 800678c:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	2b07      	cmp	r3, #7
 8006792:	d9e9      	bls.n	8006768 <gen_numname+0x110>
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	3730      	adds	r7, #48	@ 0x30
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	00011021 	.word	0x00011021

080067a4 <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80067ac:	2300      	movs	r3, #0
 80067ae:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80067b0:	230b      	movs	r3, #11
 80067b2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
 80067b6:	b2da      	uxtb	r2, r3
 80067b8:	0852      	lsrs	r2, r2, #1
 80067ba:	01db      	lsls	r3, r3, #7
 80067bc:	4313      	orrs	r3, r2
 80067be:	b2da      	uxtb	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	1c59      	adds	r1, r3, #1
 80067c4:	6079      	str	r1, [r7, #4]
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	4413      	add	r3, r2
 80067ca:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	60bb      	str	r3, [r7, #8]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1ed      	bne.n	80067b4 <sum_sfn+0x10>
	return sum;
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b086      	sub	sp, #24
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80067f4:	2100      	movs	r1, #0
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7ff fcc0 	bl	800617c <dir_sdi>
 80067fc:	4603      	mov	r3, r0
 80067fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006800:	7dfb      	ldrb	r3, [r7, #23]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d001      	beq.n	800680a <dir_find+0x24>
 8006806:	7dfb      	ldrb	r3, [r7, #23]
 8006808:	e0a9      	b.n	800695e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800680a:	23ff      	movs	r3, #255	@ 0xff
 800680c:	753b      	strb	r3, [r7, #20]
 800680e:	7d3b      	ldrb	r3, [r7, #20]
 8006810:	757b      	strb	r3, [r7, #21]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f04f 32ff 	mov.w	r2, #4294967295
 8006818:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	4619      	mov	r1, r3
 8006820:	6938      	ldr	r0, [r7, #16]
 8006822:	f7ff f8e2 	bl	80059ea <move_window>
 8006826:	4603      	mov	r3, r0
 8006828:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800682a:	7dfb      	ldrb	r3, [r7, #23]
 800682c:	2b00      	cmp	r3, #0
 800682e:	f040 8090 	bne.w	8006952 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	69db      	ldr	r3, [r3, #28]
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800683a:	7dbb      	ldrb	r3, [r7, #22]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d102      	bne.n	8006846 <dir_find+0x60>
 8006840:	2304      	movs	r3, #4
 8006842:	75fb      	strb	r3, [r7, #23]
 8006844:	e08a      	b.n	800695c <dir_find+0x176>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	330b      	adds	r3, #11
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006852:	73fb      	strb	r3, [r7, #15]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	7bfa      	ldrb	r2, [r7, #15]
 8006858:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800685a:	7dbb      	ldrb	r3, [r7, #22]
 800685c:	2be5      	cmp	r3, #229	@ 0xe5
 800685e:	d007      	beq.n	8006870 <dir_find+0x8a>
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	f003 0308 	and.w	r3, r3, #8
 8006866:	2b00      	cmp	r3, #0
 8006868:	d009      	beq.n	800687e <dir_find+0x98>
 800686a:	7bfb      	ldrb	r3, [r7, #15]
 800686c:	2b0f      	cmp	r3, #15
 800686e:	d006      	beq.n	800687e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006870:	23ff      	movs	r3, #255	@ 0xff
 8006872:	757b      	strb	r3, [r7, #21]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f04f 32ff 	mov.w	r2, #4294967295
 800687a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800687c:	e05e      	b.n	800693c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	2b0f      	cmp	r3, #15
 8006882:	d136      	bne.n	80068f2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800688a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800688e:	2b00      	cmp	r3, #0
 8006890:	d154      	bne.n	800693c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006892:	7dbb      	ldrb	r3, [r7, #22]
 8006894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00d      	beq.n	80068b8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	7b5b      	ldrb	r3, [r3, #13]
 80068a2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80068a4:	7dbb      	ldrb	r3, [r7, #22]
 80068a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068aa:	75bb      	strb	r3, [r7, #22]
 80068ac:	7dbb      	ldrb	r3, [r7, #22]
 80068ae:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80068b8:	7dba      	ldrb	r2, [r7, #22]
 80068ba:	7d7b      	ldrb	r3, [r7, #21]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d115      	bne.n	80068ec <dir_find+0x106>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	69db      	ldr	r3, [r3, #28]
 80068c4:	330d      	adds	r3, #13
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	7d3a      	ldrb	r2, [r7, #20]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d10e      	bne.n	80068ec <dir_find+0x106>
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	68da      	ldr	r2, [r3, #12]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	4619      	mov	r1, r3
 80068d8:	4610      	mov	r0, r2
 80068da:	f7ff fde7 	bl	80064ac <cmp_lfn>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d003      	beq.n	80068ec <dir_find+0x106>
 80068e4:	7d7b      	ldrb	r3, [r7, #21]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	e000      	b.n	80068ee <dir_find+0x108>
 80068ec:	23ff      	movs	r3, #255	@ 0xff
 80068ee:	757b      	strb	r3, [r7, #21]
 80068f0:	e024      	b.n	800693c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80068f2:	7d7b      	ldrb	r3, [r7, #21]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d109      	bne.n	800690c <dir_find+0x126>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69db      	ldr	r3, [r3, #28]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff ff51 	bl	80067a4 <sum_sfn>
 8006902:	4603      	mov	r3, r0
 8006904:	461a      	mov	r2, r3
 8006906:	7d3b      	ldrb	r3, [r7, #20]
 8006908:	4293      	cmp	r3, r2
 800690a:	d024      	beq.n	8006956 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10a      	bne.n	8006930 <dir_find+0x14a>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69d8      	ldr	r0, [r3, #28]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	3320      	adds	r3, #32
 8006922:	220b      	movs	r2, #11
 8006924:	4619      	mov	r1, r3
 8006926:	f001 fc29 	bl	800817c <memcmp>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d014      	beq.n	800695a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006930:	23ff      	movs	r3, #255	@ 0xff
 8006932:	757b      	strb	r3, [r7, #21]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f04f 32ff 	mov.w	r2, #4294967295
 800693a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800693c:	2100      	movs	r1, #0
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff fc97 	bl	8006272 <dir_next>
 8006944:	4603      	mov	r3, r0
 8006946:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006948:	7dfb      	ldrb	r3, [r7, #23]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f43f af65 	beq.w	800681a <dir_find+0x34>
 8006950:	e004      	b.n	800695c <dir_find+0x176>
		if (res != FR_OK) break;
 8006952:	bf00      	nop
 8006954:	e002      	b.n	800695c <dir_find+0x176>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006956:	bf00      	nop
 8006958:	e000      	b.n	800695c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800695a:	bf00      	nop

	return res;
 800695c:	7dfb      	ldrb	r3, [r7, #23]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3718      	adds	r7, #24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
	...

08006968 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08c      	sub	sp, #48	@ 0x30
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	61fb      	str	r3, [r7, #28]
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800697c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006980:	2b00      	cmp	r3, #0
 8006982:	d001      	beq.n	8006988 <dir_register+0x20>
 8006984:	2306      	movs	r3, #6
 8006986:	e0e0      	b.n	8006b4a <dir_register+0x1e2>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 8006988:	2300      	movs	r3, #0
 800698a:	627b      	str	r3, [r7, #36]	@ 0x24
 800698c:	e002      	b.n	8006994 <dir_register+0x2c>
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	3301      	adds	r3, #1
 8006992:	627b      	str	r3, [r7, #36]	@ 0x24
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	68da      	ldr	r2, [r3, #12]
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	4413      	add	r3, r2
 800699e:	881b      	ldrh	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1f4      	bne.n	800698e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f103 0220 	add.w	r2, r3, #32
 80069aa:	f107 030c 	add.w	r3, r7, #12
 80069ae:	6810      	ldr	r0, [r2, #0]
 80069b0:	6851      	ldr	r1, [r2, #4]
 80069b2:	6892      	ldr	r2, [r2, #8]
 80069b4:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80069b6:	7dfb      	ldrb	r3, [r7, #23]
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d032      	beq.n	8006a26 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2240      	movs	r2, #64	@ 0x40
 80069c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		for (n = 1; n < 100; n++) {
 80069c8:	2301      	movs	r3, #1
 80069ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069cc:	e016      	b.n	80069fc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f103 0020 	add.w	r0, r3, #32
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	68da      	ldr	r2, [r3, #12]
 80069d8:	f107 010c 	add.w	r1, r7, #12
 80069dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069de:	f7ff fe3b 	bl	8006658 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7ff feff 	bl	80067e6 <dir_find>
 80069e8:	4603      	mov	r3, r0
 80069ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80069ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80069f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f8:	3301      	adds	r3, #1
 80069fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fe:	2b63      	cmp	r3, #99	@ 0x63
 8006a00:	d9e5      	bls.n	80069ce <dir_register+0x66>
 8006a02:	e000      	b.n	8006a06 <dir_register+0x9e>
			if (res != FR_OK) break;
 8006a04:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a08:	2b64      	cmp	r3, #100	@ 0x64
 8006a0a:	d101      	bne.n	8006a10 <dir_register+0xa8>
 8006a0c:	2307      	movs	r3, #7
 8006a0e:	e09c      	b.n	8006b4a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006a10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d002      	beq.n	8006a1e <dir_register+0xb6>
 8006a18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006a1c:	e095      	b.n	8006b4a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006a1e:	7dfa      	ldrb	r2, [r7, #23]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006a26:	7dfb      	ldrb	r3, [r7, #23]
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d007      	beq.n	8006a40 <dir_register+0xd8>
 8006a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a32:	330c      	adds	r3, #12
 8006a34:	4a47      	ldr	r2, [pc, #284]	@ (8006b54 <dir_register+0x1ec>)
 8006a36:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3a:	089b      	lsrs	r3, r3, #2
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	e000      	b.n	8006a42 <dir_register+0xda>
 8006a40:	2301      	movs	r3, #1
 8006a42:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 8006a44:	6a39      	ldr	r1, [r7, #32]
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7ff fca9 	bl	800639e <dir_alloc>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 8006a52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d148      	bne.n	8006aec <dir_register+0x184>
 8006a5a:	6a3b      	ldr	r3, [r7, #32]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	623b      	str	r3, [r7, #32]
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d042      	beq.n	8006aec <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	691a      	ldr	r2, [r3, #16]
 8006a6a:	6a3b      	ldr	r3, [r7, #32]
 8006a6c:	015b      	lsls	r3, r3, #5
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	4619      	mov	r1, r3
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7ff fb82 	bl	800617c <dir_sdi>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006a7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d132      	bne.n	8006aec <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3320      	adds	r3, #32
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff fe8a 	bl	80067a4 <sum_sfn>
 8006a90:	4603      	mov	r3, r0
 8006a92:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	4619      	mov	r1, r3
 8006a9a:	69f8      	ldr	r0, [r7, #28]
 8006a9c:	f7fe ffa5 	bl	80059ea <move_window>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8006aa6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d11d      	bne.n	8006aea <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	68d8      	ldr	r0, [r3, #12]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	69d9      	ldr	r1, [r3, #28]
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	b2da      	uxtb	r2, r3
 8006aba:	7efb      	ldrb	r3, [r7, #27]
 8006abc:	f7ff fd64 	bl	8006588 <put_lfn>
				fs->wflag = 1;
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7ff fbd2 	bl	8006272 <dir_next>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --n_ent);
 8006ad4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d107      	bne.n	8006aec <dir_register+0x184>
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	623b      	str	r3, [r7, #32]
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1d5      	bne.n	8006a94 <dir_register+0x12c>
 8006ae8:	e000      	b.n	8006aec <dir_register+0x184>
				if (res != FR_OK) break;
 8006aea:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006aec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d128      	bne.n	8006b46 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	4619      	mov	r1, r3
 8006afa:	69f8      	ldr	r0, [r7, #28]
 8006afc:	f7fe ff75 	bl	80059ea <move_window>
 8006b00:	4603      	mov	r3, r0
 8006b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006b06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d11b      	bne.n	8006b46 <dir_register+0x1de>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	2220      	movs	r2, #32
 8006b14:	2100      	movs	r1, #0
 8006b16:	4618      	mov	r0, r3
 8006b18:	f001 fb40 	bl	800819c <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	69d8      	ldr	r0, [r3, #28]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	3320      	adds	r3, #32
 8006b24:	220b      	movs	r2, #11
 8006b26:	4619      	mov	r1, r3
 8006b28:	f001 fb72 	bl	8008210 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	69db      	ldr	r3, [r3, #28]
 8006b36:	330c      	adds	r3, #12
 8006b38:	f002 0218 	and.w	r2, r2, #24
 8006b3c:	b2d2      	uxtb	r2, r2
 8006b3e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	2201      	movs	r2, #1
 8006b44:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8006b46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3730      	adds	r7, #48	@ 0x30
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	4ec4ec4f 	.word	0x4ec4ec4f

08006b58 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b08a      	sub	sp, #40	@ 0x28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60bb      	str	r3, [r7, #8]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	613b      	str	r3, [r7, #16]
 8006b70:	2300      	movs	r3, #0
 8006b72:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 8006b74:	f107 0308 	add.w	r3, r7, #8
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7fe feb5 	bl	80058e8 <tchar2uni>
 8006b7e:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b86:	d101      	bne.n	8006b8c <create_name+0x34>
 8006b88:	2306      	movs	r3, #6
 8006b8a:	e209      	b.n	8006fa0 <create_name+0x448>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b92:	d309      	bcc.n	8006ba8 <create_name+0x50>
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	0c19      	lsrs	r1, r3, #16
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	1c5a      	adds	r2, r3, #1
 8006b9c:	617a      	str	r2, [r7, #20]
 8006b9e:	005b      	lsls	r3, r3, #1
 8006ba0:	693a      	ldr	r2, [r7, #16]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	b28a      	uxth	r2, r1
 8006ba6:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 8006bac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bae:	2b1f      	cmp	r3, #31
 8006bb0:	d920      	bls.n	8006bf4 <create_name+0x9c>
 8006bb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bb4:	2b2f      	cmp	r3, #47	@ 0x2f
 8006bb6:	d01d      	beq.n	8006bf4 <create_name+0x9c>
 8006bb8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bba:	2b5c      	cmp	r3, #92	@ 0x5c
 8006bbc:	d01a      	beq.n	8006bf4 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006bbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bc2:	d809      	bhi.n	8006bd8 <create_name+0x80>
 8006bc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	4894      	ldr	r0, [pc, #592]	@ (8006e1c <create_name+0x2c4>)
 8006bca:	f001 faef 	bl	80081ac <strchr>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <create_name+0x80>
 8006bd4:	2306      	movs	r3, #6
 8006bd6:	e1e3      	b.n	8006fa0 <create_name+0x448>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2bfe      	cmp	r3, #254	@ 0xfe
 8006bdc:	d901      	bls.n	8006be2 <create_name+0x8a>
 8006bde:	2306      	movs	r3, #6
 8006be0:	e1de      	b.n	8006fa0 <create_name+0x448>
		lfn[di++] = wc;				/* Store the Unicode character */
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	617a      	str	r2, [r7, #20]
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4413      	add	r3, r2
 8006bee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006bf0:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 8006bf2:	e7bf      	b.n	8006b74 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 8006bf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bf6:	2b1f      	cmp	r3, #31
 8006bf8:	d806      	bhi.n	8006c08 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 8006bfa:	2304      	movs	r3, #4
 8006bfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006c00:	e014      	b.n	8006c2c <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	3301      	adds	r3, #1
 8006c06:	60bb      	str	r3, [r7, #8]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	2b2f      	cmp	r3, #47	@ 0x2f
 8006c0e:	d0f8      	beq.n	8006c02 <create_name+0xaa>
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b5c      	cmp	r3, #92	@ 0x5c
 8006c16:	d0f4      	beq.n	8006c02 <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	2b1f      	cmp	r3, #31
 8006c24:	d802      	bhi.n	8006c2c <create_name+0xd4>
 8006c26:	2304      	movs	r3, #4
 8006c28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d109      	bne.n	8006c4c <create_name+0xf4>
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8006c3e:	4413      	add	r3, r2
 8006c40:	005b      	lsls	r3, r3, #1
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	4413      	add	r3, r2
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c4a:	d015      	beq.n	8006c78 <create_name+0x120>
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d14d      	bne.n	8006cee <create_name+0x196>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8006c58:	4413      	add	r3, r2
 8006c5a:	005b      	lsls	r3, r3, #1
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	4413      	add	r3, r2
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c64:	d143      	bne.n	8006cee <create_name+0x196>
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	4b6d      	ldr	r3, [pc, #436]	@ (8006e20 <create_name+0x2c8>)
 8006c6a:	4413      	add	r3, r2
 8006c6c:	005b      	lsls	r3, r3, #1
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	4413      	add	r3, r2
 8006c72:	881b      	ldrh	r3, [r3, #0]
 8006c74:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c76:	d13a      	bne.n	8006cee <create_name+0x196>
		lfn[di] = 0;
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	005b      	lsls	r3, r3, #1
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	4413      	add	r3, r2
 8006c80:	2200      	movs	r2, #0
 8006c82:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 8006c84:	2300      	movs	r3, #0
 8006c86:	623b      	str	r3, [r7, #32]
 8006c88:	e00f      	b.n	8006caa <create_name+0x152>
			dp->fn[i] = (i < di) ? '.' : ' ';
 8006c8a:	6a3a      	ldr	r2, [r7, #32]
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d201      	bcs.n	8006c96 <create_name+0x13e>
 8006c92:	212e      	movs	r1, #46	@ 0x2e
 8006c94:	e000      	b.n	8006c98 <create_name+0x140>
 8006c96:	2120      	movs	r1, #32
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	3320      	adds	r3, #32
 8006ca0:	460a      	mov	r2, r1
 8006ca2:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 8006ca4:	6a3b      	ldr	r3, [r7, #32]
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	623b      	str	r3, [r7, #32]
 8006caa:	6a3b      	ldr	r3, [r7, #32]
 8006cac:	2b0a      	cmp	r3, #10
 8006cae:	d9ec      	bls.n	8006c8a <create_name+0x132>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 8006cb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006cb4:	f043 0320 	orr.w	r3, r3, #32
 8006cb8:	b2d9      	uxtb	r1, r3
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	3320      	adds	r3, #32
 8006cc2:	460a      	mov	r2, r1
 8006cc4:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	e16a      	b.n	8006fa0 <create_name+0x448>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8006cd0:	4413      	add	r3, r2
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	881b      	ldrh	r3, [r3, #0]
 8006cda:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc != ' ' && wc != '.') break;
 8006cdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d002      	beq.n	8006ce8 <create_name+0x190>
 8006ce2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ce4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ce6:	d106      	bne.n	8006cf6 <create_name+0x19e>
		di--;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1ea      	bne.n	8006cca <create_name+0x172>
 8006cf4:	e000      	b.n	8006cf8 <create_name+0x1a0>
		if (wc != ' ' && wc != '.') break;
 8006cf6:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	005b      	lsls	r3, r3, #1
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	4413      	add	r3, r2
 8006d00:	2200      	movs	r2, #0
 8006d02:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d101      	bne.n	8006d0e <create_name+0x1b6>
 8006d0a:	2306      	movs	r3, #6
 8006d0c:	e148      	b.n	8006fa0 <create_name+0x448>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61bb      	str	r3, [r7, #24]
 8006d12:	e002      	b.n	8006d1a <create_name+0x1c2>
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	3301      	adds	r3, #1
 8006d18:	61bb      	str	r3, [r7, #24]
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	005b      	lsls	r3, r3, #1
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	4413      	add	r3, r2
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	d0f5      	beq.n	8006d14 <create_name+0x1bc>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d106      	bne.n	8006d3c <create_name+0x1e4>
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	005b      	lsls	r3, r3, #1
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4413      	add	r3, r2
 8006d36:	881b      	ldrh	r3, [r3, #0]
 8006d38:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d3a:	d109      	bne.n	8006d50 <create_name+0x1f8>
 8006d3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006d40:	f043 0303 	orr.w	r3, r3, #3
 8006d44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 8006d48:	e002      	b.n	8006d50 <create_name+0x1f8>
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d009      	beq.n	8006d6a <create_name+0x212>
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8006d5c:	4413      	add	r3, r2
 8006d5e:	005b      	lsls	r3, r3, #1
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	4413      	add	r3, r2
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d68:	d1ef      	bne.n	8006d4a <create_name+0x1f2>

	memset(dp->fn, ' ', 11);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	3320      	adds	r3, #32
 8006d6e:	220b      	movs	r2, #11
 8006d70:	2120      	movs	r1, #32
 8006d72:	4618      	mov	r0, r3
 8006d74:	f001 fa12 	bl	800819c <memset>
	i = b = 0; ni = 8;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006d7e:	2300      	movs	r3, #0
 8006d80:	623b      	str	r3, [r7, #32]
 8006d82:	2308      	movs	r3, #8
 8006d84:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	61ba      	str	r2, [r7, #24]
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	4413      	add	r3, r2
 8006d92:	881b      	ldrh	r3, [r3, #0]
 8006d94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 8006d96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 80b7 	beq.w	8006f0c <create_name+0x3b4>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 8006d9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006da0:	2b20      	cmp	r3, #32
 8006da2:	d006      	beq.n	8006db2 <create_name+0x25a>
 8006da4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006da6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006da8:	d10a      	bne.n	8006dc0 <create_name+0x268>
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d006      	beq.n	8006dc0 <create_name+0x268>
			cf |= NS_LOSS | NS_LFN;
 8006db2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006db6:	f043 0303 	orr.w	r3, r3, #3
 8006dba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			continue;
 8006dbe:	e0a4      	b.n	8006f0a <create_name+0x3b2>
		}

		if (i >= ni || si == di) {		/* End of field? */
 8006dc0:	6a3a      	ldr	r2, [r7, #32]
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d203      	bcs.n	8006dd0 <create_name+0x278>
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d129      	bne.n	8006e24 <create_name+0x2cc>
			if (ni == 11) {				/* Name extension overflow? */
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	2b0b      	cmp	r3, #11
 8006dd4:	d106      	bne.n	8006de4 <create_name+0x28c>
				cf |= NS_LOSS | NS_LFN;
 8006dd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006dda:	f043 0303 	orr.w	r3, r3, #3
 8006dde:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				break;
 8006de2:	e096      	b.n	8006f12 <create_name+0x3ba>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d005      	beq.n	8006df8 <create_name+0x2a0>
 8006dec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006df0:	f043 0303 	orr.w	r3, r3, #3
 8006df4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;						/* No name extension? */
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	f200 8087 	bhi.w	8006f10 <create_name+0x3b8>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	61bb      	str	r3, [r7, #24]
 8006e06:	2308      	movs	r3, #8
 8006e08:	623b      	str	r3, [r7, #32]
 8006e0a:	230b      	movs	r3, #11
 8006e0c:	61fb      	str	r3, [r7, #28]
 8006e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue;
 8006e18:	e077      	b.n	8006f0a <create_name+0x3b2>
 8006e1a:	bf00      	nop
 8006e1c:	08008254 	.word	0x08008254
 8006e20:	7ffffffe 	.word	0x7ffffffe
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 8006e24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e26:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e28:	d918      	bls.n	8006e5c <create_name+0x304>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 8006e2a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e2e:	f043 0302 	orr.w	r3, r3, #2
 8006e32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
			} else {		/* In DBCS cfg */
				wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
 8006e36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e38:	f240 3152 	movw	r1, #850	@ 0x352
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f001 f8a3 	bl	8007f88 <ff_uni2oem>
 8006e42:	4603      	mov	r3, r0
 8006e44:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
 8006e46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d005      	beq.n	8006e5c <create_name+0x304>
 8006e50:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e56:	4a54      	ldr	r2, [pc, #336]	@ (8006fa8 <create_name+0x450>)
 8006e58:	5cd3      	ldrb	r3, [r2, r3]
 8006e5a:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 8006e5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e5e:	2bff      	cmp	r3, #255	@ 0xff
 8006e60:	d91a      	bls.n	8006e98 <create_name+0x340>
			if (i >= ni - 1) {			/* Field overflow? */
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	6a3a      	ldr	r2, [r7, #32]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d308      	bcc.n	8006e7e <create_name+0x326>
				cf |= NS_LOSS | NS_LFN;
 8006e6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e70:	f043 0303 	orr.w	r3, r3, #3
 8006e74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				i = ni; continue;		/* Next field */
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	623b      	str	r3, [r7, #32]
 8006e7c:	e045      	b.n	8006f0a <create_name+0x3b2>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 8006e7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e80:	0a1b      	lsrs	r3, r3, #8
 8006e82:	b299      	uxth	r1, r3
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	623a      	str	r2, [r7, #32]
 8006e8a:	b2c9      	uxtb	r1, r1
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	4413      	add	r3, r2
 8006e90:	460a      	mov	r2, r1
 8006e92:	f883 2020 	strb.w	r2, [r3, #32]
 8006e96:	e02e      	b.n	8006ef6 <create_name+0x39e>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 8006e98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d007      	beq.n	8006eae <create_name+0x356>
 8006e9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	4842      	ldr	r0, [pc, #264]	@ (8006fac <create_name+0x454>)
 8006ea4:	f001 f982 	bl	80081ac <strchr>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d008      	beq.n	8006ec0 <create_name+0x368>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006eae:	235f      	movs	r3, #95	@ 0x5f
 8006eb0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006eb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006eb6:	f043 0303 	orr.w	r3, r3, #3
 8006eba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006ebe:	e01a      	b.n	8006ef6 <create_name+0x39e>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 8006ec0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ec2:	2b40      	cmp	r3, #64	@ 0x40
 8006ec4:	d908      	bls.n	8006ed8 <create_name+0x380>
 8006ec6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ec8:	2b5a      	cmp	r3, #90	@ 0x5a
 8006eca:	d805      	bhi.n	8006ed8 <create_name+0x380>
					b |= 2;
 8006ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ed0:	f043 0302 	orr.w	r3, r3, #2
 8006ed4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 8006ed8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006eda:	2b60      	cmp	r3, #96	@ 0x60
 8006edc:	d90b      	bls.n	8006ef6 <create_name+0x39e>
 8006ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ee0:	2b7a      	cmp	r3, #122	@ 0x7a
 8006ee2:	d808      	bhi.n	8006ef6 <create_name+0x39e>
					b |= 1; wc -= 0x20;
 8006ee4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ee8:	f043 0301 	orr.w	r3, r3, #1
 8006eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006ef0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ef2:	3b20      	subs	r3, #32
 8006ef4:	84bb      	strh	r3, [r7, #36]	@ 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 8006ef6:	6a3b      	ldr	r3, [r7, #32]
 8006ef8:	1c5a      	adds	r2, r3, #1
 8006efa:	623a      	str	r2, [r7, #32]
 8006efc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006efe:	b2d1      	uxtb	r1, r2
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	4413      	add	r3, r2
 8006f04:	460a      	mov	r2, r1
 8006f06:	f883 2020 	strb.w	r2, [r3, #32]
		wc = lfn[si++];					/* Get an LFN character */
 8006f0a:	e73c      	b.n	8006d86 <create_name+0x22e>
		if (wc == 0) break;				/* Break on end of the LFN */
 8006f0c:	bf00      	nop
 8006f0e:	e000      	b.n	8006f12 <create_name+0x3ba>
			if (si > di) break;						/* No name extension? */
 8006f10:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f18:	2be5      	cmp	r3, #229	@ 0xe5
 8006f1a:	d103      	bne.n	8006f24 <create_name+0x3cc>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2205      	movs	r2, #5
 8006f20:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	2b08      	cmp	r3, #8
 8006f28:	d104      	bne.n	8006f34 <create_name+0x3dc>
 8006f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 8006f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f38:	f003 030c 	and.w	r3, r3, #12
 8006f3c:	2b0c      	cmp	r3, #12
 8006f3e:	d005      	beq.n	8006f4c <create_name+0x3f4>
 8006f40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f44:	f003 0303 	and.w	r3, r3, #3
 8006f48:	2b03      	cmp	r3, #3
 8006f4a:	d105      	bne.n	8006f58 <create_name+0x400>
 8006f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f50:	f043 0302 	orr.w	r3, r3, #2
 8006f54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006f58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f5c:	f003 0302 	and.w	r3, r3, #2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d117      	bne.n	8006f94 <create_name+0x43c>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 8006f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f68:	f003 0301 	and.w	r3, r3, #1
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d005      	beq.n	8006f7c <create_name+0x424>
 8006f70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f74:	f043 0310 	orr.w	r3, r3, #16
 8006f78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 8006f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <create_name+0x43c>
 8006f88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f8c:	f043 0308 	orr.w	r3, r3, #8
 8006f90:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006f9a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	return FR_OK;
 8006f9e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3728      	adds	r7, #40	@ 0x28
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	080082d0 	.word	0x080082d0
 8006fac:	08008260 	.word	0x08008260

08006fb0 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b086      	sub	sp, #24
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	613b      	str	r3, [r7, #16]


#if FF_FS_RPATH != 0
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	2b2f      	cmp	r3, #47	@ 0x2f
 8006fc6:	d00b      	beq.n	8006fe0 <follow_path+0x30>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	2b5c      	cmp	r3, #92	@ 0x5c
 8006fce:	d007      	beq.n	8006fe0 <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	699a      	ldr	r2, [r3, #24]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	609a      	str	r2, [r3, #8]
 8006fd8:	e00d      	b.n	8006ff6 <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	603b      	str	r3, [r7, #0]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	2b2f      	cmp	r3, #47	@ 0x2f
 8006fe6:	d0f8      	beq.n	8006fda <follow_path+0x2a>
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	2b5c      	cmp	r3, #92	@ 0x5c
 8006fee:	d0f4      	beq.n	8006fda <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start from the root directory */
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	2b1f      	cmp	r3, #31
 8006ffc:	d80a      	bhi.n	8007014 <follow_path+0x64>
		dp->fn[NSFLAG] = NS_NONAME;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2280      	movs	r2, #128	@ 0x80
 8007002:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 8007006:	2100      	movs	r1, #0
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff f8b7 	bl	800617c <dir_sdi>
 800700e:	4603      	mov	r3, r0
 8007010:	75fb      	strb	r3, [r7, #23]
 8007012:	e056      	b.n	80070c2 <follow_path+0x112>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007014:	463b      	mov	r3, r7
 8007016:	4619      	mov	r1, r3
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7ff fd9d 	bl	8006b58 <create_name>
 800701e:	4603      	mov	r3, r0
 8007020:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007022:	7dfb      	ldrb	r3, [r7, #23]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d147      	bne.n	80070b8 <follow_path+0x108>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f7ff fbdc 	bl	80067e6 <dir_find>
 800702e:	4603      	mov	r3, r0
 8007030:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8007038:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 800703a:	7dfb      	ldrb	r3, [r7, #23]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01b      	beq.n	8007078 <follow_path+0xc8>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007040:	7dfb      	ldrb	r3, [r7, #23]
 8007042:	2b04      	cmp	r3, #4
 8007044:	d13a      	bne.n	80070bc <follow_path+0x10c>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8007046:	7bfb      	ldrb	r3, [r7, #15]
 8007048:	f003 0320 	and.w	r3, r3, #32
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <follow_path+0xb8>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8007050:	7bfb      	ldrb	r3, [r7, #15]
 8007052:	f003 0304 	and.w	r3, r3, #4
 8007056:	2b00      	cmp	r3, #0
 8007058:	d02c      	beq.n	80070b4 <follow_path+0x104>
						dp->fn[NSFLAG] = NS_NONAME;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2280      	movs	r2, #128	@ 0x80
 800705e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
						res = FR_OK;
 8007062:	2300      	movs	r3, #0
 8007064:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8007066:	e029      	b.n	80070bc <follow_path+0x10c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007068:	7bfb      	ldrb	r3, [r7, #15]
 800706a:	f003 0304 	and.w	r3, r3, #4
 800706e:	2b00      	cmp	r3, #0
 8007070:	d124      	bne.n	80070bc <follow_path+0x10c>
 8007072:	2305      	movs	r3, #5
 8007074:	75fb      	strb	r3, [r7, #23]
				break;
 8007076:	e021      	b.n	80070bc <follow_path+0x10c>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 8007078:	7bfb      	ldrb	r3, [r7, #15]
 800707a:	f003 0304 	and.w	r3, r3, #4
 800707e:	2b00      	cmp	r3, #0
 8007080:	d11e      	bne.n	80070c0 <follow_path+0x110>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	799b      	ldrb	r3, [r3, #6]
 8007086:	f003 0310 	and.w	r3, r3, #16
 800708a:	2b00      	cmp	r3, #0
 800708c:	d102      	bne.n	8007094 <follow_path+0xe4>
				res = FR_NO_PATH; break;
 800708e:	2305      	movs	r3, #5
 8007090:	75fb      	strb	r3, [r7, #23]
 8007092:	e016      	b.n	80070c2 <follow_path+0x112>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070a2:	4413      	add	r3, r2
 80070a4:	4619      	mov	r1, r3
 80070a6:	6938      	ldr	r0, [r7, #16]
 80070a8:	f7ff f9c0 	bl	800642c <ld_clust>
 80070ac:	4602      	mov	r2, r0
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	609a      	str	r2, [r3, #8]
 80070b2:	e7af      	b.n	8007014 <follow_path+0x64>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80070b4:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80070b6:	e7ad      	b.n	8007014 <follow_path+0x64>
			if (res != FR_OK) break;
 80070b8:	bf00      	nop
 80070ba:	e002      	b.n	80070c2 <follow_path+0x112>
				break;
 80070bc:	bf00      	nop
 80070be:	e000      	b.n	80070c2 <follow_path+0x112>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 80070c0:	bf00      	nop
			}
		}
	}

	return res;
 80070c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3718      	adds	r7, #24
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b089      	sub	sp, #36	@ 0x24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 80070d4:	f04f 33ff 	mov.w	r3, #4294967295
 80070d8:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <get_ldnumber+0x22>
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	e02e      	b.n	800714c <get_ldnumber+0x80>
	do {					/* Find a colon in the path */
		tc = *tt++;
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	1c5a      	adds	r2, r3, #1
 80070f2:	61fa      	str	r2, [r7, #28]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	73fb      	strb	r3, [r7, #15]
	} while (!IsTerminator(tc) && tc != ':');
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	2b1f      	cmp	r3, #31
 80070fc:	d902      	bls.n	8007104 <get_ldnumber+0x38>
 80070fe:	7bfb      	ldrb	r3, [r7, #15]
 8007100:	2b3a      	cmp	r3, #58	@ 0x3a
 8007102:	d1f4      	bne.n	80070ee <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8007104:	7bfb      	ldrb	r3, [r7, #15]
 8007106:	2b3a      	cmp	r3, #58	@ 0x3a
 8007108:	d11c      	bne.n	8007144 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800710a:	2301      	movs	r3, #1
 800710c:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	2b2f      	cmp	r3, #47	@ 0x2f
 8007114:	d90c      	bls.n	8007130 <get_ldnumber+0x64>
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	2b39      	cmp	r3, #57	@ 0x39
 800711c:	d808      	bhi.n	8007130 <get_ldnumber+0x64>
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	3302      	adds	r3, #2
 8007122:	69fa      	ldr	r2, [r7, #28]
 8007124:	429a      	cmp	r2, r3
 8007126:	d103      	bne.n	8007130 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	3b30      	subs	r3, #48	@ 0x30
 800712e:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	2b00      	cmp	r3, #0
 8007134:	dc04      	bgt.n	8007140 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	69fa      	ldr	r2, [r7, #28]
 800713e:	601a      	str	r2, [r3, #0]
		}
		return vol;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	e003      	b.n	800714c <get_ldnumber+0x80>
		return vol;
	}
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
 8007144:	4b04      	ldr	r3, [pc, #16]	@ (8007158 <get_ldnumber+0x8c>)
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	617b      	str	r3, [r7, #20]
#else
	vol = 0;		/* Default drive is 0 */
#endif
	return vol;		/* Return the default drive */
 800714a:	697b      	ldr	r3, [r7, #20]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3724      	adds	r7, #36	@ 0x24
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	20020662 	.word	0x20020662

0800715c <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	711a      	strb	r2, [r3, #4]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f04f 32ff 	mov.w	r2, #4294967295
 8007172:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7fe fc37 	bl	80059ea <move_window>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <check_fs+0x2a>
 8007182:	2304      	movs	r3, #4
 8007184:	e088      	b.n	8007298 <check_fs+0x13c>
	sign = ld_word(fs->win + BS_55AA);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	3338      	adds	r3, #56	@ 0x38
 800718a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800718e:	4618      	mov	r0, r3
 8007190:	f7fe fb06 	bl	80057a0 <ld_word>
 8007194:	4603      	mov	r3, r0
 8007196:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800719e:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 80071a0:	7b7b      	ldrb	r3, [r7, #13]
 80071a2:	2beb      	cmp	r3, #235	@ 0xeb
 80071a4:	d005      	beq.n	80071b2 <check_fs+0x56>
 80071a6:	7b7b      	ldrb	r3, [r7, #13]
 80071a8:	2be9      	cmp	r3, #233	@ 0xe9
 80071aa:	d002      	beq.n	80071b2 <check_fs+0x56>
 80071ac:	7b7b      	ldrb	r3, [r7, #13]
 80071ae:	2be8      	cmp	r3, #232	@ 0xe8
 80071b0:	d16a      	bne.n	8007288 <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 80071b2:	89fb      	ldrh	r3, [r7, #14]
 80071b4:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d10c      	bne.n	80071d6 <check_fs+0x7a>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	3338      	adds	r3, #56	@ 0x38
 80071c0:	3352      	adds	r3, #82	@ 0x52
 80071c2:	2208      	movs	r2, #8
 80071c4:	4936      	ldr	r1, [pc, #216]	@ (80072a0 <check_fs+0x144>)
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 ffd8 	bl	800817c <memcmp>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d101      	bne.n	80071d6 <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 80071d2:	2300      	movs	r3, #0
 80071d4:	e060      	b.n	8007298 <check_fs+0x13c>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	3338      	adds	r3, #56	@ 0x38
 80071da:	330b      	adds	r3, #11
 80071dc:	4618      	mov	r0, r3
 80071de:	f7fe fadf 	bl	80057a0 <ld_word>
 80071e2:	4603      	mov	r3, r0
 80071e4:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071ec:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 80071ee:	897a      	ldrh	r2, [r7, #10]
 80071f0:	897b      	ldrh	r3, [r7, #10]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	4013      	ands	r3, r2
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d146      	bne.n	8007288 <check_fs+0x12c>
 80071fa:	897b      	ldrh	r3, [r7, #10]
 80071fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007200:	d342      	bcc.n	8007288 <check_fs+0x12c>
 8007202:	897b      	ldrh	r3, [r7, #10]
 8007204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007208:	d83e      	bhi.n	8007288 <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800720a:	7b7b      	ldrb	r3, [r7, #13]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d03b      	beq.n	8007288 <check_fs+0x12c>
 8007210:	7b7a      	ldrb	r2, [r7, #13]
 8007212:	7b7b      	ldrb	r3, [r7, #13]
 8007214:	3b01      	subs	r3, #1
 8007216:	4013      	ands	r3, r2
 8007218:	2b00      	cmp	r3, #0
 800721a:	d135      	bne.n	8007288 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	3338      	adds	r3, #56	@ 0x38
 8007220:	330e      	adds	r3, #14
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe fabc 	bl	80057a0 <ld_word>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d02c      	beq.n	8007288 <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8007234:	3b01      	subs	r3, #1
 8007236:	2b01      	cmp	r3, #1
 8007238:	d826      	bhi.n	8007288 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	3338      	adds	r3, #56	@ 0x38
 800723e:	3311      	adds	r3, #17
 8007240:	4618      	mov	r0, r3
 8007242:	f7fe faad 	bl	80057a0 <ld_word>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d01d      	beq.n	8007288 <check_fs+0x12c>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	3338      	adds	r3, #56	@ 0x38
 8007250:	3313      	adds	r3, #19
 8007252:	4618      	mov	r0, r3
 8007254:	f7fe faa4 	bl	80057a0 <ld_word>
 8007258:	4603      	mov	r3, r0
 800725a:	2b7f      	cmp	r3, #127	@ 0x7f
 800725c:	d809      	bhi.n	8007272 <check_fs+0x116>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	3338      	adds	r3, #56	@ 0x38
 8007262:	3320      	adds	r3, #32
 8007264:	4618      	mov	r0, r3
 8007266:	f7fe fab3 	bl	80057d0 <ld_dword>
 800726a:	4603      	mov	r3, r0
 800726c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007270:	d30a      	bcc.n	8007288 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	3338      	adds	r3, #56	@ 0x38
 8007276:	3316      	adds	r3, #22
 8007278:	4618      	mov	r0, r3
 800727a:	f7fe fa91 	bl	80057a0 <ld_word>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d001      	beq.n	8007288 <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 8007284:	2300      	movs	r3, #0
 8007286:	e007      	b.n	8007298 <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 8007288:	89fb      	ldrh	r3, [r7, #14]
 800728a:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800728e:	4293      	cmp	r3, r2
 8007290:	d101      	bne.n	8007296 <check_fs+0x13a>
 8007292:	2302      	movs	r3, #2
 8007294:	e000      	b.n	8007298 <check_fs+0x13c>
 8007296:	2303      	movs	r3, #3
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	08008268 	.word	0x08008268

080072a4 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 80072ae:	2100      	movs	r1, #0
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff ff53 	bl	800715c <check_fs>
 80072b6:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d007      	beq.n	80072ce <find_volume+0x2a>
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d802      	bhi.n	80072ca <find_volume+0x26>
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <find_volume+0x2a>
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	e045      	b.n	800735a <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
 80072d2:	e014      	b.n	80072fe <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	011b      	lsls	r3, r3, #4
 80072de:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 80072e2:	4413      	add	r3, r2
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7fe fa73 	bl	80057d0 <ld_dword>
 80072ea:	4602      	mov	r2, r0
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	3320      	adds	r3, #32
 80072f2:	443b      	add	r3, r7
 80072f4:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	3301      	adds	r3, #1
 80072fc:	61fb      	str	r3, [r7, #28]
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	2b03      	cmp	r3, #3
 8007302:	d9e7      	bls.n	80072d4 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d002      	beq.n	8007310 <find_volume+0x6c>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	3b01      	subs	r3, #1
 800730e:	e000      	b.n	8007312 <find_volume+0x6e>
 8007310:	2300      	movs	r3, #0
 8007312:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	3320      	adds	r3, #32
 800731a:	443b      	add	r3, r7
 800731c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00b      	beq.n	800733c <find_volume+0x98>
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	3320      	adds	r3, #32
 800732a:	443b      	add	r3, r7
 800732c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f7ff ff12 	bl	800715c <check_fs>
 8007338:	4603      	mov	r3, r0
 800733a:	e000      	b.n	800733e <find_volume+0x9a>
 800733c:	2303      	movs	r3, #3
 800733e:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d108      	bne.n	8007358 <find_volume+0xb4>
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d905      	bls.n	8007358 <find_volume+0xb4>
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	3301      	adds	r3, #1
 8007350:	61fb      	str	r3, [r7, #28]
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	2b03      	cmp	r3, #3
 8007356:	d9dd      	bls.n	8007314 <find_volume+0x70>
	return fmt;
 8007358:	69bb      	ldr	r3, [r7, #24]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3720      	adds	r7, #32
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
	...

08007364 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b090      	sub	sp, #64	@ 0x40
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	4613      	mov	r3, r2
 8007370:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f7ff fea7 	bl	80070cc <get_ldnumber>
 800737e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007382:	2b00      	cmp	r3, #0
 8007384:	da01      	bge.n	800738a <mount_volume+0x26>
 8007386:	230b      	movs	r3, #11
 8007388:	e1e2      	b.n	8007750 <mount_volume+0x3ec>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800738a:	4a9d      	ldr	r2, [pc, #628]	@ (8007600 <mount_volume+0x29c>)
 800738c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800738e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007392:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 8007394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <mount_volume+0x3a>
 800739a:	230c      	movs	r3, #12
 800739c:	e1d8      	b.n	8007750 <mount_volume+0x3ec>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80073a4:	79fb      	ldrb	r3, [r7, #7]
 80073a6:	f023 0301 	bic.w	r3, r3, #1
 80073aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 80073ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d01a      	beq.n	80073ea <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 80073b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fe f92d 	bl	8005618 <disk_status>
 80073be:	4603      	mov	r3, r0
 80073c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80073c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10c      	bne.n	80073ea <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80073d0:	79fb      	ldrb	r3, [r7, #7]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d007      	beq.n	80073e6 <mount_volume+0x82>
 80073d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073da:	f003 0304 	and.w	r3, r3, #4
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 80073e2:	230a      	movs	r3, #10
 80073e4:	e1b4      	b.n	8007750 <mount_volume+0x3ec>
			}
			return FR_OK;				/* The filesystem object is already valid */
 80073e6:	2300      	movs	r3, #0
 80073e8:	e1b2      	b.n	8007750 <mount_volume+0x3ec>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 80073ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ec:	2200      	movs	r2, #0
 80073ee:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	785b      	ldrb	r3, [r3, #1]
 80073f4:	4618      	mov	r0, r3
 80073f6:	f7fe f925 	bl	8005644 <disk_initialize>
 80073fa:	4603      	mov	r3, r0
 80073fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800740c:	2303      	movs	r3, #3
 800740e:	e19f      	b.n	8007750 <mount_volume+0x3ec>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007410:	79fb      	ldrb	r3, [r7, #7]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d007      	beq.n	8007426 <mount_volume+0xc2>
 8007416:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800741a:	f003 0304 	and.w	r3, r3, #4
 800741e:	2b00      	cmp	r3, #0
 8007420:	d001      	beq.n	8007426 <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 8007422:	230a      	movs	r3, #10
 8007424:	e194      	b.n	8007750 <mount_volume+0x3ec>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 8007426:	2100      	movs	r1, #0
 8007428:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800742a:	f7ff ff3b 	bl	80072a4 <find_volume>
 800742e:	6338      	str	r0, [r7, #48]	@ 0x30
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 8007430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007432:	2b04      	cmp	r3, #4
 8007434:	d101      	bne.n	800743a <mount_volume+0xd6>
 8007436:	2301      	movs	r3, #1
 8007438:	e18a      	b.n	8007750 <mount_volume+0x3ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	2b01      	cmp	r3, #1
 800743e:	d901      	bls.n	8007444 <mount_volume+0xe0>
 8007440:	230d      	movs	r3, #13
 8007442:	e185      	b.n	8007750 <mount_volume+0x3ec>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 8007444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007448:	623b      	str	r3, [r7, #32]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800744a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744c:	3338      	adds	r3, #56	@ 0x38
 800744e:	330b      	adds	r3, #11
 8007450:	4618      	mov	r0, r3
 8007452:	f7fe f9a5 	bl	80057a0 <ld_word>
 8007456:	4603      	mov	r3, r0
 8007458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800745c:	d001      	beq.n	8007462 <mount_volume+0xfe>
 800745e:	230d      	movs	r3, #13
 8007460:	e176      	b.n	8007750 <mount_volume+0x3ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007464:	3338      	adds	r3, #56	@ 0x38
 8007466:	3316      	adds	r3, #22
 8007468:	4618      	mov	r0, r3
 800746a:	f7fe f999 	bl	80057a0 <ld_word>
 800746e:	4603      	mov	r3, r0
 8007470:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <mount_volume+0x122>
 8007478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747a:	3338      	adds	r3, #56	@ 0x38
 800747c:	3324      	adds	r3, #36	@ 0x24
 800747e:	4618      	mov	r0, r3
 8007480:	f7fe f9a6 	bl	80057d0 <ld_dword>
 8007484:	63b8      	str	r0, [r7, #56]	@ 0x38
		fs->fsize = fasize;
 8007486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007488:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800748a:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800748c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748e:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8007492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007494:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007498:	78db      	ldrb	r3, [r3, #3]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d005      	beq.n	80074aa <mount_volume+0x146>
 800749e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a0:	78db      	ldrb	r3, [r3, #3]
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d001      	beq.n	80074aa <mount_volume+0x146>
 80074a6:	230d      	movs	r3, #13
 80074a8:	e152      	b.n	8007750 <mount_volume+0x3ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80074aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ac:	78db      	ldrb	r3, [r3, #3]
 80074ae:	461a      	mov	r2, r3
 80074b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b2:	fb02 f303 	mul.w	r3, r2, r3
 80074b6:	63bb      	str	r3, [r7, #56]	@ 0x38

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80074b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074be:	461a      	mov	r2, r3
 80074c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c2:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80074c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c6:	895b      	ldrh	r3, [r3, #10]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d008      	beq.n	80074de <mount_volume+0x17a>
 80074cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ce:	895b      	ldrh	r3, [r3, #10]
 80074d0:	461a      	mov	r2, r3
 80074d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d4:	895b      	ldrh	r3, [r3, #10]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	4013      	ands	r3, r2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <mount_volume+0x17e>
 80074de:	230d      	movs	r3, #13
 80074e0:	e136      	b.n	8007750 <mount_volume+0x3ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80074e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e4:	3338      	adds	r3, #56	@ 0x38
 80074e6:	3311      	adds	r3, #17
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fe f959 	bl	80057a0 <ld_word>
 80074ee:	4603      	mov	r3, r0
 80074f0:	461a      	mov	r2, r3
 80074f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f4:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80074f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f8:	891b      	ldrh	r3, [r3, #8]
 80074fa:	f003 030f 	and.w	r3, r3, #15
 80074fe:	b29b      	uxth	r3, r3
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <mount_volume+0x1a4>
 8007504:	230d      	movs	r3, #13
 8007506:	e123      	b.n	8007750 <mount_volume+0x3ec>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750a:	3338      	adds	r3, #56	@ 0x38
 800750c:	3313      	adds	r3, #19
 800750e:	4618      	mov	r0, r3
 8007510:	f7fe f946 	bl	80057a0 <ld_word>
 8007514:	4603      	mov	r3, r0
 8007516:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800751a:	2b00      	cmp	r3, #0
 800751c:	d106      	bne.n	800752c <mount_volume+0x1c8>
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	3338      	adds	r3, #56	@ 0x38
 8007522:	3320      	adds	r3, #32
 8007524:	4618      	mov	r0, r3
 8007526:	f7fe f953 	bl	80057d0 <ld_dword>
 800752a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800752c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752e:	3338      	adds	r3, #56	@ 0x38
 8007530:	330e      	adds	r3, #14
 8007532:	4618      	mov	r0, r3
 8007534:	f7fe f934 	bl	80057a0 <ld_word>
 8007538:	4603      	mov	r3, r0
 800753a:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800753c:	8bfb      	ldrh	r3, [r7, #30]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <mount_volume+0x1e2>
 8007542:	230d      	movs	r3, #13
 8007544:	e104      	b.n	8007750 <mount_volume+0x3ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007546:	8bfa      	ldrh	r2, [r7, #30]
 8007548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754a:	4413      	add	r3, r2
 800754c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800754e:	8912      	ldrh	r2, [r2, #8]
 8007550:	0912      	lsrs	r2, r2, #4
 8007552:	b292      	uxth	r2, r2
 8007554:	4413      	add	r3, r2
 8007556:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007558:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	429a      	cmp	r2, r3
 800755e:	d201      	bcs.n	8007564 <mount_volume+0x200>
 8007560:	230d      	movs	r3, #13
 8007562:	e0f5      	b.n	8007750 <mount_volume+0x3ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007564:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800756c:	8952      	ldrh	r2, [r2, #10]
 800756e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007572:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <mount_volume+0x21a>
 800757a:	230d      	movs	r3, #13
 800757c:	e0e8      	b.n	8007750 <mount_volume+0x3ec>
		fmt = 0;
 800757e:	2300      	movs	r3, #0
 8007580:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	4a1f      	ldr	r2, [pc, #124]	@ (8007604 <mount_volume+0x2a0>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d801      	bhi.n	800758e <mount_volume+0x22a>
 800758a:	2303      	movs	r3, #3
 800758c:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007594:	4293      	cmp	r3, r2
 8007596:	d801      	bhi.n	800759c <mount_volume+0x238>
 8007598:	2302      	movs	r3, #2
 800759a:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d801      	bhi.n	80075aa <mount_volume+0x246>
 80075a6:	2301      	movs	r3, #1
 80075a8:	633b      	str	r3, [r7, #48]	@ 0x30
		if (fmt == 0) return FR_NO_FILESYSTEM;
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <mount_volume+0x250>
 80075b0:	230d      	movs	r3, #13
 80075b2:	e0cd      	b.n	8007750 <mount_volume+0x3ec>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	1c9a      	adds	r2, r3, #2
 80075b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ba:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80075bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075be:	6a3a      	ldr	r2, [r7, #32]
 80075c0:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80075c2:	8bfa      	ldrh	r2, [r7, #30]
 80075c4:	6a3b      	ldr	r3, [r7, #32]
 80075c6:	441a      	add	r2, r3
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80075cc:	6a3a      	ldr	r2, [r7, #32]
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	441a      	add	r2, r3
 80075d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d4:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 80075d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d8:	2b03      	cmp	r3, #3
 80075da:	d123      	bne.n	8007624 <mount_volume+0x2c0>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80075dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075de:	3338      	adds	r3, #56	@ 0x38
 80075e0:	332a      	adds	r3, #42	@ 0x2a
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe f8dc 	bl	80057a0 <ld_word>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d001      	beq.n	80075f2 <mount_volume+0x28e>
 80075ee:	230d      	movs	r3, #13
 80075f0:	e0ae      	b.n	8007750 <mount_volume+0x3ec>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80075f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f4:	891b      	ldrh	r3, [r3, #8]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d006      	beq.n	8007608 <mount_volume+0x2a4>
 80075fa:	230d      	movs	r3, #13
 80075fc:	e0a8      	b.n	8007750 <mount_volume+0x3ec>
 80075fe:	bf00      	nop
 8007600:	2002065c 	.word	0x2002065c
 8007604:	0ffffff5 	.word	0x0ffffff5
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760a:	3338      	adds	r3, #56	@ 0x38
 800760c:	332c      	adds	r3, #44	@ 0x2c
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe f8de 	bl	80057d0 <ld_dword>
 8007614:	4602      	mov	r2, r0
 8007616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007618:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800761a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761c:	69db      	ldr	r3, [r3, #28]
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	637b      	str	r3, [r7, #52]	@ 0x34
 8007622:	e01e      	b.n	8007662 <mount_volume+0x2fe>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	891b      	ldrh	r3, [r3, #8]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d101      	bne.n	8007630 <mount_volume+0x2cc>
 800762c:	230d      	movs	r3, #13
 800762e:	e08f      	b.n	8007750 <mount_volume+0x3ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007632:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007636:	441a      	add	r2, r3
 8007638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800763c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763e:	2b02      	cmp	r3, #2
 8007640:	d103      	bne.n	800764a <mount_volume+0x2e6>
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	e00a      	b.n	8007660 <mount_volume+0x2fc>
 800764a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764c:	69da      	ldr	r2, [r3, #28]
 800764e:	4613      	mov	r3, r2
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	4413      	add	r3, r2
 8007654:	085a      	lsrs	r2, r3, #1
 8007656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007658:	69db      	ldr	r3, [r3, #28]
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007660:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007664:	6a1a      	ldr	r2, [r3, #32]
 8007666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007668:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800766c:	0a5b      	lsrs	r3, r3, #9
 800766e:	429a      	cmp	r2, r3
 8007670:	d201      	bcs.n	8007676 <mount_volume+0x312>
 8007672:	230d      	movs	r3, #13
 8007674:	e06c      	b.n	8007750 <mount_volume+0x3ec>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007678:	f04f 32ff 	mov.w	r2, #4294967295
 800767c:	615a      	str	r2, [r3, #20]
 800767e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007680:	695a      	ldr	r2, [r3, #20]
 8007682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007684:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8007686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007688:	2280      	movs	r2, #128	@ 0x80
 800768a:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800768c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768e:	2b03      	cmp	r3, #3
 8007690:	d149      	bne.n	8007726 <mount_volume+0x3c2>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007694:	3338      	adds	r3, #56	@ 0x38
 8007696:	3330      	adds	r3, #48	@ 0x30
 8007698:	4618      	mov	r0, r3
 800769a:	f7fe f881 	bl	80057a0 <ld_word>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d140      	bne.n	8007726 <mount_volume+0x3c2>
			&& move_window(fs, bsect + 1) == FR_OK)
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	3301      	adds	r3, #1
 80076a8:	4619      	mov	r1, r3
 80076aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076ac:	f7fe f99d 	bl	80059ea <move_window>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d137      	bne.n	8007726 <mount_volume+0x3c2>
		{
			fs->fsi_flag = 0;
 80076b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b8:	2200      	movs	r2, #0
 80076ba:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 80076bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076be:	3338      	adds	r3, #56	@ 0x38
 80076c0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7fe f86b 	bl	80057a0 <ld_word>
 80076ca:	4603      	mov	r3, r0
 80076cc:	461a      	mov	r2, r3
 80076ce:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d127      	bne.n	8007726 <mount_volume+0x3c2>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80076d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d8:	3338      	adds	r3, #56	@ 0x38
 80076da:	4618      	mov	r0, r3
 80076dc:	f7fe f878 	bl	80057d0 <ld_dword>
 80076e0:	4603      	mov	r3, r0
 80076e2:	4a1d      	ldr	r2, [pc, #116]	@ (8007758 <mount_volume+0x3f4>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d11e      	bne.n	8007726 <mount_volume+0x3c2>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80076e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ea:	3338      	adds	r3, #56	@ 0x38
 80076ec:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7fe f86d 	bl	80057d0 <ld_dword>
 80076f6:	4603      	mov	r3, r0
 80076f8:	4a18      	ldr	r2, [pc, #96]	@ (800775c <mount_volume+0x3f8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d113      	bne.n	8007726 <mount_volume+0x3c2>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80076fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007700:	3338      	adds	r3, #56	@ 0x38
 8007702:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007706:	4618      	mov	r0, r3
 8007708:	f7fe f862 	bl	80057d0 <ld_dword>
 800770c:	4602      	mov	r2, r0
 800770e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007710:	615a      	str	r2, [r3, #20]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007714:	3338      	adds	r3, #56	@ 0x38
 8007716:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800771a:	4618      	mov	r0, r3
 800771c:	f7fe f858 	bl	80057d0 <ld_dword>
 8007720:	4602      	mov	r2, r0
 8007722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007724:	611a      	str	r2, [r3, #16]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 8007726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007728:	b2da      	uxtb	r2, r3
 800772a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800772e:	4b0c      	ldr	r3, [pc, #48]	@ (8007760 <mount_volume+0x3fc>)
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	3301      	adds	r3, #1
 8007734:	b29a      	uxth	r2, r3
 8007736:	4b0a      	ldr	r3, [pc, #40]	@ (8007760 <mount_volume+0x3fc>)
 8007738:	801a      	strh	r2, [r3, #0]
 800773a:	4b09      	ldr	r3, [pc, #36]	@ (8007760 <mount_volume+0x3fc>)
 800773c:	881a      	ldrh	r2, [r3, #0]
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	80da      	strh	r2, [r3, #6]
#if FF_USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8007742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007744:	4a07      	ldr	r2, [pc, #28]	@ (8007764 <mount_volume+0x400>)
 8007746:	60da      	str	r2, [r3, #12]
#if FF_FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if FF_FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8007748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774a:	2200      	movs	r2, #0
 800774c:	619a      	str	r2, [r3, #24]
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif
	return FR_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3740      	adds	r7, #64	@ 0x40
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	41615252 	.word	0x41615252
 800775c:	61417272 	.word	0x61417272
 8007760:	20020660 	.word	0x20020660
 8007764:	20020664 	.word	0x20020664

08007768 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007772:	2309      	movs	r3, #9
 8007774:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d01c      	beq.n	80077b6 <validate+0x4e>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d018      	beq.n	80077b6 <validate+0x4e>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d013      	beq.n	80077b6 <validate+0x4e>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	889a      	ldrh	r2, [r3, #4]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	88db      	ldrh	r3, [r3, #6]
 8007798:	429a      	cmp	r2, r3
 800779a:	d10c      	bne.n	80077b6 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	785b      	ldrb	r3, [r3, #1]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fd ff38 	bl	8005618 <disk_status>
 80077a8:	4603      	mov	r3, r0
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <validate+0x4e>
			res = FR_OK;
 80077b2:	2300      	movs	r3, #0
 80077b4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d102      	bne.n	80077c2 <validate+0x5a>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	e000      	b.n	80077c4 <validate+0x5c>
 80077c2:	2300      	movs	r3, #0
 80077c4:	683a      	ldr	r2, [r7, #0]
 80077c6:	6013      	str	r3, [r2, #0]
	return res;
 80077c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
	...

080077d4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b088      	sub	sp, #32
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60f8      	str	r0, [r7, #12]
 80077dc:	60b9      	str	r1, [r7, #8]
 80077de:	4613      	mov	r3, r2
 80077e0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 80077e6:	f107 0310 	add.w	r3, r7, #16
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7ff fc6e 	bl	80070cc <get_ldnumber>
 80077f0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	da01      	bge.n	80077fc <f_mount+0x28>
 80077f8:	230b      	movs	r3, #11
 80077fa:	e02e      	b.n	800785a <f_mount+0x86>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 80077fc:	4a19      	ldr	r2, [pc, #100]	@ (8007864 <f_mount+0x90>)
 80077fe:	69fb      	ldr	r3, [r7, #28]
 8007800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007804:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 8007806:	69bb      	ldr	r3, [r7, #24]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d007      	beq.n	800781c <f_mount+0x48>
		FatFs[vol] = 0;
 800780c:	4a15      	ldr	r2, [pc, #84]	@ (8007864 <f_mount+0x90>)
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	2100      	movs	r1, #0
 8007812:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	2200      	movs	r2, #0
 800781a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00b      	beq.n	800783a <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	69fa      	ldr	r2, [r7, #28]
 8007826:	b2d2      	uxtb	r2, r2
 8007828:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	490c      	ldr	r1, [pc, #48]	@ (8007864 <f_mount+0x90>)
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 800783a:	79fb      	ldrb	r3, [r7, #7]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <f_mount+0x70>
 8007840:	2300      	movs	r3, #0
 8007842:	e00a      	b.n	800785a <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007844:	f107 010c 	add.w	r1, r7, #12
 8007848:	f107 0308 	add.w	r3, r7, #8
 800784c:	2200      	movs	r2, #0
 800784e:	4618      	mov	r0, r3
 8007850:	f7ff fd88 	bl	8007364 <mount_volume>
 8007854:	4603      	mov	r3, r0
 8007856:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007858:	7dfb      	ldrb	r3, [r7, #23]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3720      	adds	r7, #32
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	2002065c 	.word	0x2002065c

08007868 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b098      	sub	sp, #96	@ 0x60
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	4613      	mov	r3, r2
 8007874:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <f_open+0x18>
 800787c:	2309      	movs	r3, #9
 800787e:	e177      	b.n	8007b70 <f_open+0x308>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8007880:	79fb      	ldrb	r3, [r7, #7]
 8007882:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007886:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 8007888:	79fa      	ldrb	r2, [r7, #7]
 800788a:	f107 0110 	add.w	r1, r7, #16
 800788e:	f107 0308 	add.w	r3, r7, #8
 8007892:	4618      	mov	r0, r3
 8007894:	f7ff fd66 	bl	8007364 <mount_volume>
 8007898:	4603      	mov	r3, r0
 800789a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800789e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f040 815b 	bne.w	8007b5e <f_open+0x2f6>
		dj.obj.fs = fs;
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	f107 0314 	add.w	r3, r7, #20
 80078b2:	4611      	mov	r1, r2
 80078b4:	4618      	mov	r0, r3
 80078b6:	f7ff fb7b 	bl	8006fb0 <follow_path>
 80078ba:	4603      	mov	r3, r0
 80078bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 80078c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d107      	bne.n	80078d8 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80078c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80078cc:	b25b      	sxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	da02      	bge.n	80078d8 <f_open+0x70>
				res = FR_INVALID_NAME;
 80078d2:	2306      	movs	r3, #6
 80078d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80078d8:	79fb      	ldrb	r3, [r7, #7]
 80078da:	f003 031c 	and.w	r3, r3, #28
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d078      	beq.n	80079d4 <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 80078e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d010      	beq.n	800790c <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80078ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078ee:	2b04      	cmp	r3, #4
 80078f0:	d107      	bne.n	8007902 <f_open+0x9a>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80078f2:	f107 0314 	add.w	r3, r7, #20
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7ff f836 	bl	8006968 <dir_register>
 80078fc:	4603      	mov	r3, r0
 80078fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007902:	79fb      	ldrb	r3, [r7, #7]
 8007904:	f043 0308 	orr.w	r3, r3, #8
 8007908:	71fb      	strb	r3, [r7, #7]
 800790a:	e010      	b.n	800792e <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800790c:	7ebb      	ldrb	r3, [r7, #26]
 800790e:	f003 0311 	and.w	r3, r3, #17
 8007912:	2b00      	cmp	r3, #0
 8007914:	d003      	beq.n	800791e <f_open+0xb6>
					res = FR_DENIED;
 8007916:	2307      	movs	r3, #7
 8007918:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800791c:	e007      	b.n	800792e <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800791e:	79fb      	ldrb	r3, [r7, #7]
 8007920:	f003 0304 	and.w	r3, r3, #4
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <f_open+0xc6>
 8007928:	2308      	movs	r3, #8
 800792a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800792e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007932:	2b00      	cmp	r3, #0
 8007934:	d168      	bne.n	8007a08 <f_open+0x1a0>
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b00      	cmp	r3, #0
 800793e:	d063      	beq.n	8007a08 <f_open+0x1a0>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 8007940:	f7fd ff26 	bl	8005790 <get_fattime>
 8007944:	6538      	str	r0, [r7, #80]	@ 0x50
					st_dword(dj.dir + DIR_CrtTime, tm);
 8007946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007948:	330e      	adds	r3, #14
 800794a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800794c:	4618      	mov	r0, r3
 800794e:	f7fd ff7d 	bl	800584c <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 8007952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007954:	3316      	adds	r3, #22
 8007956:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007958:	4618      	mov	r0, r3
 800795a:	f7fd ff77 	bl	800584c <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007962:	4611      	mov	r1, r2
 8007964:	4618      	mov	r0, r3
 8007966:	f7fe fd61 	bl	800642c <ld_clust>
 800796a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800796c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796e:	330b      	adds	r3, #11
 8007970:	2220      	movs	r2, #32
 8007972:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007978:	2200      	movs	r2, #0
 800797a:	4618      	mov	r0, r3
 800797c:	f7fe fd75 	bl	800646a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007982:	331c      	adds	r3, #28
 8007984:	2100      	movs	r1, #0
 8007986:	4618      	mov	r0, r3
 8007988:	f7fd ff60 	bl	800584c <st_dword>
					fs->wflag = 1;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	2201      	movs	r2, #1
 8007990:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 8007992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d037      	beq.n	8007a08 <f_open+0x1a0>
						sc = fs->winsect;
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800799c:	64bb      	str	r3, [r7, #72]	@ 0x48
						res = remove_chain(&dj.obj, cl, 0);
 800799e:	f107 0314 	add.w	r3, r7, #20
 80079a2:	2200      	movs	r2, #0
 80079a4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fe fa6a 	bl	8005e80 <remove_chain>
 80079ac:	4603      	mov	r3, r0
 80079ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 80079b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d126      	bne.n	8007a08 <f_open+0x1a0>
							res = move_window(fs, sc);
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fe f813 	bl	80059ea <move_window>
 80079c4:	4603      	mov	r3, r0
 80079c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079ce:	3a01      	subs	r2, #1
 80079d0:	611a      	str	r2, [r3, #16]
 80079d2:	e019      	b.n	8007a08 <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 80079d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d115      	bne.n	8007a08 <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 80079dc:	7ebb      	ldrb	r3, [r7, #26]
 80079de:	f003 0310 	and.w	r3, r3, #16
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d003      	beq.n	80079ee <f_open+0x186>
					res = FR_NO_FILE;
 80079e6:	2304      	movs	r3, #4
 80079e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80079ec:	e00c      	b.n	8007a08 <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	f003 0302 	and.w	r3, r3, #2
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d007      	beq.n	8007a08 <f_open+0x1a0>
 80079f8:	7ebb      	ldrb	r3, [r7, #26]
 80079fa:	f003 0301 	and.w	r3, r3, #1
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d002      	beq.n	8007a08 <f_open+0x1a0>
						res = FR_DENIED;
 8007a02:	2307      	movs	r3, #7
 8007a04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007a08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10f      	bne.n	8007a30 <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 8007a10:	79fb      	ldrb	r3, [r7, #7]
 8007a12:	f003 0308 	and.w	r3, r3, #8
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <f_open+0x1ba>
 8007a1a:	79fb      	ldrb	r3, [r7, #7]
 8007a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a20:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8007a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007a30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f040 8092 	bne.w	8007b5e <f_open+0x2f6>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fe fcf3 	bl	800642c <ld_clust>
 8007a46:	4602      	mov	r2, r0
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4e:	331c      	adds	r3, #28
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7fd febd 	bl	80057d0 <ld_dword>
 8007a56:	4602      	mov	r2, r0
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	88da      	ldrh	r2, [r3, #6]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	79fa      	ldrb	r2, [r7, #7]
 8007a6e:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	3328      	adds	r3, #40	@ 0x28
 8007a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 fb85 	bl	800819c <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007a92:	79fb      	ldrb	r3, [r7, #7]
 8007a94:	f003 0320 	and.w	r3, r3, #32
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d060      	beq.n	8007b5e <f_open+0x2f6>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d05c      	beq.n	8007b5e <f_open+0x2f6>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	895b      	ldrh	r3, [r3, #10]
 8007ab0:	025b      	lsls	r3, r3, #9
 8007ab2:	647b      	str	r3, [r7, #68]	@ 0x44
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ac0:	e016      	b.n	8007af0 <f_open+0x288>
					clst = get_fat(&fp->obj, clst);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7fe f849 	bl	8005b5e <get_fat>
 8007acc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007ace:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d802      	bhi.n	8007ada <f_open+0x272>
 8007ad4:	2302      	movs	r3, #2
 8007ad6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007ada:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae0:	d102      	bne.n	8007ae8 <f_open+0x280>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007ae8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	657b      	str	r3, [r7, #84]	@ 0x54
 8007af0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d103      	bne.n	8007b00 <f_open+0x298>
 8007af8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007afa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d8e0      	bhi.n	8007ac2 <f_open+0x25a>
				}
				fp->clust = clst;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b04:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007b06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d127      	bne.n	8007b5e <f_open+0x2f6>
 8007b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d022      	beq.n	8007b5e <f_open+0x2f6>
					sc = clst2sect(fs, clst);
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7fd ffff 	bl	8005b20 <clst2sect>
 8007b22:	64b8      	str	r0, [r7, #72]	@ 0x48
					if (sc == 0) {
 8007b24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d103      	bne.n	8007b32 <f_open+0x2ca>
						res = FR_INT_ERR;
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007b30:	e015      	b.n	8007b5e <f_open+0x2f6>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b34:	0a5a      	lsrs	r2, r3, #9
 8007b36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b38:	441a      	add	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	7858      	ldrb	r0, [r3, #1]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	f7fd fd97 	bl	8005680 <disk_read>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <f_open+0x2f6>
 8007b58:	2301      	movs	r3, #1
 8007b5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d002      	beq.n	8007b6c <f_open+0x304>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3760      	adds	r7, #96	@ 0x60
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08c      	sub	sp, #48	@ 0x30
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
 8007b84:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f107 0210 	add.w	r2, r7, #16
 8007b96:	4611      	mov	r1, r2
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fde5 	bl	8007768 <validate>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007ba4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d107      	bne.n	8007bbc <f_write+0x44>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	7c5b      	ldrb	r3, [r3, #17]
 8007bb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007bb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d002      	beq.n	8007bc2 <f_write+0x4a>
 8007bbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bc0:	e13f      	b.n	8007e42 <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	7c1b      	ldrb	r3, [r3, #16]
 8007bc6:	f003 0302 	and.w	r3, r3, #2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <f_write+0x5a>
 8007bce:	2307      	movs	r3, #7
 8007bd0:	e137      	b.n	8007e42 <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	695a      	ldr	r2, [r3, #20]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	441a      	add	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	f080 8121 	bcs.w	8007e26 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	695b      	ldr	r3, [r3, #20]
 8007be8:	43db      	mvns	r3, r3
 8007bea:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8007bec:	e11b      	b.n	8007e26 <f_write+0x2ae>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f040 80d7 	bne.w	8007daa <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	695b      	ldr	r3, [r3, #20]
 8007c00:	0a5b      	lsrs	r3, r3, #9
 8007c02:	693a      	ldr	r2, [r7, #16]
 8007c04:	8952      	ldrh	r2, [r2, #10]
 8007c06:	3a01      	subs	r2, #1
 8007c08:	4013      	ands	r3, r2
 8007c0a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d137      	bne.n	8007c82 <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10c      	bne.n	8007c34 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10e      	bne.n	8007c44 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2100      	movs	r1, #0
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7fe f98d 	bl	8005f4a <create_chain>
 8007c30:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007c32:	e007      	b.n	8007c44 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	699b      	ldr	r3, [r3, #24]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f7fe f984 	bl	8005f4a <create_chain>
 8007c42:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f000 80f2 	beq.w	8007e30 <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d104      	bne.n	8007c5c <f_write+0xe4>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2202      	movs	r2, #2
 8007c56:	745a      	strb	r2, [r3, #17]
 8007c58:	2302      	movs	r3, #2
 8007c5a:	e0f2      	b.n	8007e42 <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c62:	d104      	bne.n	8007c6e <f_write+0xf6>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2201      	movs	r2, #1
 8007c68:	745a      	strb	r2, [r3, #17]
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e0e9      	b.n	8007e42 <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c72:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d102      	bne.n	8007c82 <f_write+0x10a>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c80:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	7c1b      	ldrb	r3, [r3, #16]
 8007c86:	b25b      	sxtb	r3, r3
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	da18      	bge.n	8007cbe <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	7858      	ldrb	r0, [r3, #1]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	69da      	ldr	r2, [r3, #28]
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	f7fd fd0b 	bl	80056b6 <disk_write>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d004      	beq.n	8007cb0 <f_write+0x138>
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	745a      	strb	r2, [r3, #17]
 8007cac:	2301      	movs	r3, #1
 8007cae:	e0c8      	b.n	8007e42 <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	7c1b      	ldrb	r3, [r3, #16]
 8007cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	4610      	mov	r0, r2
 8007cc8:	f7fd ff2a 	bl	8005b20 <clst2sect>
 8007ccc:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d104      	bne.n	8007cde <f_write+0x166>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	745a      	strb	r2, [r3, #17]
 8007cda:	2302      	movs	r3, #2
 8007cdc:	e0b1      	b.n	8007e42 <f_write+0x2ca>
			sect += csect;
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	0a5b      	lsrs	r3, r3, #9
 8007cea:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d03c      	beq.n	8007d6c <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	6a3b      	ldr	r3, [r7, #32]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	8952      	ldrh	r2, [r2, #10]
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d905      	bls.n	8007d0c <f_write+0x194>
					cc = fs->csize - csect;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	895b      	ldrh	r3, [r3, #10]
 8007d04:	461a      	mov	r2, r3
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	7858      	ldrb	r0, [r3, #1]
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	69f9      	ldr	r1, [r7, #28]
 8007d16:	f7fd fcce 	bl	80056b6 <disk_write>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d004      	beq.n	8007d2a <f_write+0x1b2>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2201      	movs	r2, #1
 8007d24:	745a      	strb	r2, [r3, #17]
 8007d26:	2301      	movs	r3, #1
 8007d28:	e08b      	b.n	8007e42 <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	69da      	ldr	r2, [r3, #28]
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	6a3a      	ldr	r2, [r7, #32]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d915      	bls.n	8007d64 <f_write+0x1ec>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	69da      	ldr	r2, [r3, #28]
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	025b      	lsls	r3, r3, #9
 8007d48:	69fa      	ldr	r2, [r7, #28]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d50:	4619      	mov	r1, r3
 8007d52:	f000 fa5d 	bl	8008210 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	7c1b      	ldrb	r3, [r3, #16]
 8007d5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d5e:	b2da      	uxtb	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	025b      	lsls	r3, r3, #9
 8007d68:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007d6a:	e03f      	b.n	8007dec <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	69db      	ldr	r3, [r3, #28]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d016      	beq.n	8007da4 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	695a      	ldr	r2, [r3, #20]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d210      	bcs.n	8007da4 <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	7858      	ldrb	r0, [r3, #1]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	f7fd fc76 	bl	8005680 <disk_read>
 8007d94:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d004      	beq.n	8007da4 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	745a      	strb	r2, [r3, #17]
 8007da0:	2301      	movs	r3, #1
 8007da2:	e04e      	b.n	8007e42 <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	695b      	ldr	r3, [r3, #20]
 8007dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8007db6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d901      	bls.n	8007dc4 <f_write+0x24c>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd2:	4413      	add	r3, r2
 8007dd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dd6:	69f9      	ldr	r1, [r7, #28]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f000 fa19 	bl	8008210 <memcpy>
		fp->flag |= FA_DIRTY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	7c1b      	ldrb	r3, [r3, #16]
 8007de2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	607b      	str	r3, [r7, #4]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfa:	441a      	add	r2, r3
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	601a      	str	r2, [r3, #0]
 8007e00:	69fa      	ldr	r2, [r7, #28]
 8007e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e04:	4413      	add	r3, r2
 8007e06:	61fb      	str	r3, [r7, #28]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	695a      	ldr	r2, [r3, #20]
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	441a      	add	r2, r3
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	615a      	str	r2, [r3, #20]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	68da      	ldr	r2, [r3, #12]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	695b      	ldr	r3, [r3, #20]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	bf38      	it	cc
 8007e20:	461a      	movcc	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	60da      	str	r2, [r3, #12]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f47f aee0 	bne.w	8007bee <f_write+0x76>
 8007e2e:	e000      	b.n	8007e32 <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007e30:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	7c1b      	ldrb	r3, [r3, #16]
 8007e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e3a:	b2da      	uxtb	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3730      	adds	r7, #48	@ 0x30
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b086      	sub	sp, #24
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f107 0208 	add.w	r2, r7, #8
 8007e58:	4611      	mov	r1, r2
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f7ff fc84 	bl	8007768 <validate>
 8007e60:	4603      	mov	r3, r0
 8007e62:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e64:	7dfb      	ldrb	r3, [r7, #23]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d168      	bne.n	8007f3c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	7c1b      	ldrb	r3, [r3, #16]
 8007e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d062      	beq.n	8007f3c <f_sync+0xf2>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	7c1b      	ldrb	r3, [r3, #16]
 8007e7a:	b25b      	sxtb	r3, r3
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	da15      	bge.n	8007eac <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	7858      	ldrb	r0, [r3, #1]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	69da      	ldr	r2, [r3, #28]
 8007e8e:	2301      	movs	r3, #1
 8007e90:	f7fd fc11 	bl	80056b6 <disk_write>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d001      	beq.n	8007e9e <f_sync+0x54>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e04f      	b.n	8007f3e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	7c1b      	ldrb	r3, [r3, #16]
 8007ea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007eac:	f7fd fc70 	bl	8005790 <get_fattime>
 8007eb0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a1b      	ldr	r3, [r3, #32]
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4610      	mov	r0, r2
 8007ebc:	f7fd fd95 	bl	80059ea <move_window>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007ec4:	7dfb      	ldrb	r3, [r7, #23]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d138      	bne.n	8007f3c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ece:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	330b      	adds	r3, #11
 8007ed4:	781a      	ldrb	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	330b      	adds	r3, #11
 8007eda:	f042 0220 	orr.w	r2, r2, #32
 8007ede:	b2d2      	uxtb	r2, r2
 8007ee0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6818      	ldr	r0, [r3, #0]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	461a      	mov	r2, r3
 8007eec:	68f9      	ldr	r1, [r7, #12]
 8007eee:	f7fe fabc 	bl	800646a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f103 021c 	add.w	r2, r3, #28
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	4619      	mov	r1, r3
 8007efe:	4610      	mov	r0, r2
 8007f00:	f7fd fca4 	bl	800584c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	3316      	adds	r3, #22
 8007f08:	6939      	ldr	r1, [r7, #16]
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fd fc9e 	bl	800584c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	3312      	adds	r3, #18
 8007f14:	2100      	movs	r1, #0
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7fd fc7d 	bl	8005816 <st_word>
					fs->wflag = 1;
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f7fd fd8d 	bl	8005a44 <sync_fs>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	7c1b      	ldrb	r3, [r3, #16]
 8007f32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3718      	adds	r7, #24
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f7ff ff7b 	bl	8007e4a <f_sync>
 8007f54:	4603      	mov	r3, r0
 8007f56:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d10e      	bne.n	8007f7c <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f107 0208 	add.w	r2, r7, #8
 8007f64:	4611      	mov	r1, r2
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7ff fbfe 	bl	8007768 <validate>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007f70:	7bfb      	ldrb	r3, [r7, #15]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d102      	bne.n	8007f7c <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3710      	adds	r7, #16
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
	...

08007f88 <ff_uni2oem>:
#if FF_CODE_PAGE != 0 && FF_CODE_PAGE < 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	460b      	mov	r3, r1
 8007f92:	807b      	strh	r3, [r7, #2]
	WCHAR c = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 8007f98:	4b17      	ldr	r3, [pc, #92]	@ (8007ff8 <ff_uni2oem+0x70>)
 8007f9a:	60bb      	str	r3, [r7, #8]


	if (uni < 0x80) {	/* ASCII? */
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007fa0:	d802      	bhi.n	8007fa8 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	81fb      	strh	r3, [r7, #14]
 8007fa6:	e01f      	b.n	8007fe8 <ff_uni2oem+0x60>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fae:	d21b      	bcs.n	8007fe8 <ff_uni2oem+0x60>
 8007fb0:	887b      	ldrh	r3, [r7, #2]
 8007fb2:	f240 3252 	movw	r2, #850	@ 0x352
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d116      	bne.n	8007fe8 <ff_uni2oem+0x60>
			for (c = 0; c < 0x80 && uni != p[c]; c++) ;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	81fb      	strh	r3, [r7, #14]
 8007fbe:	e002      	b.n	8007fc6 <ff_uni2oem+0x3e>
 8007fc0:	89fb      	ldrh	r3, [r7, #14]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	81fb      	strh	r3, [r7, #14]
 8007fc6:	89fb      	ldrh	r3, [r7, #14]
 8007fc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8007fca:	d808      	bhi.n	8007fde <ff_uni2oem+0x56>
 8007fcc:	89fb      	ldrh	r3, [r7, #14]
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	881b      	ldrh	r3, [r3, #0]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d1f0      	bne.n	8007fc0 <ff_uni2oem+0x38>
			c = (c + 0x80) & 0xFF;
 8007fde:	89fb      	ldrh	r3, [r7, #14]
 8007fe0:	3380      	adds	r3, #128	@ 0x80
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007fe8:	89fb      	ldrh	r3, [r7, #14]
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3714      	adds	r7, #20
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	08008350 	.word	0x08008350

08007ffc <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	4603      	mov	r3, r0
 8008004:	460a      	mov	r2, r1
 8008006:	80fb      	strh	r3, [r7, #6]
 8008008:	4613      	mov	r3, r2
 800800a:	80bb      	strh	r3, [r7, #4]
	WCHAR c = 0;
 800800c:	2300      	movs	r3, #0
 800800e:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 8008010:	4b0f      	ldr	r3, [pc, #60]	@ (8008050 <ff_oem2uni+0x54>)
 8008012:	60bb      	str	r3, [r7, #8]


	if (oem < 0x80) {	/* ASCII? */
 8008014:	88fb      	ldrh	r3, [r7, #6]
 8008016:	2b7f      	cmp	r3, #127	@ 0x7f
 8008018:	d802      	bhi.n	8008020 <ff_oem2uni+0x24>
		c = oem;
 800801a:	88fb      	ldrh	r3, [r7, #6]
 800801c:	81fb      	strh	r3, [r7, #14]
 800801e:	e00f      	b.n	8008040 <ff_oem2uni+0x44>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it a valid code page? */
 8008020:	88bb      	ldrh	r3, [r7, #4]
 8008022:	f240 3252 	movw	r2, #850	@ 0x352
 8008026:	4293      	cmp	r3, r2
 8008028:	d10a      	bne.n	8008040 <ff_oem2uni+0x44>
			if (oem < 0x100) c = p[oem - 0x80];
 800802a:	88fb      	ldrh	r3, [r7, #6]
 800802c:	2bff      	cmp	r3, #255	@ 0xff
 800802e:	d807      	bhi.n	8008040 <ff_oem2uni+0x44>
 8008030:	88fa      	ldrh	r2, [r7, #6]
 8008032:	4b08      	ldr	r3, [pc, #32]	@ (8008054 <ff_oem2uni+0x58>)
 8008034:	4413      	add	r3, r2
 8008036:	005b      	lsls	r3, r3, #1
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	4413      	add	r3, r2
 800803c:	881b      	ldrh	r3, [r3, #0]
 800803e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008040:	89fb      	ldrh	r3, [r7, #14]
}
 8008042:	4618      	mov	r0, r3
 8008044:	3714      	adds	r7, #20
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	08008350 	.word	0x08008350
 8008054:	7fffff80 	.word	0x7fffff80

08008058 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 8008058:	b480      	push	{r7}
 800805a:	b087      	sub	sp, #28
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008066:	d27d      	bcs.n	8008164 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 800806c:	8a7b      	ldrh	r3, [r7, #18]
 800806e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008072:	d201      	bcs.n	8008078 <ff_wtoupper+0x20>
 8008074:	4b3f      	ldr	r3, [pc, #252]	@ (8008174 <ff_wtoupper+0x11c>)
 8008076:	e000      	b.n	800807a <ff_wtoupper+0x22>
 8008078:	4b3f      	ldr	r3, [pc, #252]	@ (8008178 <ff_wtoupper+0x120>)
 800807a:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	1c9a      	adds	r2, r3, #2
 8008080:	617a      	str	r2, [r7, #20]
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 8008086:	8a3b      	ldrh	r3, [r7, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d069      	beq.n	8008160 <ff_wtoupper+0x108>
 800808c:	8a7a      	ldrh	r2, [r7, #18]
 800808e:	8a3b      	ldrh	r3, [r7, #16]
 8008090:	429a      	cmp	r2, r3
 8008092:	d365      	bcc.n	8008160 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	1c9a      	adds	r2, r3, #2
 8008098:	617a      	str	r2, [r7, #20]
 800809a:	881b      	ldrh	r3, [r3, #0]
 800809c:	81fb      	strh	r3, [r7, #14]
 800809e:	89fb      	ldrh	r3, [r7, #14]
 80080a0:	0a1b      	lsrs	r3, r3, #8
 80080a2:	81bb      	strh	r3, [r7, #12]
 80080a4:	89fb      	ldrh	r3, [r7, #14]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 80080aa:	8a7a      	ldrh	r2, [r7, #18]
 80080ac:	8a39      	ldrh	r1, [r7, #16]
 80080ae:	89fb      	ldrh	r3, [r7, #14]
 80080b0:	440b      	add	r3, r1
 80080b2:	429a      	cmp	r2, r3
 80080b4:	da4a      	bge.n	800814c <ff_wtoupper+0xf4>
				switch (cmd) {
 80080b6:	89bb      	ldrh	r3, [r7, #12]
 80080b8:	2b08      	cmp	r3, #8
 80080ba:	d850      	bhi.n	800815e <ff_wtoupper+0x106>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <ff_wtoupper+0x6c>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080e9 	.word	0x080080e9
 80080c8:	080080fb 	.word	0x080080fb
 80080cc:	08008111 	.word	0x08008111
 80080d0:	08008119 	.word	0x08008119
 80080d4:	08008121 	.word	0x08008121
 80080d8:	08008129 	.word	0x08008129
 80080dc:	08008131 	.word	0x08008131
 80080e0:	08008139 	.word	0x08008139
 80080e4:	08008141 	.word	0x08008141
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 80080e8:	8a7a      	ldrh	r2, [r7, #18]
 80080ea:	8a3b      	ldrh	r3, [r7, #16]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	4413      	add	r3, r2
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	827b      	strh	r3, [r7, #18]
 80080f8:	e027      	b.n	800814a <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 80080fa:	8a7a      	ldrh	r2, [r7, #18]
 80080fc:	8a3b      	ldrh	r3, [r7, #16]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	b29b      	uxth	r3, r3
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	b29b      	uxth	r3, r3
 8008108:	8a7a      	ldrh	r2, [r7, #18]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	827b      	strh	r3, [r7, #18]
 800810e:	e01c      	b.n	800814a <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 8008110:	8a7b      	ldrh	r3, [r7, #18]
 8008112:	3b10      	subs	r3, #16
 8008114:	827b      	strh	r3, [r7, #18]
 8008116:	e018      	b.n	800814a <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 8008118:	8a7b      	ldrh	r3, [r7, #18]
 800811a:	3b20      	subs	r3, #32
 800811c:	827b      	strh	r3, [r7, #18]
 800811e:	e014      	b.n	800814a <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 8008120:	8a7b      	ldrh	r3, [r7, #18]
 8008122:	3b30      	subs	r3, #48	@ 0x30
 8008124:	827b      	strh	r3, [r7, #18]
 8008126:	e010      	b.n	800814a <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 8008128:	8a7b      	ldrh	r3, [r7, #18]
 800812a:	3b1a      	subs	r3, #26
 800812c:	827b      	strh	r3, [r7, #18]
 800812e:	e00c      	b.n	800814a <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 8008130:	8a7b      	ldrh	r3, [r7, #18]
 8008132:	3308      	adds	r3, #8
 8008134:	827b      	strh	r3, [r7, #18]
 8008136:	e008      	b.n	800814a <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 8008138:	8a7b      	ldrh	r3, [r7, #18]
 800813a:	3b50      	subs	r3, #80	@ 0x50
 800813c:	827b      	strh	r3, [r7, #18]
 800813e:	e004      	b.n	800814a <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 8008140:	8a7b      	ldrh	r3, [r7, #18]
 8008142:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8008146:	827b      	strh	r3, [r7, #18]
 8008148:	bf00      	nop
				}
				break;
 800814a:	e008      	b.n	800815e <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 800814c:	89bb      	ldrh	r3, [r7, #12]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d194      	bne.n	800807c <ff_wtoupper+0x24>
 8008152:	89fb      	ldrh	r3, [r7, #14]
 8008154:	005b      	lsls	r3, r3, #1
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4413      	add	r3, r2
 800815a:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 800815c:	e78e      	b.n	800807c <ff_wtoupper+0x24>
				break;
 800815e:	bf00      	nop
		}
		uni = uc;
 8008160:	8a7b      	ldrh	r3, [r7, #18]
 8008162:	607b      	str	r3, [r7, #4]
	}

	return uni;
 8008164:	687b      	ldr	r3, [r7, #4]
}
 8008166:	4618      	mov	r0, r3
 8008168:	371c      	adds	r7, #28
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	08008450 	.word	0x08008450
 8008178:	08008644 	.word	0x08008644

0800817c <memcmp>:
 800817c:	b510      	push	{r4, lr}
 800817e:	3901      	subs	r1, #1
 8008180:	4402      	add	r2, r0
 8008182:	4290      	cmp	r0, r2
 8008184:	d101      	bne.n	800818a <memcmp+0xe>
 8008186:	2000      	movs	r0, #0
 8008188:	e005      	b.n	8008196 <memcmp+0x1a>
 800818a:	7803      	ldrb	r3, [r0, #0]
 800818c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008190:	42a3      	cmp	r3, r4
 8008192:	d001      	beq.n	8008198 <memcmp+0x1c>
 8008194:	1b18      	subs	r0, r3, r4
 8008196:	bd10      	pop	{r4, pc}
 8008198:	3001      	adds	r0, #1
 800819a:	e7f2      	b.n	8008182 <memcmp+0x6>

0800819c <memset>:
 800819c:	4402      	add	r2, r0
 800819e:	4603      	mov	r3, r0
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d100      	bne.n	80081a6 <memset+0xa>
 80081a4:	4770      	bx	lr
 80081a6:	f803 1b01 	strb.w	r1, [r3], #1
 80081aa:	e7f9      	b.n	80081a0 <memset+0x4>

080081ac <strchr>:
 80081ac:	b2c9      	uxtb	r1, r1
 80081ae:	4603      	mov	r3, r0
 80081b0:	4618      	mov	r0, r3
 80081b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081b6:	b112      	cbz	r2, 80081be <strchr+0x12>
 80081b8:	428a      	cmp	r2, r1
 80081ba:	d1f9      	bne.n	80081b0 <strchr+0x4>
 80081bc:	4770      	bx	lr
 80081be:	2900      	cmp	r1, #0
 80081c0:	bf18      	it	ne
 80081c2:	2000      	movne	r0, #0
 80081c4:	4770      	bx	lr
	...

080081c8 <__libc_init_array>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	4d0d      	ldr	r5, [pc, #52]	@ (8008200 <__libc_init_array+0x38>)
 80081cc:	4c0d      	ldr	r4, [pc, #52]	@ (8008204 <__libc_init_array+0x3c>)
 80081ce:	1b64      	subs	r4, r4, r5
 80081d0:	10a4      	asrs	r4, r4, #2
 80081d2:	2600      	movs	r6, #0
 80081d4:	42a6      	cmp	r6, r4
 80081d6:	d109      	bne.n	80081ec <__libc_init_array+0x24>
 80081d8:	4d0b      	ldr	r5, [pc, #44]	@ (8008208 <__libc_init_array+0x40>)
 80081da:	4c0c      	ldr	r4, [pc, #48]	@ (800820c <__libc_init_array+0x44>)
 80081dc:	f000 f826 	bl	800822c <_init>
 80081e0:	1b64      	subs	r4, r4, r5
 80081e2:	10a4      	asrs	r4, r4, #2
 80081e4:	2600      	movs	r6, #0
 80081e6:	42a6      	cmp	r6, r4
 80081e8:	d105      	bne.n	80081f6 <__libc_init_array+0x2e>
 80081ea:	bd70      	pop	{r4, r5, r6, pc}
 80081ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f0:	4798      	blx	r3
 80081f2:	3601      	adds	r6, #1
 80081f4:	e7ee      	b.n	80081d4 <__libc_init_array+0xc>
 80081f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081fa:	4798      	blx	r3
 80081fc:	3601      	adds	r6, #1
 80081fe:	e7f2      	b.n	80081e6 <__libc_init_array+0x1e>
 8008200:	08008708 	.word	0x08008708
 8008204:	08008708 	.word	0x08008708
 8008208:	08008708 	.word	0x08008708
 800820c:	0800870c 	.word	0x0800870c

08008210 <memcpy>:
 8008210:	440a      	add	r2, r1
 8008212:	4291      	cmp	r1, r2
 8008214:	f100 33ff 	add.w	r3, r0, #4294967295
 8008218:	d100      	bne.n	800821c <memcpy+0xc>
 800821a:	4770      	bx	lr
 800821c:	b510      	push	{r4, lr}
 800821e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008222:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008226:	4291      	cmp	r1, r2
 8008228:	d1f9      	bne.n	800821e <memcpy+0xe>
 800822a:	bd10      	pop	{r4, pc}

0800822c <_init>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr

08008238 <_fini>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	bf00      	nop
 800823c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823e:	bc08      	pop	{r3}
 8008240:	469e      	mov	lr, r3
 8008242:	4770      	bx	lr
