/* List of supported core and tune info for RISC-V.
   Copyright (C) 2020 Free Software Foundation, Inc.

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   GCC is distributed in the hope that it will be useful, but
   WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */

/* This is a list of cores that implement RISC-V.

   Before using #include to read this file, define a macro:

      RISCV_CORE(CORE_NAME, ARCH, MICRO_ARCH, TUNE_INFO)

   The CORE_NAME is the name of the core, represented as a string.
   The ARCH is the default arch of the core, represented as a string,
   can be NULL if no default arch.
   The MICRO_ARCH is the name of the core for which scheduling decisions
   will be made, represented as an identifier.
   The TUNE_INFO is the detail cost model for this core, represented as an
   identifier, reference to riscv-tunes.def.  */

RISCV_CORE("sifive-e20",      "rv32imc",    "rocket")
RISCV_CORE("sifive-e21",      "rv32imac",   "rocket")
RISCV_CORE("sifive-e24",      "rv32imafc",  "rocket")
RISCV_CORE("sifive-e31",      "rv32imac",   "sifive-3-series")
RISCV_CORE("sifive-e34",      "rv32imafc",  "sifive-3-series")
RISCV_CORE("sifive-e76",      "rv32imafc",  "sifive-7-series")

RISCV_CORE("sifive-s21",      "rv64imac",   "rocket")
RISCV_CORE("sifive-s51",      "rv64imac",   "sifive-5-series")
RISCV_CORE("sifive-s54",      "rv64imafdc", "sifive-5-series")
RISCV_CORE("sifive-s76",      "rv64imafdc", "sifive-7-series")

RISCV_CORE("sifive-u54",      "rv64imafdc", "sifive-5-series")
RISCV_CORE("sifive-u74",      "rv64imafdc", "sifive-7-series")

// THEAD E Series
RISCV_CORE ("e902",           "rv32ecxtheadse",                                      "e902")
RISCV_CORE ("e902m",          "rv32emcxtheadse",                                     "e902")
RISCV_CORE ("e902t",          "rv32ecxtheadse",                                      "e902")
RISCV_CORE ("e902mt",         "rv32emcxtheadse",                                     "e902")

RISCV_CORE ("e906",           "rv32imacxtheade",                                     "e906")
RISCV_CORE ("e906f",          "rv32imafcxtheade",                                    "e906")
RISCV_CORE ("e906fd",         "rv32imafdcxtheade",                                   "e906")
RISCV_CORE ("e906p",          "rv32imacpzpsfoperand_xtheade",                        "e906")
RISCV_CORE ("e906fp",         "rv32imafcpzpsfoperand_xtheade",                       "e906")
RISCV_CORE ("e906fdp",        "rv32imafdcpzpsfoperand_xtheade",                      "e906")

RISCV_CORE ("e907",           "rv32imacxtheade",                                     "e907")
RISCV_CORE ("e907f",          "rv32imafcxtheade",                                    "e907")
RISCV_CORE ("e907fd",         "rv32imafdcxtheade",                                   "e907")
RISCV_CORE ("e907p",          "rv32imacpzpsfoperand_xtheade",                        "e907")
RISCV_CORE ("e907fp",         "rv32imafcpzpsfoperand_xtheade",                       "e907")
RISCV_CORE ("e907fdp",        "rv32imafdcpzpsfoperand_xtheade",                      "e907")

// THEAD C Series
RISCV_CORE ("c906",           "rv64imacxtheadc",                                     "c906v")
RISCV_CORE ("c906fd",         "rv64imafdc_zfh_xtheadc",                                   "c906v")
RISCV_CORE ("c906fdv",        "rv64imafdcv0p7_zfh_xtheadc",                          "c906v")

RISCV_CORE ("c910",           "rv64imafdc_zfh_xtheadc",                                   "c910")
RISCV_CORE ("c920",           "rv64imafdcv0p7_zfh_xtheadc",                          "c910")

// 64 bits by default for C908.
RISCV_CORE ("c908",           "rv64imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc",  "c908")
RISCV_CORE ("c908v",          "rv64imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc_xtheadvdot", "c908")
RISCV_CORE ("c908-rv64",      "rv64imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc",  "c908")
RISCV_CORE ("c908v-rv64",     "rv64imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc_xtheadvdot", "c908")
RISCV_CORE ("c908-rv32",      "rv32imafdc_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc",  "c908")
RISCV_CORE ("c908v-rv32",     "rv32imafdcv_zihintpause_zfh_zba_zbb_zbc_zbs_xtheadc_xtheadvdot", "c908")

// 64 bits and no FPRs by default for C908.
RISCV_CORE ("c908i",           "rv64imac_zihintpause_zba_zbb_zbc_zbs_xtheadc",  "c908")

// 64 bits by default for C910V2 and C920V2.
RISCV_CORE ("c910v2",           "rv64imafdc_zicbom_zicbop_zicboz_zicond_zihintntl_zihintpause_zawrs_zfa_zfbfmin_zfh_zca_zcb_zcd_zba_zbb_zbc_zbs_svinval_svpbmt_xtheadc",  "c910")
RISCV_CORE ("c920v2",           "rv64imafdcv_zicbom_zicbop_zicboz_zicond_zihintntl_zihintpause_zawrs_zfa_zfbfmin_zfh_zca_zcb_zcd_zba_zbb_zbc_zbs_zvfbfmin_zvfbfwma_svinval_svpbmt_xtheadc_xtheadvdot",  "c910")

// THEAD R Series
RISCV_CORE ("r910",           "rv64imafdc_zfh_xtheadc",                                   "c910")
RISCV_CORE ("r920",           "rv64imafdcv0p7_zfh_xtheadc",                          "c910")
#undef RISCV_CORE
