INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yeap98/Desktop/4-1/lab/lab4/lab4.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_multadd_0'
