Release 6.1.02i - netgen G.25a
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Reading design cpu4bit.ngd ...
  Flattening design ...
  Flattening design completed.
  Specializing design ...
Adding the appropriate PHYSONLY signals to the appropriate simprims.
  Specializing design completed.
  Preping physical only global signals ...
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist cpu4bit_translate.vhd ...
Total memory usage is 35820 kilobytes
