m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Comp_Arch_Org_Project
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v|
Z1 =======
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v|
R0
<<<<<<< HEAD
Z2 !s108 1550546785.000000
!s107 H:/ComputerArch/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/statreg.v|
R1
Z3 !s108 1550546708.000000
R0
<<<<<<< HEAD
!s110 1550546731
!i10b 1
Z4 !s100 N8RNk@:0mCn87Q8FG?AQL3
Im?S2Ycc0=T2M:miW[hD[T0
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project
Z7 w1550068928
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/statreg.v
R1
!s110 1550546786
!i10b 1
!s100 JfTQO;RhP[aKTeQF0kAhC1
I8geZEgbo=0b8dZ9OY?DD`1
R6
R7
<<<<<<< HEAD
R0
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v|
R1
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v|
R0
<<<<<<< HEAD
R2
!s107 H:/ComputerArch/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/sisc_tb_p1.v|
R1
R3
R0
<<<<<<< HEAD
IDlo^b8OU=dY0PmLRzK2Me1
R5
R6
R7
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/sisc_tb_p1.v
R1
I3_BczKB<F@KHmBJ2l641l2
R5
R6
R7
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/sisc_tb_p1.v
<<<<<<< HEAD
!s100 jQ?cd9SA]gEI5V`5YcCz70
Ihe6lzNA69g;V98cA627Zn2
R6
R7
R1
!s100 X_Z<8j<8m4G8`Ro]DPh@`2
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v|
R1
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v|
R0
<<<<<<< HEAD
R2
!s107 H:/ComputerArch/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/rf.v|
R1
R3
R0
<<<<<<< HEAD
IDF`?V6P91fFW?aZG6Ea]c2
R5
R6
R7
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/rf.v
R1
IQ2i8F_a8e7`EcefUSCPfi2
R5
R6
R7
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/rf.v
<<<<<<< HEAD
!s100 zTm^Add]I@IWMg0G=6HeM1
Ie:zY79KE2SnLGeMdLWlob1
R6
R7
R1
Z8 !s100 Y]X9S761=bZX00UjaD]Ro3
<<<<<<< HEAD
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v|
R1
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v|
R0
<<<<<<< HEAD
Z9 !s110 1550546708
!s107 H:/ComputerArch/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/mux4.v|
R1
R3
R0
<<<<<<< HEAD
R1
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux4.v
R0
<<<<<<< HEAD
I:jnSBTB_I]8@@6Yeb?O6P1
R5
R6
R7
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux4.v
R1
IzaC@Xln?=CRhkSakz7_H@0
<<<<<<< HEAD
R1
R9
!i10b 1
Z10 !s100 HRz]=:ikHCjI1m7o^]0YV0
R0
<<<<<<< HEAD
!s108 1550546730.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v|
R1
R9
!s107 H:/ComputerArch/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/mux32.v|
R0
<<<<<<< HEAD
R0
<<<<<<< HEAD
!s110 1550546730
!i10b 1
Z11 !s100 Acz_fIGhQd8CLP=K1MHX>1
IP?eUH<4^zZJ`5dbRiTRNX0
R5
R6
R7
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/mux32.v
R1
!s110 1550546785
!i10b 1
!s100 J7VXJLC31:N<5Km6Cf5]f0
Ih28E0I3i>I]cfQlaOE@Rz2
R6
R7
<<<<<<< HEAD
R0
<<<<<<< HEAD
!s108 1550546728.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v|
R1
!s108 1550546784.000000
!s107 H:/ComputerArch/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|H:/ComputerArch/Comp-Arch-Org-Project/alu.v|
R0
<<<<<<< HEAD
R0
<<<<<<< HEAD
!s110 1550546729
!i10b 1
Z12 !s100 W0L>RIQWAR4jllG6FV6gf1
Ie11<NQoSgb]GBlW6^][I41
R5
dC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project
w1550546487
8C:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v
FC:/Users/Adam/Downloads/Verilog/Project/ECE3360Embedded/Comp-Arch-Org-Project/alu.v
R1
!s110 1550546784
!i10b 1
!s100 ZiLzW2QU3U415V1hR<bh^0
IOV^Y1HIkB>F2mUm_N8NW^3
R5
dH:/ComputerArch/Comp-Arch-Org-Project
Z13 w1550546601
8H:/ComputerArch/Comp-Arch-Org-Project/alu.v
FH:/ComputerArch/Comp-Arch-Org-Project/alu.v
<<<<<<< HEAD
R0
>>>>>>> 3419cdf3823a7beeef934f1a25e53c373551f6ac
R1
R9
!i10b 1
R4
IJW;=GT``jY?2Y`I2<]VGU3
R5
R6
R7
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/statreg.v
>>>>>>> 3419cdf3823a7beeef934f1a25e53c373551f6ac
R1
R3
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v|
R0
>>>>>>> 3419cdf3823a7beeef934f1a25e53c373551f6ac
R1
R9
!i10b 1
R11
IF`jZnAV:CoL=Q=Ze<7hcI0
R5
R6
R7
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/mux32.v
>>>>>>> 3419cdf3823a7beeef934f1a25e53c373551f6ac
R1
!s108 1550546707.000000
!s107 C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v|
R0
>>>>>>> 3419cdf3823a7beeef934f1a25e53c373551f6ac
R1
!s110 1550546707
!i10b 1
R12
ISeGSX2NEc20M3>@8Z;03:1
R5
R6
R7
8C:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v
FC:/Users/User/OneDrive - University of Iowa/2019 Spring Semester/Computer Architecture & Organization/Comp-Arch-Org-Project/alu.v
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
R3
Z14 tCvgOpt 0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R13
8H:/ComputerArch/Comp-Arch-Org-Project/statreg.v
FH:/ComputerArch/Comp-Arch-Org-Project/statreg.v
L0 6
Z15 OP;L;10.7b;67
r1
!s85 0
31
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
R3
R14
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R13
8H:/ComputerArch/Comp-Arch-Org-Project/sisc_tb_p1.v
FH:/ComputerArch/Comp-Arch-Org-Project/sisc_tb_p1.v
L0 6
R15
r1
!s85 0
31
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
R3
R14
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R13
8H:/ComputerArch/Comp-Arch-Org-Project/rf.v
FH:/ComputerArch/Comp-Arch-Org-Project/rf.v
L0 6
R15
r1
!s85 0
31
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
R3
R14
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R13
8H:/ComputerArch/Comp-Arch-Org-Project/mux4.v
FH:/ComputerArch/Comp-Arch-Org-Project/mux4.v
L0 6
R15
r1
!s85 0
31
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R5
!i10b 1
!s100 JF=`7SIBT1FPGU?USX7a23
I[Q[@Jl=[?ESR9kh`QCfIC2
R6
R7
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
R3
R14
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
R13
8H:/ComputerArch/Comp-Arch-Org-Project/mux32.v
FH:/ComputerArch/Comp-Arch-Org-Project/mux32.v
L0 6
R15
r1
!s85 0
31
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!i113 1
o-work work
R14
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
!s101 -O0
R0
>>>>>>> 7b30c5f2f1de4019efcb8983b5393b48abcd2235
L0 6
R15
r1
!s85 0
31
R0
valu
Z16 !s110 1551036065
!i10b 1
R12
I@[Bk:1_>cfD5>:M8N`j6R2
R5
Z17 dC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project
Z18 w1551035914
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/alu.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/alu.v
L0 6
Z19 OP;L;10.4a;61
r1
!s85 0
31
!s108 1551036064.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/alu.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/alu.v|
!s101 -O0
!i113 1
Z20 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vctrl
R16
!i10b 1
!s100 0W8m[>73nX;BE9]cgbQSB0
I1XZhR2aCWmXo_Ic7]3XfG1
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/ctrl.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/ctrl.v
L0 6
R19
r1
!s85 0
31
Z21 !s108 1551036065.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/ctrl.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/ctrl.v|
!s101 -O0
!i113 1
R20
vmux32
R16
!i10b 1
R11
IcZ@]5A_7TF:Qj10CKUekY0
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux32.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux32.v
L0 6
R19
r1
!s85 0
31
R21
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux32.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux32.v|
!s101 -O0
!i113 1
R20
vmux4
R16
!i10b 1
R10
Io?2]=En76f8BPK5WM=l<e1
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux4.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux4.v
L0 6
R19
r1
!s85 0
31
R21
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux4.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/mux4.v|
!s101 -O0
!i113 1
R20
vrf
R16
!i10b 1
R8
I7f?aC7V<@lDobYToh3`Z72
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/rf.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/rf.v
L0 6
R19
r1
!s85 0
31
R21
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/rf.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/rf.v|
!s101 -O0
!i113 1
R20
vsisc
R16
!i10b 1
!s100 DL1[B[P47XZ@m`he;SM`U1
IcaC1aLZi[`<JhBm0RoZg83
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc.v
L0 6
R19
r1
!s85 0
31
R21
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc.v|
!s101 -O0
!i113 1
R20
vsisc_tb
Z22 !s110 1551036066
!i10b 1
!s100 >KB;fJheD<VFhZXSYL@a[2
IKElRA6c:o?;_W2?6TT8<K1
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc_tb_p1.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc_tb_p1.v
L0 6
R19
r1
!s85 0
31
R21
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/sisc_tb_p1.v|
!s101 -O0
!i113 1
R20
vstatreg
R22
!i10b 1
!s100 f8A5E0W;ze<;YHFLdNi3X2
Ikce`i1@4G:3aeLXmS^]=A3
R5
R17
R18
8C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/statreg.v
FC:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/statreg.v
L0 6
R19
r1
!s85 0
31
!s108 1551036066.000000
!s107 C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/statreg.v|
!s90 -reportprogress|300|-work|work|C:/Users/Adam/Downloads/Verilog/Project/Comp-Arch-Org-Project/statreg.v|
!s101 -O0
!i113 1
R20
