###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sat Apr 17 17:06:41 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_postRoute_setup
###############################################################
Path 1: VIOLATED Setup Check with Pin o_data_bus_reg_reg_17_/CP 
Endpoint:   o_data_bus_reg_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
- Setup                         0.001
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.147
- Arrival Time                  0.202
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                          |      |      |                        |       |  Time   |   Time   | 
     |--------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en |                        |       |   0.060 |    0.005 | 
     | U239/A2                  |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.019 | 
     | U239/ZN                  |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.035 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.035 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.042 | 
     | U280/A2                  |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.042 | 
     | U280/ZN                  |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.059 | 
     | U223/I                   |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.063 | 
     | U223/ZN                  |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.071 | 
     | U417/A1                  |  v   | n172 | IOA21D2BWP30P140LVT    | 0.005 |   0.131 |    0.076 | 
     | U417/ZN                  |  v   | n303 | IOA21D2BWP30P140LVT    | 0.035 |   0.165 |    0.110 | 
     | U418/A2                  |  v   | n303 | NR2D4BWP30P140LVT      | 0.000 |   0.165 |    0.110 | 
     | U418/ZN                  |  ^   | n307 | NR2D4BWP30P140LVT      | 0.020 |   0.186 |    0.131 | 
     | placeopt_FE_RC_75_0/A2   |  ^   | n307 | ND3D1BWP30P140LVT      | 0.001 |   0.187 |    0.132 | 
     | placeopt_FE_RC_75_0/ZN   |  v   | N386 | ND3D1BWP30P140LVT      | 0.015 |   0.202 |    0.147 | 
     | o_data_bus_reg_reg_17_/D |  v   | N386 | DFQD2BWP30P140LVT      | 0.000 |   0.202 |    0.147 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.034 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.043 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.043 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.050 | 
     | o_data_bus_reg_reg_17_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.003 |    0.052 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin o_data_bus_reg_reg_18_/CP 
Endpoint:   o_data_bus_reg_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
- Setup                         0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.147
- Arrival Time                  0.201
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                          |      |      |                        |       |  Time   |   Time   | 
     |--------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en |                        |       |   0.060 |    0.006 | 
     | U239/A2                  |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.021 | 
     | U239/ZN                  |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.036 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.036 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.043 | 
     | U280/A2                  |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.043 | 
     | U280/ZN                  |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.061 | 
     | U223/I                   |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.064 | 
     | U223/ZN                  |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.072 | 
     | U566/A1                  |  v   | n172 | IOA21D2BWP30P140LVT    | 0.003 |   0.129 |    0.076 | 
     | U566/ZN                  |  v   | n459 | IOA21D2BWP30P140LVT    | 0.038 |   0.167 |    0.114 | 
     | U567/A2                  |  v   | n459 | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.168 |    0.115 | 
     | U567/ZN                  |  ^   | n463 | NR2OPTIBD4BWP30P140LVT | 0.016 |   0.185 |    0.131 | 
     | ccpot_FE_RC_121_0/A3     |  ^   | n463 | ND3D2BWP30P140LVT      | 0.001 |   0.186 |    0.132 | 
     | ccpot_FE_RC_121_0/ZN     |  v   | N387 | ND3D2BWP30P140LVT      | 0.015 |   0.200 |    0.147 | 
     | o_data_bus_reg_reg_18_/D |  v   | N387 | DFQD2BWP30P140LVT      | 0.000 |   0.201 |    0.147 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.037 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.042 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.042 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.049 | 
     | o_data_bus_reg_reg_18_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.003 |    0.051 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin o_data_bus_reg_reg_26_/CP 
Endpoint:   o_data_bus_reg_reg_26_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.186
= Slack Time                   -0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.010 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.016 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.030 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.035 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.042 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.042 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.050 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.050 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.062 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.066 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.074 | 
     | U408/A1                  |  ^   | n172     | IOA21D4BWP30P140LVT    | 0.006 |   0.130 |    0.080 | 
     | U408/ZN                  |  ^   | n295     | IOA21D4BWP30P140LVT    | 0.033 |   0.163 |    0.113 | 
     | U409/A1                  |  ^   | n295     | NR2D8BWP30P140LVT      | 0.002 |   0.165 |    0.114 | 
     | U409/ZN                  |  v   | n299     | NR2D8BWP30P140LVT      | 0.010 |   0.175 |    0.125 | 
     | placeopt_FE_RC_3_0/A1    |  v   | n299     | ND3D3BWP30P140LVT      | 0.004 |   0.179 |    0.129 | 
     | placeopt_FE_RC_3_0/ZN    |  ^   | N395     | ND3D3BWP30P140LVT      | 0.007 |   0.186 |    0.136 | 
     | o_data_bus_reg_reg_26_/D |  ^   | N395     | DFQD2BWP30P140LVT      | 0.000 |   0.186 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.039 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.045 | 
     | o_data_bus_reg_reg_26_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.049 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin o_data_bus_reg_reg_21_/CP 
Endpoint:   o_data_bus_reg_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                        -0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.148
- Arrival Time                  0.198
= Slack Time                   -0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell          | Delay | Arrival | Required | 
     |                          |      |            |                        |       |  Time   |   Time   | 
     |--------------------------+------+------------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en       |                        |       |   0.060 |    0.010 | 
     | U239/A2                  |  v   | i_en       | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.024 | 
     | U239/ZN                  |  ^   | n244       | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.040 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244       | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.040 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245       | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.047 | 
     | U280/A2                  |  v   | n245       | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.047 | 
     | U280/ZN                  |  ^   | n167       | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.064 | 
     | U223/I                   |  ^   | n167       | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.068 | 
     | U223/ZN                  |  v   | n172       | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.076 | 
     | placeopt_FE_RC_48_0/A1   |  v   | n172       | ND2D6BWP30P140LVT      | 0.006 |   0.132 |    0.082 | 
     | placeopt_FE_RC_48_0/ZN   |  ^   | FE_RN_12_0 | ND2D6BWP30P140LVT      | 0.008 |   0.140 |    0.090 | 
     | placeopt_FE_RC_47_0/A2   |  ^   | FE_RN_12_0 | ND2D6BWP30P140LVT      | 0.000 |   0.140 |    0.090 | 
     | placeopt_FE_RC_47_0/ZN   |  v   | n335       | ND2D6BWP30P140LVT      | 0.017 |   0.157 |    0.107 | 
     | U454/A2                  |  v   | n335       | NR2D6BWP30P140LVT      | 0.002 |   0.159 |    0.109 | 
     | U454/ZN                  |  ^   | n339       | NR2D6BWP30P140LVT      | 0.021 |   0.181 |    0.130 | 
     | ccpot_FE_RC_128_0/A3     |  ^   | n339       | ND3D2BWP30P140LVT      | 0.004 |   0.184 |    0.134 | 
     | ccpot_FE_RC_128_0/ZN     |  v   | N390       | ND3D2BWP30P140LVT      | 0.014 |   0.198 |    0.148 | 
     | o_data_bus_reg_reg_21_/D |  v   | N390       | DFQD1BWP30P140LVT      | 0.000 |   0.198 |    0.148 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.045 | 
     | o_data_bus_reg_reg_21_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.003 |  -0.002 |    0.048 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin o_data_bus_reg_reg_19_/CP 
Endpoint:   o_data_bus_reg_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
- Setup                        -0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.147
- Arrival Time                  0.197
= Slack Time                   -0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                          |      |      |                        |       |  Time   |   Time   | 
     |--------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en |                        |       |   0.060 |    0.010 | 
     | U239/A2                  |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.025 | 
     | U239/ZN                  |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.040 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.040 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.047 | 
     | U280/A2                  |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.047 | 
     | U280/ZN                  |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.064 | 
     | U223/I                   |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.068 | 
     | U223/ZN                  |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.076 | 
     | U557/A1                  |  v   | n172 | IOA21D2BWP30P140LVT    | 0.004 |   0.130 |    0.080 | 
     | U557/ZN                  |  v   | n451 | IOA21D2BWP30P140LVT    | 0.036 |   0.166 |    0.116 | 
     | U558/A2                  |  v   | n451 | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.166 |    0.116 | 
     | U558/ZN                  |  ^   | n455 | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.183 |    0.133 | 
     | placeopt_FE_RC_49_0/A2   |  ^   | n455 | ND3D2BWP30P140LVT      | 0.001 |   0.184 |    0.135 | 
     | placeopt_FE_RC_49_0/ZN   |  v   | N388 | ND3D2BWP30P140LVT      | 0.013 |   0.197 |    0.147 | 
     | o_data_bus_reg_reg_19_/D |  v   | N388 | DFQD2BWP30P140LVT      | 0.000 |   0.197 |    0.147 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.038 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.045 | 
     | o_data_bus_reg_reg_19_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.003 |    0.047 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin o_data_bus_reg_reg_29_/CP 
Endpoint:   o_data_bus_reg_reg_29_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.184
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.012 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.018 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.033 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.037 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.045 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.045 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.052 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.052 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.065 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.068 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.077 | 
     | U523/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.007 |   0.132 |    0.084 | 
     | U523/ZN                  |  ^   | n419     | IOA21D2BWP30P140LVT    | 0.025 |   0.156 |    0.109 | 
     | U524/A2                  |  ^   | n419     | NR2D8BWP30P140LVT      | 0.000 |   0.156 |    0.109 | 
     | U524/ZN                  |  v   | n423     | NR2D8BWP30P140LVT      | 0.012 |   0.168 |    0.120 | 
     | ccpot_FE_RC_81_0/A1      |  v   | n423     | ND3D2BWP30P140LVT      | 0.008 |   0.176 |    0.128 | 
     | ccpot_FE_RC_81_0/ZN      |  ^   | N398     | ND3D2BWP30P140LVT      | 0.007 |   0.184 |    0.136 | 
     | o_data_bus_reg_reg_29_/D |  ^   | N398     | DFQD2BWP30P140LVT      | 0.000 |   0.184 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.031 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.036 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.036 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.043 | 
     | o_data_bus_reg_reg_29_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.002 |    0.046 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin o_data_bus_reg_reg_25_/CP 
Endpoint:   o_data_bus_reg_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.148
- Arrival Time                  0.196
= Slack Time                   -0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                          |      |      |                        |       |  Time   |   Time   | 
     |--------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en |                        |       |   0.060 |    0.013 | 
     | U239/A2                  |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.027 | 
     | U239/ZN                  |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.043 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.043 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.050 | 
     | U280/A2                  |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.050 | 
     | U280/ZN                  |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.067 | 
     | U223/I                   |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.071 | 
     | U223/ZN                  |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.079 | 
     | U435/A1                  |  v   | n172 | IOA21D4BWP30P140LVT    | 0.006 |   0.132 |    0.084 | 
     | U435/ZN                  |  v   | n319 | IOA21D4BWP30P140LVT    | 0.033 |   0.164 |    0.117 | 
     | U436/A1                  |  v   | n319 | NR2D8BWP30P140LVT      | 0.002 |   0.167 |    0.119 | 
     | U436/ZN                  |  ^   | n323 | NR2D8BWP30P140LVT      | 0.014 |   0.180 |    0.133 | 
     | placeopt_FE_RC_4_0/A1    |  ^   | n323 | ND3D3BWP30P140LVT      | 0.003 |   0.183 |    0.136 | 
     | placeopt_FE_RC_4_0/ZN    |  v   | N394 | ND3D3BWP30P140LVT      | 0.012 |   0.196 |    0.148 | 
     | o_data_bus_reg_reg_25_/D |  v   | N394 | DFQD2BWP30P140LVT      | 0.000 |   0.196 |    0.148 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.035 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.035 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.042 | 
     | o_data_bus_reg_reg_25_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.002 |    0.046 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin o_data_bus_reg_reg_23_/CP 
Endpoint:   o_data_bus_reg_reg_23_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.182
= Slack Time                   -0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.013 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.019 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.034 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.038 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.046 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.046 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.053 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.053 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.066 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.069 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.078 | 
     | U548/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.007 |   0.131 |    0.084 | 
     | U548/ZN                  |  ^   | n443     | IOA21D2BWP30P140LVT    | 0.027 |   0.158 |    0.111 | 
     | U549/A1                  |  ^   | n443     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.158 |    0.111 | 
     | U549/ZN                  |  v   | n447     | NR2OPTPAD4BWP30P140LVT | 0.013 |   0.171 |    0.124 | 
     | placeopt_FE_RC_18_0/A1   |  v   | n447     | ND3D2BWP30P140LVT      | 0.003 |   0.174 |    0.127 | 
     | placeopt_FE_RC_18_0/ZN   |  ^   | N392     | ND3D2BWP30P140LVT      | 0.008 |   0.182 |    0.135 | 
     | o_data_bus_reg_reg_23_/D |  ^   | N392     | DFQD2BWP30P140LVT      | 0.000 |   0.182 |    0.135 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.035 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.035 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.042 | 
     | o_data_bus_reg_reg_23_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.003 |  -0.002 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin o_data_bus_reg_reg_31_/CP 
Endpoint:   o_data_bus_reg_reg_31_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.179
= Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.017 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.023 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.038 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.042 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.050 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.050 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.057 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.057 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.070 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.073 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.082 | 
     | U511/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.007 |   0.132 |    0.089 | 
     | U511/ZN                  |  ^   | n399     | IOA21D2BWP30P140LVT    | 0.024 |   0.156 |    0.113 | 
     | U512/A1                  |  ^   | n399     | NR2D8BWP30P140LVT      | 0.000 |   0.156 |    0.113 | 
     | U512/ZN                  |  v   | n403     | NR2D8BWP30P140LVT      | 0.009 |   0.165 |    0.122 | 
     | placeopt_FE_RC_15_0/A1   |  v   | n403     | ND3D2BWP30P140LVT      | 0.006 |   0.171 |    0.128 | 
     | placeopt_FE_RC_15_0/ZN   |  ^   | N400     | ND3D2BWP30P140LVT      | 0.008 |   0.179 |    0.136 | 
     | o_data_bus_reg_reg_31_/D |  ^   | N400     | DFQD2BWP30P140LVT      | 0.000 |   0.179 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.022 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.031 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.031 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.038 | 
     | o_data_bus_reg_reg_31_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin o_data_bus_reg_reg_10_/CP 
Endpoint:   o_data_bus_reg_reg_10_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.179
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                         |       |   0.060 |    0.018 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.021 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.030 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.040 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.049 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.049 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.057 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.057 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.064 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.064 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.071 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.079 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT      | 0.009 |   0.130 |    0.088 | 
     | U391/B1                        |  v   | FE_RN_1        | INR2D6BWP30P140LVT      | 0.005 |   0.135 |    0.093 | 
     | U391/ZN                        |  ^   | n280           | INR2D6BWP30P140LVT      | 0.020 |   0.155 |    0.113 | 
     | ccpot_FE_RC_119_0/A1           |  ^   | n280           | NR2D2BWP30P140LVT       | 0.005 |   0.160 |    0.118 | 
     | ccpot_FE_RC_119_0/ZN           |  v   | n281           | NR2D2BWP30P140LVT       | 0.011 |   0.171 |    0.129 | 
     | ccpot_FE_RC_140_0/A2           |  v   | n281           | ND3D2BWP30P140LVT       | 0.001 |   0.172 |    0.129 | 
     | ccpot_FE_RC_140_0/ZN           |  ^   | N379           | ND3D2BWP30P140LVT       | 0.008 |   0.179 |    0.137 | 
     | o_data_bus_reg_reg_10_/D       |  ^   | N379           | DFQD2BWP30P140LVT       | 0.000 |   0.179 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.037 | 
     | o_data_bus_reg_reg_10_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin o_data_bus_reg_reg_16_/CP 
Endpoint:   o_data_bus_reg_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
- Setup                        -0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.148
- Arrival Time                  0.190
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                          |      |      |                        |       |  Time   |   Time   | 
     |--------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en |                        |       |   0.060 |    0.018 | 
     | U239/A2                  |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.033 | 
     | U239/ZN                  |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.048 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.048 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.055 | 
     | U280/A2                  |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.055 | 
     | U280/ZN                  |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.072 | 
     | U223/I                   |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.076 | 
     | U223/ZN                  |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.084 | 
     | U575/A1                  |  v   | n172 | IOA21D2BWP30P140LVT    | 0.004 |   0.130 |    0.088 | 
     | U575/ZN                  |  v   | n467 | IOA21D2BWP30P140LVT    | 0.029 |   0.159 |    0.117 | 
     | U576/A2                  |  v   | n467 | NR2D4BWP30P140LVT      | 0.000 |   0.159 |    0.117 | 
     | U576/ZN                  |  ^   | n471 | NR2D4BWP30P140LVT      | 0.018 |   0.177 |    0.135 | 
     | placeopt_FE_RC_79_0/A2   |  ^   | n471 | ND3D2BWP30P140LVT      | 0.001 |   0.178 |    0.136 | 
     | placeopt_FE_RC_79_0/ZN   |  v   | N385 | ND3D2BWP30P140LVT      | 0.012 |   0.190 |    0.148 | 
     | o_data_bus_reg_reg_16_/D |  v   | N385 | DFQD2BWP30P140LVT      | 0.000 |   0.190 |    0.148 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.037 | 
     | o_data_bus_reg_reg_16_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.003 |    0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin o_data_bus_reg_reg_28_/CP 
Endpoint:   o_data_bus_reg_reg_28_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[1]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.178
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell           | Delay | Arrival | Required | 
     |                          |      |            |                         |       |  Time   |   Time   | 
     |--------------------------+------+------------+-------------------------+-------+---------+----------| 
     | i_cmd[1]                 |  v   | i_cmd[1]   |                         |       |   0.060 |    0.018 | 
     | U208/I                   |  v   | i_cmd[1]   | INVD6BWP30P140LVT       | 0.009 |   0.069 |    0.028 | 
     | U208/ZN                  |  ^   | n228       | INVD6BWP30P140LVT       | 0.006 |   0.075 |    0.034 | 
     | ccpot_FE_RC_106_0/A2     |  ^   | n228       | CKND2D4BWP30P140LVT     | 0.000 |   0.075 |    0.034 | 
     | ccpot_FE_RC_106_0/ZN     |  v   | FE_RN_31_0 | CKND2D4BWP30P140LVT     | 0.009 |   0.084 |    0.043 | 
     | ccpot_FE_RC_104_0/B1     |  v   | FE_RN_31_0 | INR2D6BWP30P140LVT      | 0.000 |   0.084 |    0.043 | 
     | ccpot_FE_RC_104_0/ZN     |  ^   | FE_RN_32_0 | INR2D6BWP30P140LVT      | 0.009 |   0.094 |    0.052 | 
     | ccpot_FE_RC_105_0/I      |  ^   | FE_RN_32_0 | INVD9BWP30P140LVT       | 0.000 |   0.094 |    0.053 | 
     | ccpot_FE_RC_105_0/ZN     |  v   | n230       | INVD9BWP30P140LVT       | 0.009 |   0.103 |    0.062 | 
     | ccpot_U364_dup1/A2       |  v   | n230       | NR2OPTPAD16BWP30P140LVT | 0.006 |   0.109 |    0.067 | 
     | ccpot_U364_dup1/ZN       |  ^   | FE_RN_9    | NR2OPTPAD16BWP30P140LVT | 0.012 |   0.121 |    0.079 | 
     | U529/A1                  |  ^   | FE_RN_9    | ND2OPTIBD12BWP30P140LVT | 0.009 |   0.130 |    0.089 | 
     | U529/ZN                  |  v   | n425       | ND2OPTIBD12BWP30P140LVT | 0.013 |   0.144 |    0.102 | 
     | ccpot_FE_RC_88_0/A1      |  v   | n425       | ND2D8BWP30P140LVT       | 0.004 |   0.147 |    0.106 | 
     | ccpot_FE_RC_88_0/ZN      |  ^   | n428       | ND2D8BWP30P140LVT       | 0.008 |   0.155 |    0.114 | 
     | U532/A1                  |  ^   | n428       | NR2OPTD12BWP30P140LVT   | 0.000 |   0.156 |    0.114 | 
     | U532/ZN                  |  v   | n431       | NR2OPTD12BWP30P140LVT   | 0.006 |   0.161 |    0.120 | 
     | placeopt_FE_RC_1_0/A1    |  v   | n431       | ND3D2BWP30P140LVT       | 0.009 |   0.170 |    0.129 | 
     | placeopt_FE_RC_1_0/ZN    |  ^   | N397       | ND3D2BWP30P140LVT       | 0.007 |   0.178 |    0.136 | 
     | o_data_bus_reg_reg_28_/D |  ^   | N397       | DFQD2BWP30P140LVT       | 0.000 |   0.178 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.036 | 
     | o_data_bus_reg_reg_28_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin o_data_bus_reg_reg_6_/CP 
Endpoint:   o_data_bus_reg_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.001
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.190
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                         |      |      |                        |       |  Time   |   Time   | 
     |-------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                    |  v   | i_en |                        |       |   0.060 |    0.019 | 
     | U239/A2                 |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.033 | 
     | U239/ZN                 |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.049 | 
     | placeopt_FE_RC_14_0/A1  |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.049 | 
     | placeopt_FE_RC_14_0/ZN  |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.056 | 
     | U280/A2                 |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.056 | 
     | U280/ZN                 |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.073 | 
     | U223/I                  |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.077 | 
     | U223/ZN                 |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.085 | 
     | U234/A1                 |  v   | n172 | ND2D4BWP30P140LVT      | 0.006 |   0.132 |    0.091 | 
     | U234/ZN                 |  ^   | n247 | ND2D4BWP30P140LVT      | 0.007 |   0.140 |    0.099 | 
     | U233/A2                 |  ^   | n247 | ND2D4BWP30P140LVT      | 0.000 |   0.140 |    0.099 | 
     | U233/ZN                 |  v   | n255 | ND2D4BWP30P140LVT      | 0.011 |   0.151 |    0.110 | 
     | U373/A2                 |  v   | n255 | NR3D1P5BWP30P140LVT    | 0.001 |   0.153 |    0.112 | 
     | U373/ZN                 |  ^   | n263 | NR3D1P5BWP30P140LVT    | 0.021 |   0.173 |    0.132 | 
     | U376/A2                 |  ^   | n263 | ND3D2BWP30P140LVT      | 0.001 |   0.174 |    0.133 | 
     | U376/ZN                 |  v   | N375 | ND3D2BWP30P140LVT      | 0.016 |   0.190 |    0.149 | 
     | o_data_bus_reg_reg_6_/D |  v   | N375 | DFQD2BWP30P140LVT      | 0.000 |   0.190 |    0.149 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.030 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.036 | 
     | o_data_bus_reg_reg_6_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin o_data_bus_reg_reg_22_/CP 
Endpoint:   o_data_bus_reg_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                        -0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.189
= Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |           |                        |       |  Time   |   Time   | 
     |--------------------------+------+-----------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en      |                        |       |   0.060 |    0.019 | 
     | U239/A2                  |  v   | i_en      | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.034 | 
     | U239/ZN                  |  ^   | n244      | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.049 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244      | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.049 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245      | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.056 | 
     | U280/A2                  |  v   | n245      | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.056 | 
     | U280/ZN                  |  ^   | n167      | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.074 | 
     | U223/I                   |  ^   | n167      | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.077 | 
     | U223/ZN                  |  v   | n172      | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.085 | 
     | placeopt_FE_RC_28_0/A1   |  v   | n172      | ND2D4BWP30P140LVT      | 0.006 |   0.132 |    0.091 | 
     | placeopt_FE_RC_28_0/ZN   |  ^   | FE_RN_5_0 | ND2D4BWP30P140LVT      | 0.009 |   0.141 |    0.100 | 
     | placeopt_FE_RC_27_0/A2   |  ^   | FE_RN_5_0 | ND2D6BWP30P140LVT      | 0.000 |   0.141 |    0.100 | 
     | placeopt_FE_RC_27_0/ZN   |  v   | n311      | ND2D6BWP30P140LVT      | 0.014 |   0.155 |    0.114 | 
     | U427/A2                  |  v   | n311      | NR2D6BWP30P140LVT      | 0.002 |   0.157 |    0.116 | 
     | U427/ZN                  |  ^   | n315      | NR2D6BWP30P140LVT      | 0.017 |   0.174 |    0.133 | 
     | placeopt_FE_RC_80_0/A3   |  ^   | n315      | ND3D2BWP30P140LVT      | 0.002 |   0.176 |    0.135 | 
     | placeopt_FE_RC_80_0/ZN   |  v   | N391      | ND3D2BWP30P140LVT      | 0.014 |   0.189 |    0.149 | 
     | o_data_bus_reg_reg_22_/D |  v   | N391      | DFQD2BWP30P140LVT      | 0.000 |   0.189 |    0.149 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.036 | 
     | o_data_bus_reg_reg_22_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.002 |    0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin o_data_bus_reg_reg_20_/CP 
Endpoint:   o_data_bus_reg_reg_20_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.135
- Arrival Time                  0.175
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell           | Delay | Arrival | Required | 
     |                          |      |            |                         |       |  Time   |   Time   | 
     |--------------------------+------+------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7]   |                         |       |   0.060 |    0.020 | 
     | placeopt_FE_RC_63_0/A2   |  v   | i_cmd[7]   | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN   |  ^   | n216       | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.032 | 
     | U351/A1                  |  ^   | n216       | CKND2D2BWP30P140LVT     | 0.010 |   0.082 |    0.042 | 
     | U351/ZN                  |  v   | n207       | CKND2D2BWP30P140LVT     | 0.010 |   0.092 |    0.052 | 
     | ccpot_FE_RC_158_0/A1     |  v   | n207       | NR3D2BWP30P140LVT       | 0.000 |   0.092 |    0.052 | 
     | ccpot_FE_RC_158_0/ZN     |  ^   | n212       | NR3D2BWP30P140LVT       | 0.013 |   0.106 |    0.065 | 
     | U226/A2                  |  ^   | n212       | AN2D16BWP30P140LVT      | 0.000 |   0.106 |    0.066 | 
     | U226/Z                   |  ^   | n171       | AN2D16BWP30P140LVT      | 0.024 |   0.130 |    0.090 | 
     | placeopt_FE_RC_62_0/A1   |  ^   | n171       | CKAN2D1BWP30P140LVT     | 0.012 |   0.142 |    0.102 | 
     | placeopt_FE_RC_62_0/Z    |  ^   | FE_RN_16_0 | CKAN2D1BWP30P140LVT     | 0.020 |   0.162 |    0.121 | 
     | placeopt_FE_RC_61_0/A2   |  ^   | FE_RN_16_0 | NR2D1P5BWP30P140LVT     | 0.000 |   0.162 |    0.121 | 
     | placeopt_FE_RC_61_0/ZN   |  v   | n346       | NR2D1P5BWP30P140LVT     | 0.007 |   0.169 |    0.129 | 
     | ccpot_FE_RC_162_0/A1     |  v   | n346       | ND3D2BWP30P140LVT       | 0.000 |   0.169 |    0.129 | 
     | ccpot_FE_RC_162_0/ZN     |  ^   | N389       | ND3D2BWP30P140LVT       | 0.006 |   0.175 |    0.135 | 
     | o_data_bus_reg_reg_20_/D |  ^   | N389       | DFQD1BWP30P140LVT       | 0.000 |   0.175 |    0.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.035 | 
     | o_data_bus_reg_reg_20_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.002 |  -0.003 |    0.037 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin o_data_bus_reg_reg_7_/CP 
Endpoint:   o_data_bus_reg_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.177
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.020 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.032 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.042 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.051 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.051 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.059 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.059 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.066 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.066 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.073 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.081 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.091 | 
     | placeopt_FE_RC_33_0/B1               |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.010 |   0.141 |    0.101 | 
     | placeopt_FE_RC_33_0/ZN               |  ^   | FE_OCPN35_n265 | INR2D8BWP30P140LVT      | 0.019 |   0.159 |    0.119 | 
     | placeopt_FE_RC_16_0/A1               |  ^   | FE_OCPN35_n265 | NR2D4BWP30P140LVT       | 0.004 |   0.164 |    0.124 | 
     | placeopt_FE_RC_16_0/ZN               |  v   | n275           | NR2D4BWP30P140LVT       | 0.007 |   0.171 |    0.130 | 
     | ccpot_FE_RC_154_0/A1                 |  v   | n275           | ND3D2BWP30P140LVT       | 0.000 |   0.171 |    0.131 | 
     | ccpot_FE_RC_154_0/ZN                 |  ^   | N376           | ND3D2BWP30P140LVT       | 0.006 |   0.177 |    0.137 | 
     | o_data_bus_reg_reg_7_/D              |  ^   | N376           | DFQD2BWP30P140LVT       | 0.000 |   0.177 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.035 | 
     | o_data_bus_reg_reg_7_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin o_data_bus_reg_reg_14_/CP 
Endpoint:   o_data_bus_reg_reg_14_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.020 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.023 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.033 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.042 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.051 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.051 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.059 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.059 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.066 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.066 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.073 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.081 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.091 | 
     | placeopt_FE_RC_43_0/B1               |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.012 |   0.143 |    0.103 | 
     | placeopt_FE_RC_43_0/ZN               |  ^   | FE_OCPN48_n477 | INR2D8BWP30P140LVT      | 0.017 |   0.160 |    0.120 | 
     | placeopt_FE_RC_71_0/A1               |  ^   | FE_OCPN48_n477 | NR2OPTIBD4BWP30P140LVT  | 0.005 |   0.165 |    0.125 | 
     | placeopt_FE_RC_71_0/ZN               |  v   | n478           | NR2OPTIBD4BWP30P140LVT  | 0.005 |   0.170 |    0.130 | 
     | ccpot_FE_RC_157_0/A1                 |  v   | n478           | ND3D2BWP30P140LVT       | 0.000 |   0.171 |    0.130 | 
     | ccpot_FE_RC_157_0/ZN                 |  ^   | N383           | ND3D2BWP30P140LVT       | 0.006 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_14_/D             |  ^   | N383           | DFQD2BWP30P140LVT       | 0.000 |   0.176 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.035 | 
     | o_data_bus_reg_reg_14_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin o_data_bus_reg_reg_30_/CP 
Endpoint:   o_data_bus_reg_reg_30_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.176
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.020 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.026 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.041 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.045 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.053 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.053 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.060 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.060 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.073 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.076 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.085 | 
     | U269/A1                  |  ^   | n172     | ND2D4BWP30P140LVT      | 0.007 |   0.132 |    0.092 | 
     | U269/ZN                  |  v   | n409     | ND2D4BWP30P140LVT      | 0.010 |   0.142 |    0.103 | 
     | U268/A2                  |  v   | n409     | ND2D6BWP30P140LVT      | 0.000 |   0.143 |    0.103 | 
     | U268/ZN                  |  ^   | n411     | ND2D6BWP30P140LVT      | 0.009 |   0.152 |    0.112 | 
     | U517/A2                  |  ^   | n411     | NR2D8BWP30P140LVT      | 0.003 |   0.155 |    0.115 | 
     | U517/ZN                  |  v   | n415     | NR2D8BWP30P140LVT      | 0.009 |   0.164 |    0.124 | 
     | placeopt_FE_RC_0_0/A1    |  v   | n415     | ND3D2BWP30P140LVT      | 0.004 |   0.168 |    0.128 | 
     | placeopt_FE_RC_0_0/ZN    |  ^   | N399     | ND3D2BWP30P140LVT      | 0.008 |   0.176 |    0.136 | 
     | o_data_bus_reg_reg_30_/D |  ^   | N399     | DFQD2BWP30P140LVT      | 0.000 |   0.176 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.034 | 
     | o_data_bus_reg_reg_30_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin o_data_bus_reg_reg_9_/CP 
Endpoint:   o_data_bus_reg_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.176
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |   Net    |            Cell            | Delay | Arrival | Required | 
     |                         |      |          |                            |       |  Time   |   Time   | 
     |-------------------------+------+----------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                |  v   | i_cmd[7] |                            |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_11_0/A3  |  v   | i_cmd[7] | NR3D8BWP30P140LVT          | 0.015 |   0.075 |    0.036 | 
     | placeopt_FE_RC_11_0/ZN  |  ^   | n168     | NR3D8BWP30P140LVT          | 0.021 |   0.096 |    0.057 | 
     | U218/A2                 |  ^   | n168     | ND2OPTPAD12BWP30P140LVT    | 0.001 |   0.097 |    0.058 | 
     | U218/ZN                 |  v   | n261     | ND2OPTPAD12BWP30P140LVT    | 0.011 |   0.108 |    0.069 | 
     | ccpot_FE_OCPC68_n261/I  |  v   | n261     | INVD9BWP30P140LVT          | 0.001 |   0.108 |    0.070 | 
     | ccpot_FE_OCPC68_n261/ZN |  ^   | n258     | INVD9BWP30P140LVT          | 0.005 |   0.114 |    0.075 | 
     | U217/A1                 |  ^   | n258     | AN2D16BWP30P140LVT         | 0.000 |   0.114 |    0.075 | 
     | U217/Z                  |  ^   | n162     | AN2D16BWP30P140LVT         | 0.023 |   0.137 |    0.098 | 
     | U611/A2                 |  ^   | n162     | AOI21OPTREPBD4BWP30P140LVT | 0.006 |   0.143 |    0.104 | 
     | U611/ZN                 |  v   | n514     | AOI21OPTREPBD4BWP30P140LVT | 0.023 |   0.166 |    0.127 | 
     | ccpot_FE_RC_127_0/A1    |  v   | n514     | ND3D2BWP30P140LVT          | 0.002 |   0.168 |    0.129 | 
     | ccpot_FE_RC_127_0/ZN    |  ^   | N378     | ND3D2BWP30P140LVT          | 0.008 |   0.176 |    0.137 | 
     | o_data_bus_reg_reg_9_/D |  ^   | N378     | DFQD2BWP30P140LVT          | 0.000 |   0.176 |    0.137 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.022 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.034 | 
     | o_data_bus_reg_reg_9_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.001 |    0.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin o_data_bus_reg_reg_13_/CP 
Endpoint:   o_data_bus_reg_reg_13_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.175
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.021 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.034 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.052 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.052 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.060 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.061 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.068 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.068 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.074 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.083 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.093 | 
     | U595/B1                              |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.011 |   0.142 |    0.104 | 
     | U595/ZN                              |  ^   | n487           | INR2D8BWP30P140LVT      | 0.016 |   0.159 |    0.120 | 
     | placeopt_FE_RC_12_0/A1               |  ^   | n487           | NR2OPTIBD4BWP30P140LVT  | 0.005 |   0.164 |    0.125 | 
     | placeopt_FE_RC_12_0/ZN               |  v   | n488           | NR2OPTIBD4BWP30P140LVT  | 0.006 |   0.169 |    0.131 | 
     | placeopt_FE_RC_46_0/A1               |  v   | n488           | ND3D2BWP30P140LVT       | 0.000 |   0.170 |    0.131 | 
     | placeopt_FE_RC_46_0/ZN               |  ^   | N382           | ND3D2BWP30P140LVT       | 0.006 |   0.175 |    0.137 | 
     | o_data_bus_reg_reg_13_/D             |  ^   | N382           | DFQD2BWP30P140LVT       | 0.000 |   0.175 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.033 | 
     | o_data_bus_reg_reg_13_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin o_data_bus_reg_reg_4_/CP 
Endpoint:   o_data_bus_reg_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.176
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.025 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.034 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.044 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.052 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.052 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.060 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.061 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.068 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.068 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.074 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.083 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.093 | 
     | U474/B1                              |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.008 |   0.139 |    0.101 | 
     | U474/ZN                              |  ^   | n357           | INR2D8BWP30P140LVT      | 0.017 |   0.156 |    0.118 | 
     | ccpot_FE_RC_129_0/A1                 |  ^   | n357           | NR2D4BWP30P140LVT       | 0.004 |   0.160 |    0.122 | 
     | ccpot_FE_RC_129_0/ZN                 |  v   | n364           | NR2D4BWP30P140LVT       | 0.008 |   0.168 |    0.130 | 
     | ccpot_FE_RC_123_0/A2                 |  v   | n364           | ND3D3BWP30P140LVT       | 0.001 |   0.169 |    0.131 | 
     | ccpot_FE_RC_123_0/ZN                 |  ^   | N373           | ND3D3BWP30P140LVT       | 0.007 |   0.176 |    0.137 | 
     | o_data_bus_reg_reg_4_/D              |  ^   | N373           | DFQD2BWP30P140LVT       | 0.000 |   0.176 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.033 | 
     | o_data_bus_reg_reg_4_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin o_data_bus_reg_reg_2_/CP 
Endpoint:   o_data_bus_reg_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.175
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                                |      |                |                            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                            |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT    | 0.003 |   0.063 |    0.026 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD12BWP30P140LVT    | 0.009 |   0.073 |    0.035 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT        | 0.010 |   0.082 |    0.045 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT        | 0.008 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT     | 0.008 |   0.099 |    0.061 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT        | 0.000 |   0.099 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT        | 0.007 |   0.106 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT          | 0.000 |   0.107 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT          | 0.006 |   0.113 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT         | 0.009 |   0.122 |    0.084 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT         | 0.009 |   0.130 |    0.093 | 
     | U488/B1                        |  v   | FE_RN_1        | INR2D4BWP30P140LVT         | 0.005 |   0.135 |    0.098 | 
     | U488/ZN                        |  ^   | n373           | INR2D4BWP30P140LVT         | 0.016 |   0.151 |    0.114 | 
     | U489/B                         |  ^   | n373           | AOI21OPTREPBD2BWP30P140LVT | 0.002 |   0.154 |    0.116 | 
     | U489/ZN                        |  v   | n380           | AOI21OPTREPBD2BWP30P140LVT | 0.011 |   0.165 |    0.127 | 
     | ccpot_FE_RC_144_0/A2           |  v   | n380           | ND3D2BWP30P140LVT          | 0.001 |   0.166 |    0.128 | 
     | ccpot_FE_RC_144_0/ZN           |  ^   | N371           | ND3D2BWP30P140LVT          | 0.009 |   0.175 |    0.137 | 
     | o_data_bus_reg_reg_2_/D        |  ^   | N371           | DFQD2BWP30P140LVT          | 0.000 |   0.175 |    0.137 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_2_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.037 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin o_data_bus_reg_reg_1_/CP 
Endpoint:   o_data_bus_reg_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.174
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.026 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.035 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.045 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.061 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.075 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.084 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.093 | 
     | U495/B1                              |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.005 |   0.136 |    0.099 | 
     | U495/ZN                              |  ^   | n381           | INR2D8BWP30P140LVT      | 0.019 |   0.155 |    0.117 | 
     | placeopt_FE_RC_54_0/A2               |  ^   | n381           | NR2D3BWP30P140LVT       | 0.005 |   0.160 |    0.122 | 
     | placeopt_FE_RC_54_0/ZN               |  v   | n388           | NR2D3BWP30P140LVT       | 0.008 |   0.168 |    0.130 | 
     | ccpot_FE_RC_124_0/A1                 |  v   | n388           | ND3D2BWP30P140LVT       | 0.000 |   0.168 |    0.130 | 
     | ccpot_FE_RC_124_0/ZN                 |  ^   | N370           | ND3D2BWP30P140LVT       | 0.006 |   0.174 |    0.137 | 
     | o_data_bus_reg_reg_1_/D              |  ^   | N370           | DFQD4BWP30P140LVT       | 0.000 |   0.174 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_1_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.004 |  -0.001 |    0.037 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin o_data_bus_reg_reg_11_/CP 
Endpoint:   o_data_bus_reg_reg_11_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.174
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net        |          Cell           | Delay | Arrival | Required | 
     |                                |      |                   |                         |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]          |                         |       |   0.060 |    0.022 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]          | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.026 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216              | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.035 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216              | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.045 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0         | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0         | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.053 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0        | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.061 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0        | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222              | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.069 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222              | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.069 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222    | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.075 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222    | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.084 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1           | INVD18BWP30P140LVT      | 0.009 |   0.130 |    0.093 | 
     | placeopt_FE_OCPC65_FE_RN_1/I   |  v   | FE_RN_1           | BUFFD4BWP30P140LVT      | 0.001 |   0.131 |    0.094 | 
     | placeopt_FE_OCPC65_FE_RN_1/Z   |  v   | FE_OCPN65_FE_RN_1 | BUFFD4BWP30P140LVT      | 0.014 |   0.145 |    0.107 | 
     | U608/B1                        |  v   | FE_OCPN65_FE_RN_1 | INR2D8BWP30P140LVT      | 0.000 |   0.145 |    0.107 | 
     | U608/ZN                        |  ^   | n503              | INR2D8BWP30P140LVT      | 0.012 |   0.157 |    0.119 | 
     | ccpot_FE_RC_111_0/A1           |  ^   | n503              | NR2D2BWP30P140LVT       | 0.004 |   0.160 |    0.123 | 
     | ccpot_FE_RC_111_0/ZN           |  v   | n504              | NR2D2BWP30P140LVT       | 0.007 |   0.167 |    0.130 | 
     | ccpot_FE_RC_94_0/A2            |  v   | n504              | ND3D3BWP30P140LVT       | 0.000 |   0.167 |    0.130 | 
     | ccpot_FE_RC_94_0/ZN            |  ^   | N380              | ND3D3BWP30P140LVT       | 0.006 |   0.174 |    0.136 | 
     | o_data_bus_reg_reg_11_/D       |  ^   | N380              | DFQD2BWP30P140LVT       | 0.000 |   0.174 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_11_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin o_data_bus_reg_reg_27_/CP 
Endpoint:   o_data_bus_reg_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                        -0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.186
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |           |                        |       |  Time   |   Time   | 
     |--------------------------+------+-----------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en      |                        |       |   0.060 |    0.023 | 
     | U239/A2                  |  v   | i_en      | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.037 | 
     | U239/ZN                  |  ^   | n244      | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.053 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244      | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.053 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245      | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.060 | 
     | U280/A2                  |  v   | n245      | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.060 | 
     | U280/ZN                  |  ^   | n167      | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.077 | 
     | U223/I                   |  ^   | n167      | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.081 | 
     | U223/ZN                  |  v   | n172      | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.089 | 
     | placeopt_FE_RC_8_0/A1    |  v   | n172      | ND2D3BWP30P140LVT      | 0.006 |   0.132 |    0.095 | 
     | placeopt_FE_RC_8_0/ZN    |  ^   | FE_RN_0_0 | ND2D3BWP30P140LVT      | 0.009 |   0.141 |    0.104 | 
     | placeopt_FE_RC_7_0/A1    |  ^   | FE_RN_0_0 | ND2D6BWP30P140LVT      | 0.000 |   0.141 |    0.104 | 
     | placeopt_FE_RC_7_0/ZN    |  v   | n435      | ND2D6BWP30P140LVT      | 0.012 |   0.153 |    0.116 | 
     | U540/A2                  |  v   | n435      | NR2D8BWP30P140LVT      | 0.002 |   0.155 |    0.118 | 
     | U540/ZN                  |  ^   | n439      | NR2D8BWP30P140LVT      | 0.014 |   0.169 |    0.132 | 
     | placeopt_FE_RC_78_0/A3   |  ^   | n439      | ND3D2BWP30P140LVT      | 0.004 |   0.172 |    0.135 | 
     | placeopt_FE_RC_78_0/ZN   |  v   | N396      | ND3D2BWP30P140LVT      | 0.014 |   0.186 |    0.149 | 
     | o_data_bus_reg_reg_27_/D |  v   | N396      | DFQD2BWP30P140LVT      | 0.000 |   0.186 |    0.149 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_27_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin o_data_bus_reg_reg_0_/CP 
Endpoint:   o_data_bus_reg_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.005
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.144
- Arrival Time                  0.181
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                         |      |      |                        |       |  Time   |   Time   | 
     |-------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                    |  v   | i_en |                        |       |   0.060 |    0.023 | 
     | U239/A2                 |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.037 | 
     | U239/ZN                 |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.053 | 
     | placeopt_FE_RC_14_0/A1  |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.053 | 
     | placeopt_FE_RC_14_0/ZN  |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.060 | 
     | U280/A2                 |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.060 | 
     | U280/ZN                 |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.077 | 
     | U223/I                  |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.081 | 
     | U223/ZN                 |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.089 | 
     | U505/A1                 |  v   | n172 | IOA21D2BWP30P140LVT    | 0.003 |   0.129 |    0.092 | 
     | U505/ZN                 |  v   | n392 | IOA21D2BWP30P140LVT    | 0.022 |   0.151 |    0.114 | 
     | U506/A2                 |  v   | n392 | NR2D2BWP30P140LVT      | 0.000 |   0.152 |    0.114 | 
     | U506/ZN                 |  ^   | n395 | NR2D2BWP30P140LVT      | 0.016 |   0.168 |    0.130 | 
     | U508/A2                 |  ^   | n395 | ND3D3BWP30P140LVT      | 0.000 |   0.168 |    0.131 | 
     | U508/ZN                 |  v   | N369 | ND3D3BWP30P140LVT      | 0.013 |   0.181 |    0.144 | 
     | o_data_bus_reg_reg_0_/D |  v   | N369 | DFQD4BWP30P140LVT      | 0.000 |   0.181 |    0.144 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_0_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.004 |  -0.001 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin o_data_bus_reg_reg_8_/CP 
Endpoint:   o_data_bus_reg_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.174
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                      |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                             |  v   | i_cmd[7]       |                         |       |   0.060 |    0.023 | 
     | placeopt_FE_RC_63_0/A2               |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.026 | 
     | placeopt_FE_RC_63_0/ZN               |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.036 | 
     | placeopt_FE_RC_36_0/A1               |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN               |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.054 | 
     | placeopt_FE_RC_35_0/A1               |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN               |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.062 | 
     | placeopt_FE_RC_34_0/A1               |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.062 | 
     | placeopt_FE_RC_34_0/ZN               |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.070 | 
     | placeopt_FE_OCPC47_n222/I            |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.070 | 
     | placeopt_FE_OCPC47_n222/ZN           |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.076 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.085 | 
     | ccpot_placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_8        | INVD18BWP30P140LVT      | 0.010 |   0.131 |    0.094 | 
     | U622/B1                              |  v   | FE_RN_8        | INR2D8BWP30P140LVT      | 0.006 |   0.137 |    0.100 | 
     | U622/ZN                              |  ^   | n519           | INR2D8BWP30P140LVT      | 0.018 |   0.156 |    0.119 | 
     | ccpot_FE_RC_113_0/A1                 |  ^   | n519           | NR2OPTIBD4BWP30P140LVT  | 0.005 |   0.160 |    0.123 | 
     | ccpot_FE_RC_113_0/ZN                 |  v   | n520           | NR2OPTIBD4BWP30P140LVT  | 0.006 |   0.166 |    0.129 | 
     | placeopt_FE_RC_24_0/A2               |  v   | n520           | ND3D2BWP30P140LVT       | 0.000 |   0.166 |    0.130 | 
     | placeopt_FE_RC_24_0/ZN               |  ^   | N377           | ND3D2BWP30P140LVT       | 0.007 |   0.174 |    0.137 | 
     | o_data_bus_reg_reg_8_/D              |  ^   | N377           | DFQD2BWP30P140LVT       | 0.000 |   0.174 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.032 | 
     | o_data_bus_reg_reg_8_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.001 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin o_data_bus_reg_reg_15_/CP 
Endpoint:   o_data_bus_reg_reg_15_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.012
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.173
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net    |          Cell          | Delay | Arrival | Required | 
     |                          |      |          |                        |       |  Time   |   Time   | 
     |--------------------------+------+----------+------------------------+-------+---------+----------| 
     | i_cmd[7]                 |  v   | i_cmd[7] |                        |       |   0.060 |    0.023 | 
     | ccpot_FE_RC_150_0/A2     |  v   | i_cmd[7] | NR2OPTPAD6BWP30P140LVT | 0.006 |   0.066 |    0.030 | 
     | ccpot_FE_RC_150_0/ZN     |  ^   | n239     | NR2OPTPAD6BWP30P140LVT | 0.014 |   0.081 |    0.044 | 
     | U241/A1                  |  ^   | n239     | CKND2D4BWP30P140LVT    | 0.004 |   0.085 |    0.048 | 
     | U241/ZN                  |  v   | n240     | CKND2D4BWP30P140LVT    | 0.008 |   0.092 |    0.056 | 
     | U225/A1                  |  v   | n240     | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.093 |    0.056 | 
     | U225/ZN                  |  ^   | n246     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.100 |    0.063 | 
     | U280/A1                  |  ^   | n246     | CKND2D8BWP30P140LVT    | 0.000 |   0.100 |    0.064 | 
     | U280/ZN                  |  v   | n167     | CKND2D8BWP30P140LVT    | 0.012 |   0.113 |    0.076 | 
     | U223/I                   |  v   | n167     | INVD18BWP30P140LVT     | 0.003 |   0.116 |    0.079 | 
     | U223/ZN                  |  ^   | n172     | INVD18BWP30P140LVT     | 0.009 |   0.125 |    0.088 | 
     | U444/A1                  |  ^   | n172     | IOA21D2BWP30P140LVT    | 0.005 |   0.129 |    0.093 | 
     | U444/ZN                  |  ^   | n327     | IOA21D2BWP30P140LVT    | 0.025 |   0.154 |    0.118 | 
     | U445/A2                  |  ^   | n327     | NR2D4BWP30P140LVT      | 0.001 |   0.155 |    0.118 | 
     | U445/ZN                  |  v   | n331     | NR2D4BWP30P140LVT      | 0.010 |   0.165 |    0.129 | 
     | placeopt_FE_RC_76_0/A1   |  v   | n331     | ND3D2BWP30P140LVT      | 0.001 |   0.166 |    0.130 | 
     | placeopt_FE_RC_76_0/ZN   |  ^   | N384     | ND3D2BWP30P140LVT      | 0.006 |   0.173 |    0.136 | 
     | o_data_bus_reg_reg_15_/D |  ^   | N384     | DFQD1BWP30P140LVT      | 0.000 |   0.173 |    0.136 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.031 | 
     | o_data_bus_reg_reg_15_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.004 |  -0.002 |    0.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin o_data_bus_reg_reg_12_/CP 
Endpoint:   o_data_bus_reg_reg_12_/D (^) checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.013
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.137
- Arrival Time                  0.173
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |      Net       |          Cell           | Delay | Arrival | Required | 
     |                                |      |                |                         |       |  Time   |   Time   | 
     |--------------------------------+------+----------------+-------------------------+-------+---------+----------| 
     | i_cmd[7]                       |  v   | i_cmd[7]       |                         |       |   0.060 |    0.024 | 
     | placeopt_FE_RC_63_0/A2         |  v   | i_cmd[7]       | NR2OPTPAD12BWP30P140LVT | 0.003 |   0.063 |    0.027 | 
     | placeopt_FE_RC_63_0/ZN         |  ^   | n216           | NR2OPTPAD12BWP30P140LVT | 0.009 |   0.073 |    0.036 | 
     | placeopt_FE_RC_36_0/A1         |  ^   | n216           | CKND2D4BWP30P140LVT     | 0.010 |   0.082 |    0.046 | 
     | placeopt_FE_RC_36_0/ZN         |  v   | FE_RN_9_0      | CKND2D4BWP30P140LVT     | 0.008 |   0.091 |    0.054 | 
     | placeopt_FE_RC_35_0/A1         |  v   | FE_RN_9_0      | NR2OPTPAD4BWP30P140LVT  | 0.000 |   0.091 |    0.054 | 
     | placeopt_FE_RC_35_0/ZN         |  ^   | FE_RN_10_0     | NR2OPTPAD4BWP30P140LVT  | 0.008 |   0.099 |    0.063 | 
     | placeopt_FE_RC_34_0/A1         |  ^   | FE_RN_10_0     | CKND2D8BWP30P140LVT     | 0.000 |   0.099 |    0.063 | 
     | placeopt_FE_RC_34_0/ZN         |  v   | n222           | CKND2D8BWP30P140LVT     | 0.007 |   0.106 |    0.070 | 
     | placeopt_FE_OCPC47_n222/I      |  v   | n222           | INVD9BWP30P140LVT       | 0.000 |   0.107 |    0.070 | 
     | placeopt_FE_OCPC47_n222/ZN     |  ^   | FE_OCPN44_n222 | INVD9BWP30P140LVT       | 0.006 |   0.113 |    0.076 | 
     | placeopt_FE_OCPC48_n222_dup/I  |  ^   | FE_OCPN44_n222 | INVD18BWP30P140LVT      | 0.009 |   0.122 |    0.085 | 
     | placeopt_FE_OCPC48_n222_dup/ZN |  v   | FE_RN_1        | INVD18BWP30P140LVT      | 0.009 |   0.130 |    0.094 | 
     | U601/B1                        |  v   | FE_RN_1        | INR2D8BWP30P140LVT      | 0.003 |   0.134 |    0.097 | 
     | U601/ZN                        |  ^   | n495           | INR2D8BWP30P140LVT      | 0.014 |   0.148 |    0.112 | 
     | U602/B                         |  ^   | n495           | AOI21D2BWP30P140LVT     | 0.004 |   0.152 |    0.115 | 
     | U602/ZN                        |  v   | n496           | AOI21D2BWP30P140LVT     | 0.012 |   0.164 |    0.127 | 
     | ccpot_FE_RC_141_0/A2           |  v   | n496           | ND3D2BWP30P140LVT       | 0.000 |   0.164 |    0.128 | 
     | ccpot_FE_RC_141_0/ZN           |  ^   | N381           | ND3D2BWP30P140LVT       | 0.009 |   0.173 |    0.137 | 
     | o_data_bus_reg_reg_12_/D       |  ^   | N381           | DFQD2BWP30P140LVT       | 0.000 |   0.173 |    0.137 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.031 | 
     | o_data_bus_reg_reg_12_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin o_data_bus_reg_reg_24_/CP 
Endpoint:   o_data_bus_reg_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                     (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
- Setup                         0.000
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.148
- Arrival Time                  0.185
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |    Net     |          Cell          | Delay | Arrival | Required | 
     |                          |      |            |                        |       |  Time   |   Time   | 
     |--------------------------+------+------------+------------------------+-------+---------+----------| 
     | i_en                     |  v   | i_en       |                        |       |   0.060 |    0.024 | 
     | U239/A2                  |  v   | i_en       | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.038 | 
     | U239/ZN                  |  ^   | n244       | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.054 | 
     | placeopt_FE_RC_14_0/A1   |  ^   | n244       | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.054 | 
     | placeopt_FE_RC_14_0/ZN   |  v   | n245       | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.061 | 
     | U280/A2                  |  v   | n245       | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.061 | 
     | U280/ZN                  |  ^   | n167       | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.078 | 
     | U223/I                   |  ^   | n167       | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.082 | 
     | U223/ZN                  |  v   | n172       | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.090 | 
     | ccpot_FE_RC_98_0/A1      |  v   | n172       | ND2D8BWP30P140LVT      | 0.001 |   0.127 |    0.091 | 
     | ccpot_FE_RC_98_0/ZN      |  ^   | FE_RN_28_0 | ND2D8BWP30P140LVT      | 0.006 |   0.133 |    0.097 | 
     | ccpot_FE_RC_97_0/A2      |  ^   | FE_RN_28_0 | ND2D4BWP30P140LVT      | 0.000 |   0.133 |    0.097 | 
     | ccpot_FE_RC_97_0/ZN      |  v   | n286       | ND2D4BWP30P140LVT      | 0.017 |   0.150 |    0.114 | 
     | U401/A2                  |  v   | n286       | NR2D6BWP30P140LVT      | 0.001 |   0.152 |    0.116 | 
     | U401/ZN                  |  ^   | n291       | NR2D6BWP30P140LVT      | 0.015 |   0.167 |    0.131 | 
     | ccpot_FE_RC_155_0/A3     |  ^   | n291       | ND3D2BWP30P140LVT      | 0.003 |   0.170 |    0.134 | 
     | ccpot_FE_RC_155_0/ZN     |  v   | N393       | ND3D2BWP30P140LVT      | 0.015 |   0.185 |    0.148 | 
     | o_data_bus_reg_reg_24_/D |  v   | N393       | DFQD1BWP30P140LVT      | 0.000 |   0.185 |    0.148 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.031 | 
     | o_data_bus_reg_reg_24_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.004 |  -0.002 |    0.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin o_data_bus_reg_reg_3_/CP 
Endpoint:   o_data_bus_reg_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.005
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.145
- Arrival Time                  0.180
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                         |      |      |                        |       |  Time   |   Time   | 
     |-------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                    |  v   | i_en |                        |       |   0.060 |    0.024 | 
     | U239/A2                 |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.039 | 
     | U239/ZN                 |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.054 | 
     | placeopt_FE_RC_14_0/A1  |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.055 | 
     | placeopt_FE_RC_14_0/ZN  |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.061 | 
     | U280/A2                 |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.061 | 
     | U280/ZN                 |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.079 | 
     | U223/I                  |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.082 | 
     | U223/ZN                 |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.091 | 
     | U484/A1                 |  v   | n172 | IOA21D1BWP30P140LVT    | 0.003 |   0.129 |    0.094 | 
     | U484/ZN                 |  v   | n368 | IOA21D1BWP30P140LVT    | 0.023 |   0.152 |    0.117 | 
     | U485/A2                 |  v   | n368 | NR2D1P5BWP30P140LVT    | 0.000 |   0.152 |    0.117 | 
     | U485/ZN                 |  ^   | n371 | NR2D1P5BWP30P140LVT    | 0.015 |   0.167 |    0.132 | 
     | ccpot_FE_RC_139_0/A3    |  ^   | n371 | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.132 | 
     | ccpot_FE_RC_139_0/ZN    |  v   | N372 | ND3D2BWP30P140LVT      | 0.013 |   0.180 |    0.145 | 
     | o_data_bus_reg_reg_3_/D |  v   | N372 | DFQD4BWP30P140LVT      | 0.000 |   0.180 |    0.145 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.015 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.030 | 
     | o_data_bus_reg_reg_3_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.005 |  -0.000 |    0.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin o_data_bus_reg_reg_5_/CP 
Endpoint:   o_data_bus_reg_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
- Setup                         0.005
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.145
- Arrival Time                  0.180
= Slack Time                   -0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net |          Cell          | Delay | Arrival | Required | 
     |                         |      |      |                        |       |  Time   |   Time   | 
     |-------------------------+------+------+------------------------+-------+---------+----------| 
     | i_en                    |  v   | i_en |                        |       |   0.060 |    0.025 | 
     | U239/A2                 |  v   | i_en | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.039 | 
     | U239/ZN                 |  ^   | n244 | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.054 | 
     | placeopt_FE_RC_14_0/A1  |  ^   | n244 | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.055 | 
     | placeopt_FE_RC_14_0/ZN  |  v   | n245 | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.061 | 
     | U280/A2                 |  v   | n245 | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.062 | 
     | U280/ZN                 |  ^   | n167 | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.079 | 
     | U223/I                  |  ^   | n167 | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.082 | 
     | U223/ZN                 |  v   | n172 | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.091 | 
     | U470/A1                 |  v   | n172 | IOA21D1BWP30P140LVT    | 0.003 |   0.129 |    0.094 | 
     | U470/ZN                 |  v   | n352 | IOA21D1BWP30P140LVT    | 0.022 |   0.151 |    0.116 | 
     | U471/A2                 |  v   | n352 | NR2D2BWP30P140LVT      | 0.000 |   0.151 |    0.116 | 
     | U471/ZN                 |  ^   | n355 | NR2D2BWP30P140LVT      | 0.016 |   0.167 |    0.132 | 
     | U473/A2                 |  ^   | n355 | ND3D2BWP30P140LVT      | 0.000 |   0.168 |    0.132 | 
     | U473/ZN                 |  v   | N374 | ND3D2BWP30P140LVT      | 0.012 |   0.180 |    0.145 | 
     | o_data_bus_reg_reg_5_/D |  v   | N374 | DFQD4BWP30P140LVT      | 0.000 |   0.180 |    0.145 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.015 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.030 | 
     | o_data_bus_reg_reg_5_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.005 |  -0.001 |    0.035 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin o_valid_reg_reg_0_/CP 
Endpoint:   o_valid_reg_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_en                 (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
- Setup                         0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.147
- Arrival Time                  0.176
= Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |          Cell          | Delay | Arrival | Required | 
     |                           |      |                |                        |       |  Time   |   Time   | 
     |---------------------------+------+----------------+------------------------+-------+---------+----------| 
     | i_en                      |  v   | i_en           |                        |       |   0.060 |    0.031 | 
     | U239/A2                   |  v   | i_en           | CKND2D8BWP30P140LVT    | 0.014 |   0.074 |    0.046 | 
     | U239/ZN                   |  ^   | n244           | CKND2D8BWP30P140LVT    | 0.015 |   0.090 |    0.061 | 
     | placeopt_FE_RC_14_0/A1    |  ^   | n244           | NR3OPTPAD6BWP30P140LVT | 0.000 |   0.090 |    0.061 | 
     | placeopt_FE_RC_14_0/ZN    |  v   | n245           | NR3OPTPAD6BWP30P140LVT | 0.007 |   0.097 |    0.068 | 
     | U280/A2                   |  v   | n245           | CKND2D8BWP30P140LVT    | 0.000 |   0.097 |    0.068 | 
     | U280/ZN                   |  ^   | n167           | CKND2D8BWP30P140LVT    | 0.017 |   0.114 |    0.086 | 
     | U223/I                    |  ^   | n167           | INVD18BWP30P140LVT     | 0.003 |   0.118 |    0.089 | 
     | U223/ZN                   |  v   | n172           | INVD18BWP30P140LVT     | 0.008 |   0.126 |    0.097 | 
     | placeopt_FE_OCPC68_n172/I |  v   | n172           | BUFFD4BWP30P140LVT     | 0.003 |   0.129 |    0.100 | 
     | placeopt_FE_OCPC68_n172/Z |  v   | FE_OCPN68_n172 | BUFFD4BWP30P140LVT     | 0.013 |   0.142 |    0.113 | 
     | U625/A1                   |  v   | FE_OCPN68_n172 | NR4D2BWP30P140LVT      | 0.000 |   0.142 |    0.113 | 
     | U625/ZN                   |  ^   | n527           | NR4D2BWP30P140LVT      | 0.014 |   0.156 |    0.127 | 
     | U628/A1                   |  ^   | n527           | ND4D2BWP30P140LVT      | 0.000 |   0.157 |    0.128 | 
     | U628/ZN                   |  v   | N402           | ND4D2BWP30P140LVT      | 0.019 |   0.175 |    0.147 | 
     | o_valid_reg_reg_0_/D      |  v   | N402           | DFQD2BWP30P140LVT      | 0.000 |   0.176 |    0.147 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.008 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.012 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.000 |  -0.012 |    0.017 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.024 | 
     | o_valid_reg_reg_0_/CP        |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.028 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[2]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_2_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.112
= Slack Time                   -0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.039 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.034 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.027 | 
     | o_data_bus_reg_reg_2_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |   0.000 |   -0.022 | 
     | o_data_bus_reg_reg_2_/Q         |  v   | FE_OFN3_o_data_bus_2 | DFQD2BWP30P140LVT    | 0.060 |   0.060 |    0.038 | 
     | placeopt_FE_OFC6_o_data_bus_2/I |  v   | FE_OFN3_o_data_bus_2 | CKBD8BWP30P140LVT    | 0.005 |   0.065 |    0.044 | 
     | placeopt_FE_OFC6_o_data_bus_2/Z |  v   | o_data_bus[2]        | CKBD8BWP30P140LVT    | 0.034 |   0.099 |    0.078 | 
     | o_data_bus[2]                   |  v   | o_data_bus[2]        | crossbar_one_hot_seq | 0.012 |   0.112 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[4]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_4_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.110
= Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.037 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.031 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.025 | 
     | o_data_bus_reg_reg_4_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.020 | 
     | o_data_bus_reg_reg_4_/Q         |  v   | FE_OFN5_o_data_bus_4 | DFQD2BWP30P140LVT    | 0.060 |   0.060 |    0.040 | 
     | placeopt_FE_OFC8_o_data_bus_4/I |  v   | FE_OFN5_o_data_bus_4 | CKBD8BWP30P140LVT    | 0.005 |   0.065 |    0.045 | 
     | placeopt_FE_OFC8_o_data_bus_4/Z |  v   | o_data_bus[4]        | CKBD8BWP30P140LVT    | 0.033 |   0.098 |    0.078 | 
     | o_data_bus[4]                   |  v   | o_data_bus[4]        | crossbar_one_hot_seq | 0.012 |   0.110 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[6]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_6_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.107
= Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.037 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.034 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.029 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.021 | 
     | o_data_bus_reg_reg_6_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |   0.000 |   -0.016 | 
     | o_data_bus_reg_reg_6_/Q         |  v   | FE_OFN6_o_data_bus_6 | DFQD2BWP30P140LVT    | 0.058 |   0.058 |    0.042 | 
     | placeopt_FE_OFC9_o_data_bus_6/I |  v   | FE_OFN6_o_data_bus_6 | CKBD8BWP30P140LVT    | 0.003 |   0.062 |    0.045 | 
     | placeopt_FE_OFC9_o_data_bus_6/Z |  v   | o_data_bus[6]        | CKBD8BWP30P140LVT    | 0.033 |   0.095 |    0.078 | 
     | o_data_bus[6]                   |  v   | o_data_bus[6]        | crossbar_one_hot_seq | 0.012 |   0.107 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[9]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_9_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.106
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |  -0.021 |   -0.037 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                   | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                 | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                 | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                 | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.021 | 
     | o_data_bus_reg_reg_9_/CP         |  ^   | CTS_2                 | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.016 | 
     | o_data_bus_reg_reg_9_/Q          |  v   | FE_OFN33_o_data_bus_9 | DFQD2BWP30P140LVT    | 0.059 |   0.059 |    0.043 | 
     | placeopt_FE_OFC36_o_data_bus_9/I |  v   | FE_OFN33_o_data_bus_9 | CKBD8BWP30P140LVT    | 0.003 |   0.062 |    0.046 | 
     | placeopt_FE_OFC36_o_data_bus_9/Z |  v   | o_data_bus[9]         | CKBD8BWP30P140LVT    | 0.033 |   0.094 |    0.078 | 
     | o_data_bus[9]                    |  v   | o_data_bus[9]         | crossbar_one_hot_seq | 0.012 |   0.106 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[29]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_29_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.106
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.036 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.028 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.020 | 
     | o_data_bus_reg_reg_29_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.017 | 
     | o_data_bus_reg_reg_29_/Q          |  v   | FE_OFN12_o_data_bus_29 | DFQD2BWP30P140LVT    | 0.058 |   0.057 |    0.041 | 
     | placeopt_FE_OFC15_o_data_bus_29/I |  v   | FE_OFN12_o_data_bus_29 | CKBD8BWP30P140LVT    | 0.004 |   0.061 |    0.045 | 
     | placeopt_FE_OFC15_o_data_bus_29/Z |  v   | o_data_bus[29]         | CKBD8BWP30P140LVT    | 0.032 |   0.093 |    0.077 | 
     | o_data_bus[29]                    |  v   | o_data_bus[29]         | crossbar_one_hot_seq | 0.013 |   0.106 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[1]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.105
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.036 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.020 | 
     | o_data_bus_reg_reg_1_/CP        |  ^   | CTS_2                | DFQD4BWP30P140LVT    | 0.004 |  -0.001 |   -0.016 | 
     | o_data_bus_reg_reg_1_/Q         |  v   | FE_OFN2_o_data_bus_1 | DFQD4BWP30P140LVT    | 0.047 |   0.046 |    0.031 | 
     | placeopt_FE_OFC5_o_data_bus_1/I |  v   | FE_OFN2_o_data_bus_1 | CKBD6BWP30P140LVT    | 0.007 |   0.053 |    0.038 | 
     | placeopt_FE_OFC5_o_data_bus_1/Z |  v   | o_data_bus[1]        | CKBD6BWP30P140LVT    | 0.039 |   0.092 |    0.077 | 
     | o_data_bus[1]                   |  v   | o_data_bus[1]        | crossbar_one_hot_seq | 0.013 |   0.105 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[8]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_8_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.105
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |  -0.021 |   -0.035 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                   | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                 | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                 | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                 | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.020 | 
     | o_data_bus_reg_reg_8_/CP         |  ^   | CTS_2                 | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.015 | 
     | o_data_bus_reg_reg_8_/Q          |  v   | FE_OFN20_o_data_bus_8 | DFQD2BWP30P140LVT    | 0.058 |   0.058 |    0.043 | 
     | placeopt_FE_OFC23_o_data_bus_8/I |  v   | FE_OFN20_o_data_bus_8 | CKBD8BWP30P140LVT    | 0.003 |   0.061 |    0.046 | 
     | placeopt_FE_OFC23_o_data_bus_8/Z |  v   | o_data_bus[8]         | CKBD8BWP30P140LVT    | 0.032 |   0.093 |    0.078 | 
     | o_data_bus[8]                    |  v   | o_data_bus[8]         | crossbar_one_hot_seq | 0.012 |   0.105 |    0.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[5]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_5_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.105
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                      |                      |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                  |                      |       |  -0.021 |   -0.035 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.027 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.019 | 
     | o_data_bus_reg_reg_5_/CP         |  ^   | CTS_2                | DFQD4BWP30P140LVT    | 0.005 |  -0.000 |   -0.015 | 
     | o_data_bus_reg_reg_5_/Q          |  v   | FE_OFN7_o_data_bus_5 | DFQD4BWP30P140LVT    | 0.048 |   0.048 |    0.033 | 
     | placeopt_FE_OFC10_o_data_bus_5/I |  v   | FE_OFN7_o_data_bus_5 | CKBD6BWP30P140LVT    | 0.006 |   0.053 |    0.039 | 
     | placeopt_FE_OFC10_o_data_bus_5/Z |  v   | o_data_bus[5]        | CKBD6BWP30P140LVT    | 0.040 |   0.093 |    0.078 | 
     | o_data_bus[5]                    |  v   | o_data_bus[5]        | crossbar_one_hot_seq | 0.012 |   0.105 |    0.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[24]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_24_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.104
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.035 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.031 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.019 | 
     | o_data_bus_reg_reg_24_/CP         |  ^   | CTS_2                  | DFQD1BWP30P140LVT    | 0.004 |  -0.001 |   -0.015 | 
     | o_data_bus_reg_reg_24_/Q          |  v   | FE_OFN21_o_data_bus_24 | DFQD1BWP30P140LVT    | 0.052 |   0.051 |    0.037 | 
     | placeopt_FE_OFC24_o_data_bus_24/I |  v   | FE_OFN21_o_data_bus_24 | CKBD6BWP30P140LVT    | 0.001 |   0.052 |    0.038 | 
     | placeopt_FE_OFC24_o_data_bus_24/Z |  v   | o_data_bus[24]         | CKBD6BWP30P140LVT    | 0.039 |   0.091 |    0.076 | 
     | o_data_bus[24]                    |  v   | o_data_bus[24]         | crossbar_one_hot_seq | 0.014 |   0.104 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[27]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_27_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.104
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.034 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.031 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.026 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.019 | 
     | o_data_bus_reg_reg_27_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.015 | 
     | o_data_bus_reg_reg_27_/Q          |  v   | FE_OFN15_o_data_bus_27 | DFQD2BWP30P140LVT    | 0.052 |   0.051 |    0.038 | 
     | placeopt_FE_OFC18_o_data_bus_27/I |  v   | FE_OFN15_o_data_bus_27 | CKBD6BWP30P140LVT    | 0.002 |   0.053 |    0.039 | 
     | placeopt_FE_OFC18_o_data_bus_27/Z |  v   | o_data_bus[27]         | CKBD6BWP30P140LVT    | 0.038 |   0.091 |    0.077 | 
     | o_data_bus[27]                    |  v   | o_data_bus[27]         | crossbar_one_hot_seq | 0.013 |   0.104 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[16]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_16_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.103
= Slack Time                   -0.013
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.030 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.025 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.017 | 
     | o_data_bus_reg_reg_16_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.002 |   -0.015 | 
     | o_data_bus_reg_reg_16_/Q          |  v   | FE_OFN25_o_data_bus_16 | DFQD2BWP30P140LVT    | 0.053 |   0.051 |    0.038 | 
     | placeopt_FE_OFC28_o_data_bus_16/I |  v   | FE_OFN25_o_data_bus_16 | CKBD6BWP30P140LVT    | 0.001 |   0.052 |    0.039 | 
     | placeopt_FE_OFC28_o_data_bus_16/Z |  v   | o_data_bus[16]         | CKBD6BWP30P140LVT    | 0.039 |   0.091 |    0.079 | 
     | o_data_bus[16]                    |  v   | o_data_bus[16]         | crossbar_one_hot_seq | 0.012 |   0.103 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[26]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_26_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.102
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.017 | 
     | o_data_bus_reg_reg_26_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.013 | 
     | o_data_bus_reg_reg_26_/Q          |  v   | FE_OFN16_o_data_bus_26 | DFQD2BWP30P140LVT    | 0.051 |   0.050 |    0.038 | 
     | placeopt_FE_OFC19_o_data_bus_26/I |  v   | FE_OFN16_o_data_bus_26 | CKBD6BWP30P140LVT    | 0.002 |   0.052 |    0.040 | 
     | placeopt_FE_OFC19_o_data_bus_26/Z |  v   | o_data_bus[26]         | CKBD6BWP30P140LVT    | 0.039 |   0.091 |    0.078 | 
     | o_data_bus[26]                    |  v   | o_data_bus[26]         | crossbar_one_hot_seq | 0.012 |   0.102 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[3]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.102
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.017 | 
     | o_data_bus_reg_reg_3_/CP        |  ^   | CTS_2                | DFQD4BWP30P140LVT    | 0.005 |  -0.000 |   -0.012 | 
     | o_data_bus_reg_reg_3_/Q         |  v   | FE_OFN4_o_data_bus_3 | DFQD4BWP30P140LVT    | 0.047 |   0.046 |    0.034 | 
     | placeopt_FE_OFC7_o_data_bus_3/I |  v   | FE_OFN4_o_data_bus_3 | BUFFD6BWP30P140LVT   | 0.005 |   0.051 |    0.039 | 
     | placeopt_FE_OFC7_o_data_bus_3/Z |  v   | o_data_bus[3]        | BUFFD6BWP30P140LVT   | 0.038 |   0.089 |    0.077 | 
     | o_data_bus[3]                   |  v   | o_data_bus[3]        | crossbar_one_hot_seq | 0.013 |   0.102 |    0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[28]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_28_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.102
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.033 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.024 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.017 | 
     | o_data_bus_reg_reg_28_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.013 | 
     | o_data_bus_reg_reg_28_/Q          |  v   | FE_OFN13_o_data_bus_28 | DFQD2BWP30P140LVT    | 0.056 |   0.055 |    0.043 | 
     | placeopt_FE_OFC16_o_data_bus_28/I |  v   | FE_OFN13_o_data_bus_28 | CKBD8BWP30P140LVT    | 0.003 |   0.058 |    0.046 | 
     | placeopt_FE_OFC16_o_data_bus_28/Z |  v   | o_data_bus[28]         | CKBD8BWP30P140LVT    | 0.031 |   0.090 |    0.078 | 
     | o_data_bus[28]                    |  v   | o_data_bus[28]         | crossbar_one_hot_seq | 0.012 |   0.102 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[17]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_17_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.101
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.029 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.016 | 
     | o_data_bus_reg_reg_17_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.002 |   -0.014 | 
     | o_data_bus_reg_reg_17_/Q          |  v   | FE_OFN27_o_data_bus_17 | DFQD2BWP30P140LVT    | 0.053 |   0.051 |    0.040 | 
     | placeopt_FE_OFC30_o_data_bus_17/I |  v   | FE_OFN27_o_data_bus_17 | CKBD6BWP30P140LVT    | 0.000 |   0.051 |    0.040 | 
     | placeopt_FE_OFC30_o_data_bus_17/Z |  v   | o_data_bus[17]         | CKBD6BWP30P140LVT    | 0.039 |   0.090 |    0.079 | 
     | o_data_bus[17]                    |  v   | o_data_bus[17]         | crossbar_one_hot_seq | 0.012 |   0.101 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[12]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_12_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.101
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.028 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.022 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.016 | 
     | o_data_bus_reg_reg_12_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.011 | 
     | o_data_bus_reg_reg_12_/Q          |  v   | FE_OFN19_o_data_bus_12 | DFQD2BWP30P140LVT    | 0.050 |   0.050 |    0.039 | 
     | placeopt_FE_OFC22_o_data_bus_12/I |  v   | FE_OFN19_o_data_bus_12 | CKBD6BWP30P140LVT    | 0.001 |   0.051 |    0.040 | 
     | placeopt_FE_OFC22_o_data_bus_12/Z |  v   | o_data_bus[12]         | CKBD6BWP30P140LVT    | 0.041 |   0.092 |    0.081 | 
     | o_data_bus[12]                    |  v   | o_data_bus[12]         | crossbar_one_hot_seq | 0.009 |   0.101 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[25]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_25_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.101
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.032 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.028 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.023 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.001 |  -0.011 |   -0.022 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.016 | 
     | o_data_bus_reg_reg_25_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.012 | 
     | o_data_bus_reg_reg_25_/Q          |  v   | FE_OFN17_o_data_bus_25 | DFQD2BWP30P140LVT    | 0.050 |   0.049 |    0.038 | 
     | placeopt_FE_OFC20_o_data_bus_25/I |  v   | FE_OFN17_o_data_bus_25 | CKBD6BWP30P140LVT    | 0.001 |   0.050 |    0.040 | 
     | placeopt_FE_OFC20_o_data_bus_25/Z |  v   | o_data_bus[25]         | CKBD6BWP30P140LVT    | 0.039 |   0.089 |    0.078 | 
     | o_data_bus[25]                    |  v   | o_data_bus[25]         | crossbar_one_hot_seq | 0.012 |   0.101 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

