@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd":470:12:470:13|User-specified initial value defined for instance I2C_Core2_APB3_0.sequence_cnt[5:0] is being ignored due to limitations in architecture. 
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd":80:11:80:22|RAM i2c_seq_regs[5:7] (in view: work.I2C_Core2_APB3(architecture_i2c_core2_apb3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd":80:11:80:22|RAM i2c_seq_regs_2[0:1] (in view: work.I2C_Core2_APB3(architecture_i2c_core2_apb3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd":80:11:80:22|RAM i2c_seq_regs_1[0:7] (in view: work.I2C_Core2_APB3(architecture_i2c_core2_apb3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock Optical_Sensor_Block|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.
