// Seed: 2613703626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign module_1.id_10 = 0;
  assign id_1 = -1 - 1 & 1;
  logic [1 : 1] \id_6 ;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd48,
    parameter id_3  = 32'd11,
    parameter id_7  = 32'd22
) (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 _id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire _id_7,
    output tri id_8,
    input wor id_9,
    input wand _id_10,
    input supply0 id_11,
    input wor id_12,
    output wand id_13
);
  supply1 [id_7 : id_3] id_15 = 1;
  tri1 id_16 = id_12;
  assign id_16 = -1'b0;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_16,
      id_16,
      id_15
  );
  logic [id_10 : -1 'b0] id_17;
  ;
endmodule
