Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 19 21:54:21 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.417        0.000                      0                38767        0.074        0.000                      0                38767        3.950        0.000                       0                  4849  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.417        0.000                      0                38193        0.074        0.000                      0                38193        3.950        0.000                       0                  4849  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             14.550        0.000                      0                  574        0.273        0.000                      0                  574  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.539ns  (logic 3.073ns (21.136%)  route 11.466ns (78.864%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 24.216 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          3.177    13.142    core_0/h2_0/tos_n[2]
    SLICE_X19Y73         LUT3 (Prop_lut3_I0_O)        0.229    13.371 r  core_0/h2_0/ram_reg_4096_4223_1_1_i_6/O
                         net (fo=192, routed)         1.686    15.057    core_0/mem_h2_0/ram_reg_7040_7167_1_1/A1
    SLICE_X20Y53         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    15.154 r  core_0/mem_h2_0/ram_reg_7040_7167_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    15.154    core_0/mem_h2_0/ram_reg_7040_7167_1_1/SPO0
    SLICE_X20Y53         MUXF7 (Prop_muxf7_I0_O)      0.182    15.336 r  core_0/mem_h2_0/ram_reg_7040_7167_1_1/F7.SP/O
                         net (fo=1, routed)           0.642    15.977    core_0/mem_h2_0/ram_reg_7040_7167_1_1_n_1
    SLICE_X21Y56         LUT6 (Prop_lut6_I0_O)        0.215    16.192 r  core_0/mem_h2_0/b_dout[1]_i_15/O
                         net (fo=1, routed)           0.000    16.192    core_0/mem_h2_0/b_dout[1]_i_15_n_0
    SLICE_X21Y56         MUXF7 (Prop_muxf7_I1_O)      0.167    16.359 r  core_0/mem_h2_0/b_dout_reg[1]_i_5/O
                         net (fo=1, routed)           0.858    17.217    core_0/mem_h2_0/b_dout_reg[1]_i_5_n_0
    SLICE_X21Y66         LUT6 (Prop_lut6_I1_O)        0.229    17.446 r  core_0/mem_h2_0/b_dout[1]_i_2/O
                         net (fo=1, routed)           1.471    18.917    core_0/h2_0/b_dout_reg[1]
    SLICE_X11Y93         LUT5 (Prop_lut5_I2_O)        0.097    19.014 r  core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    19.014    core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.374    24.216    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.221    24.436    
                         clock uncertainty           -0.035    24.401    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.030    24.431    core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.431    
                         arrival time                         -19.014    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.306ns  (logic 3.229ns (22.571%)  route 11.077ns (77.429%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 24.215 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          3.409    13.374    core_0/h2_0/tos_n[2]
    SLICE_X19Y76         LUT3 (Prop_lut3_I0_O)        0.243    13.617 r  core_0/h2_0/ram_reg_4096_4223_7_7_i_6/O
                         net (fo=192, routed)         1.638    15.255    core_0/mem_h2_0/ram_reg_7936_8063_7_7/A1
    SLICE_X22Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.239    15.494 r  core_0/mem_h2_0/ram_reg_7936_8063_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    15.494    core_0/mem_h2_0/ram_reg_7936_8063_7_7/SPO0
    SLICE_X22Y57         MUXF7 (Prop_muxf7_I0_O)      0.182    15.676 r  core_0/mem_h2_0/ram_reg_7936_8063_7_7/F7.SP/O
                         net (fo=1, routed)           0.551    16.227    core_0/mem_h2_0/ram_reg_7936_8063_7_7_n_1
    SLICE_X23Y62         LUT6 (Prop_lut6_I1_O)        0.215    16.442 r  core_0/mem_h2_0/b_dout[7]_i_13/O
                         net (fo=1, routed)           0.000    16.442    core_0/mem_h2_0/b_dout[7]_i_13_n_0
    SLICE_X23Y62         MUXF7 (Prop_muxf7_I1_O)      0.167    16.609 r  core_0/mem_h2_0/b_dout_reg[7]_i_4/O
                         net (fo=1, routed)           0.844    17.453    core_0/mem_h2_0/b_dout_reg[7]_i_4_n_0
    SLICE_X21Y68         LUT6 (Prop_lut6_I0_O)        0.229    17.682 r  core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           1.001    18.683    core_0/h2_0/b_dout_reg[7]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.097    18.780 r  core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    18.780    core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X13Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.373    24.215    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.221    24.435    
                         clock uncertainty           -0.035    24.400    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.032    24.432    core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -18.780    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.291ns  (logic 3.229ns (22.595%)  route 11.062ns (77.405%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 24.216 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          3.177    13.142    core_0/h2_0/tos_n[2]
    SLICE_X19Y73         LUT3 (Prop_lut3_I0_O)        0.243    13.385 r  core_0/h2_0/ram_reg_4096_4223_4_4_i_6/O
                         net (fo=192, routed)         1.527    14.912    core_0/mem_h2_0/ram_reg_5888_6015_4_4/A1
    SLICE_X18Y54         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.239    15.151 r  core_0/mem_h2_0/ram_reg_5888_6015_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    15.151    core_0/mem_h2_0/ram_reg_5888_6015_4_4/SPO0
    SLICE_X18Y54         MUXF7 (Prop_muxf7_I0_O)      0.182    15.333 r  core_0/mem_h2_0/ram_reg_5888_6015_4_4/F7.SP/O
                         net (fo=1, routed)           0.715    16.048    core_0/mem_h2_0/ram_reg_5888_6015_4_4_n_1
    SLICE_X21Y63         LUT6 (Prop_lut6_I1_O)        0.215    16.263 r  core_0/mem_h2_0/b_dout[4]_i_17/O
                         net (fo=1, routed)           0.000    16.263    core_0/mem_h2_0/b_dout[4]_i_17_n_0
    SLICE_X21Y63         MUXF7 (Prop_muxf7_I1_O)      0.167    16.430 r  core_0/mem_h2_0/b_dout_reg[4]_i_6/O
                         net (fo=1, routed)           0.707    17.138    core_0/mem_h2_0/b_dout_reg[4]_i_6_n_0
    SLICE_X17Y63         LUT6 (Prop_lut6_I3_O)        0.229    17.367 r  core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           1.301    18.668    core_0/h2_0/b_dout_reg[4]
    SLICE_X11Y93         LUT5 (Prop_lut5_I2_O)        0.097    18.765 r  core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    18.765    core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.374    24.216    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.221    24.436    
                         clock uncertainty           -0.035    24.401    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.032    24.433    core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.834ns  (logic 3.233ns (23.369%)  route 10.601ns (76.631%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT5=1 LUT6=7 MUXF7=3 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 24.216 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.170 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.400 r  core_0/h2_0/_inferred__2/i__carry__0/O[1]
                         net (fo=2, routed)           0.583     8.983    core_0/h2_0/data14[5]
    SLICE_X8Y132         LUT6 (Prop_lut6_I3_O)        0.225     9.208 r  core_0/h2_0/tos_c[5]_i_16/O
                         net (fo=1, routed)           0.546     9.754    core_0/h2_0/tos_c[5]_i_16_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I5_O)        0.097     9.851 r  core_0/h2_0/tos_c[5]_i_8/O
                         net (fo=1, routed)           0.728    10.579    core_0/h2_0/tos_c[5]_i_8_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I3_O)        0.097    10.676 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000    10.676    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X9Y132         MUXF7 (Prop_muxf7_I1_O)      0.167    10.843 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          2.837    13.680    core_0/h2_0/tos_n[5]
    SLICE_X23Y84         LUT3 (Prop_lut3_I0_O)        0.239    13.919 r  core_0/h2_0/ram_reg_4096_4223_15_15_i_3/O
                         net (fo=192, routed)         0.979    14.899    core_0/mem_h2_0/ram_reg_6016_6143_15_15/A4
    SLICE_X20Y74         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.240    15.139 r  core_0/mem_h2_0/ram_reg_6016_6143_15_15/SP.HIGH/O
                         net (fo=1, routed)           0.000    15.139    core_0/mem_h2_0/ram_reg_6016_6143_15_15/SPO1
    SLICE_X20Y74         MUXF7 (Prop_muxf7_I1_O)      0.186    15.325 r  core_0/mem_h2_0/ram_reg_6016_6143_15_15/F7.SP/O
                         net (fo=1, routed)           0.855    16.180    core_0/mem_h2_0/ram_reg_6016_6143_15_15_n_1
    SLICE_X21Y77         LUT6 (Prop_lut6_I0_O)        0.215    16.395 r  core_0/mem_h2_0/b_dout[15]_i_18/O
                         net (fo=1, routed)           0.000    16.395    core_0/mem_h2_0/b_dout[15]_i_18_n_0
    SLICE_X21Y77         MUXF7 (Prop_muxf7_I1_O)      0.167    16.562 r  core_0/mem_h2_0/b_dout_reg[15]_i_7/O
                         net (fo=1, routed)           0.549    17.111    core_0/mem_h2_0/b_dout_reg[15]_i_7_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.229    17.340 r  core_0/mem_h2_0/b_dout[15]_i_3/O
                         net (fo=1, routed)           0.872    18.212    core_0/h2_0/b_dout_reg[15]
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.097    18.309 r  core_0/h2_0/b_dout[15]_i_2/O
                         net (fo=1, routed)           0.000    18.309    core_0/mem_h2_0/b_dout_reg[15]_0
    SLICE_X11Y98         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.374    24.216    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[15]/C
                         clock pessimism              0.221    24.436    
                         clock uncertainty           -0.035    24.401    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.030    24.431    core_0/mem_h2_0/b_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         24.431    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.588ns  (logic 3.073ns (22.616%)  route 10.515ns (77.384%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 24.098 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          2.396    12.361    core_0/h2_0/tos_n[2]
    SLICE_X21Y98         LUT3 (Prop_lut3_I0_O)        0.229    12.590 r  core_0/h2_0/ram_reg_4096_4223_8_8_i_6/O
                         net (fo=192, routed)         1.793    14.383    core_0/mem_h2_0/ram_reg_7936_8063_8_8/A1
    SLICE_X40Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    14.480 r  core_0/mem_h2_0/ram_reg_7936_8063_8_8/SP.LOW/O
                         net (fo=1, routed)           0.000    14.480    core_0/mem_h2_0/ram_reg_7936_8063_8_8/SPO0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I0_O)      0.182    14.662 r  core_0/mem_h2_0/ram_reg_7936_8063_8_8/F7.SP/O
                         net (fo=1, routed)           0.542    15.204    core_0/mem_h2_0/ram_reg_7936_8063_8_8_n_1
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.215    15.419 r  core_0/mem_h2_0/b_dout[8]_i_13/O
                         net (fo=1, routed)           0.000    15.419    core_0/mem_h2_0/b_dout[8]_i_13_n_0
    SLICE_X37Y103        MUXF7 (Prop_muxf7_I1_O)      0.167    15.586 r  core_0/mem_h2_0/b_dout_reg[8]_i_4/O
                         net (fo=1, routed)           1.135    16.721    core_0/mem_h2_0/b_dout_reg[8]_i_4_n_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.229    16.950 r  core_0/mem_h2_0/b_dout[8]_i_2/O
                         net (fo=1, routed)           1.015    17.965    core_0/h2_0/b_dout_reg[8]
    SLICE_X11Y112        LUT5 (Prop_lut5_I2_O)        0.097    18.062 r  core_0/h2_0/b_dout[8]_i_1/O
                         net (fo=1, routed)           0.000    18.062    core_0/mem_h2_0/b_dout_reg[8]_0
    SLICE_X11Y112        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.256    24.098    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[8]/C
                         clock pessimism              0.160    24.258    
                         clock uncertainty           -0.035    24.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)        0.032    24.255    core_0/mem_h2_0/b_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         24.255    
                         arrival time                         -18.062    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.747ns  (logic 3.073ns (22.354%)  route 10.674ns (77.646%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 24.215 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          2.783    12.748    core_0/h2_0/tos_n[2]
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.229    12.977 r  core_0/h2_0/ram_reg_0_127_6_6_i_6/O
                         net (fo=192, routed)         1.644    14.621    core_0/mem_h2_0/ram_reg_3968_4095_6_6/A1
    SLICE_X12Y58         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    14.718 r  core_0/mem_h2_0/ram_reg_3968_4095_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    14.718    core_0/mem_h2_0/ram_reg_3968_4095_6_6/SPO0
    SLICE_X12Y58         MUXF7 (Prop_muxf7_I0_O)      0.182    14.900 r  core_0/mem_h2_0/ram_reg_3968_4095_6_6/F7.SP/O
                         net (fo=1, routed)           0.985    15.885    core_0/mem_h2_0/ram_reg_3968_4095_6_6_n_1
    SLICE_X13Y64         LUT6 (Prop_lut6_I0_O)        0.215    16.100 r  core_0/mem_h2_0/b_dout[6]_i_21/O
                         net (fo=1, routed)           0.000    16.100    core_0/mem_h2_0/b_dout[6]_i_21_n_0
    SLICE_X13Y64         MUXF7 (Prop_muxf7_I1_O)      0.167    16.267 r  core_0/mem_h2_0/b_dout_reg[6]_i_8/O
                         net (fo=1, routed)           0.744    17.010    core_0/mem_h2_0/b_dout_reg[6]_i_8_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I0_O)        0.229    17.239 r  core_0/mem_h2_0/b_dout[6]_i_3/O
                         net (fo=1, routed)           0.885    18.124    core_0/h2_0/b_dout_reg[6]_0
    SLICE_X15Y93         LUT5 (Prop_lut5_I4_O)        0.097    18.221 r  core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    18.221    core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X15Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.373    24.215    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X15Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.221    24.435    
                         clock uncertainty           -0.035    24.400    
    SLICE_X15Y93         FDRE (Setup_fdre_C_D)        0.032    24.432    core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                         -18.221    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 3.227ns (23.694%)  route 10.392ns (76.306%))
  Logic Levels:           15  (CARRY4=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=4 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 24.216 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     8.190 r  core_0/h2_0/_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.520     8.710    core_0/h2_0/data14[2]
    SLICE_X13Y139        LUT5 (Prop_lut5_I0_O)        0.230     8.940 r  core_0/h2_0/tos_c[2]_i_10/O
                         net (fo=1, routed)           0.000     8.940    core_0/h2_0/tos_c[2]_i_10_n_0
    SLICE_X13Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.107 r  core_0/h2_0/tos_c_reg[2]_i_5/O
                         net (fo=1, routed)           0.462     9.569    core_0/h2_0/tos_c_reg[2]_i_5_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.229     9.798 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     9.798    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X13Y138        MUXF7 (Prop_muxf7_I1_O)      0.167     9.965 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          2.776    12.741    core_0/h2_0/tos_n[2]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.233    12.974 r  core_0/h2_0/ram_reg_0_127_5_5_i_6/O
                         net (fo=192, routed)         1.693    14.668    core_0/mem_h2_0/ram_reg_2944_3071_5_5/A1
    SLICE_X6Y71          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.247    14.915 r  core_0/mem_h2_0/ram_reg_2944_3071_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    14.915    core_0/mem_h2_0/ram_reg_2944_3071_5_5/SPO0
    SLICE_X6Y71          MUXF7 (Prop_muxf7_I0_O)      0.182    15.097 r  core_0/mem_h2_0/ram_reg_2944_3071_5_5/F7.SP/O
                         net (fo=1, routed)           0.888    15.985    core_0/mem_h2_0/ram_reg_2944_3071_5_5_n_1
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.215    16.200 r  core_0/mem_h2_0/b_dout[5]_i_23/O
                         net (fo=1, routed)           0.000    16.200    core_0/mem_h2_0/b_dout[5]_i_23_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I1_O)      0.167    16.367 r  core_0/mem_h2_0/b_dout_reg[5]_i_9/O
                         net (fo=1, routed)           0.707    17.074    core_0/mem_h2_0/b_dout_reg[5]_i_9_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.229    17.303 r  core_0/mem_h2_0/b_dout[5]_i_3/O
                         net (fo=1, routed)           0.694    17.997    core_0/h2_0/b_dout_reg[5]_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I4_O)        0.097    18.094 r  core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    18.094    core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.374    24.216    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.221    24.436    
                         clock uncertainty           -0.035    24.401    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.032    24.433    core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         24.433    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 2.268ns (17.163%)  route 10.947ns (82.837%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 24.274 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.170 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.259 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.489 f  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.187     9.676    core_0/h2_0/data14[9]
    SLICE_X15Y135        LUT4 (Prop_lut4_I2_O)        0.225     9.901 f  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           0.838    10.739    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.239    10.978 f  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.297    11.275    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I0_O)        0.097    11.372 f  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=309, routed)         1.930    13.302    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X21Y121        LUT2 (Prop_lut2_I1_O)        0.105    13.407 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=1, routed)           0.299    13.706    core_0/h2_0/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.239    13.945 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_1/O
                         net (fo=64, routed)          3.744    17.689    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WE
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.432    24.274    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WCLK
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.HIGH/CLK
                         clock pessimism              0.221    24.494    
                         clock uncertainty           -0.035    24.459    
    SLICE_X6Y59          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    24.075    core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 2.268ns (17.163%)  route 10.947ns (82.837%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 24.274 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.170 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.259 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.489 f  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.187     9.676    core_0/h2_0/data14[9]
    SLICE_X15Y135        LUT4 (Prop_lut4_I2_O)        0.225     9.901 f  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           0.838    10.739    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.239    10.978 f  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.297    11.275    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I0_O)        0.097    11.372 f  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=309, routed)         1.930    13.302    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X21Y121        LUT2 (Prop_lut2_I1_O)        0.105    13.407 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=1, routed)           0.299    13.706    core_0/h2_0/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.239    13.945 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_1/O
                         net (fo=64, routed)          3.744    17.689    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WE
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.432    24.274    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WCLK
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.LOW/CLK
                         clock pessimism              0.221    24.494    
                         clock uncertainty           -0.035    24.459    
    SLICE_X6Y59          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    24.075    core_0/mem_h2_0/ram_reg_2176_2303_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 core_0/mem_h2_0/a_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.215ns  (logic 2.268ns (17.163%)  route 10.947ns (82.837%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 24.274 - 20.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.477     4.474    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y90         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.341     4.815 f  core_0/mem_h2_0/a_dout_reg[15]/Q
                         net (fo=10, routed)          1.503     6.319    core_0/mem_h2_0/Q[15]
    SLICE_X21Y127        LUT6 (Prop_lut6_I5_O)        0.097     6.416 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=73, routed)          0.500     6.916    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I5_O)        0.097     7.013 r  core_0/h2_0/tos_c[15]_i_5/O
                         net (fo=54, routed)          0.648     7.661    core_0/h2_0/tos_c[15]_i_5_n_0
    SLICE_X9Y137         LUT3 (Prop_lut3_I0_O)        0.097     7.758 r  core_0/h2_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.758    core_0/h2_0/i__carry_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.170 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.170    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.259 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.489 f  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.187     9.676    core_0/h2_0/data14[9]
    SLICE_X15Y135        LUT4 (Prop_lut4_I2_O)        0.225     9.901 f  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           0.838    10.739    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.239    10.978 f  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.297    11.275    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I0_O)        0.097    11.372 f  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=309, routed)         1.930    13.302    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X21Y121        LUT2 (Prop_lut2_I1_O)        0.105    13.407 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=1, routed)           0.299    13.706    core_0/h2_0/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.239    13.945 r  core_0/h2_0/ram_reg_2176_2303_0_0_i_1/O
                         net (fo=64, routed)          3.744    17.689    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WE
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.432    24.274    core_0/mem_h2_0/ram_reg_2176_2303_1_1/WCLK
    SLICE_X6Y59          RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.HIGH/CLK
                         clock pessimism              0.221    24.494    
                         clock uncertainty           -0.035    24.459    
    SLICE_X6Y59          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    24.075    core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         24.075    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  6.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.386%)  route 0.160ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X15Y144        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.128     1.700 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.160     1.860    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD2
    SLICE_X14Y144        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X14Y144        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.507     1.585    
    SLICE_X14Y144        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.786    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.422%)  route 0.252ns (60.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.625     1.570    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X18Y143        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.252     1.986    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X16Y142        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X16Y142        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.585    
    SLICE_X16Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.422%)  route 0.252ns (60.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.625     1.570    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X18Y143        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.252     1.986    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X16Y142        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X16Y142        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.505     1.585    
    SLICE_X16Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y145  button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y150  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y145  button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y145  button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X9Y121   led_output_reg_0/r_c_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X9Y121   led_output_reg_0/r_c_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X9Y121   led_output_reg_0/r_c_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X9Y121   led_output_reg_0/r_c_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X9Y121   led_output_reg_0/r_c_reg[6]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y76   core_0/mem_h2_0/ram_reg_5504_5631_15_15/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y76   core_0/mem_h2_0/ram_reg_5504_5631_15_15/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y76   core_0/mem_h2_0/ram_reg_5504_5631_15_15/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y76   core_0/mem_h2_0/ram_reg_5504_5631_15_15/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y77   core_0/mem_h2_0/ram_reg_6784_6911_6_6/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y77   core_0/mem_h2_0/ram_reg_6784_6911_6_6/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y77   core_0/mem_h2_0/ram_reg_6784_6911_6_6/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X22Y77   core_0/mem_h2_0/ram_reg_6784_6911_6_6/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X20Y75   core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X20Y75   core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y138  core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y138  core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y139  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y139  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y139  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y139  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X12Y111  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y136   core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y136   core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y136   core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/pc_c_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.535ns (10.693%)  route 4.468ns (89.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 24.086 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.412     9.422    core_0/h2_0/rst
    SLICE_X19Y126        FDCE                                         f  core_0/h2_0/pc_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.244    24.086    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X19Y126        FDCE                                         r  core_0/h2_0/pc_c_reg[6]/C
                         clock pessimism              0.215    24.301    
                         clock uncertainty           -0.035    24.265    
    SLICE_X19Y126        FDCE (Recov_fdce_C_CLR)     -0.293    23.972    core_0/h2_0/pc_c_reg[6]
  -------------------------------------------------------------------
                         required time                         23.972    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 14.550    

Slack (MET) :             14.602ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.535ns (10.807%)  route 4.415ns (89.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.360     9.369    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X21Y123        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.243    24.085    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X21Y123        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[0]/C
                         clock pessimism              0.215    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X21Y123        FDCE (Recov_fdce_C_CLR)     -0.293    23.971    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[0]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 14.602    

Slack (MET) :             14.602ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.535ns (10.807%)  route 4.415ns (89.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.360     9.369    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X21Y123        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.243    24.085    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X21Y123        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[1]/C
                         clock pessimism              0.215    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X21Y123        FDCE (Recov_fdce_C_CLR)     -0.293    23.971    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[1]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 14.602    

Slack (MET) :             14.602ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.535ns (10.807%)  route 4.415ns (89.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.360     9.369    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X21Y123        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.243    24.085    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X21Y123        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
                         clock pessimism              0.215    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X21Y123        FDCE (Recov_fdce_C_CLR)     -0.293    23.971    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 14.602    

Slack (MET) :             14.602ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.535ns (10.807%)  route 4.415ns (89.193%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 24.085 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.360     9.369    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X21Y123        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.243    24.085    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X21Y123        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/C
                         clock pessimism              0.215    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X21Y123        FDCE (Recov_fdce_C_CLR)     -0.293    23.971    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 14.602    

Slack (MET) :             14.682ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/pc_c_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.535ns (10.979%)  route 4.338ns (89.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 24.087 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.282     9.292    core_0/h2_0/rst
    SLICE_X21Y128        FDCE                                         f  core_0/h2_0/pc_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.245    24.087    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X21Y128        FDCE                                         r  core_0/h2_0/pc_c_reg[4]/C
                         clock pessimism              0.215    24.302    
                         clock uncertainty           -0.035    24.266    
    SLICE_X21Y128        FDCE (Recov_fdce_C_CLR)     -0.293    23.973    core_0/h2_0/pc_c_reg[4]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                 14.682    

Slack (MET) :             14.788ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/pul_c_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.535ns (11.219%)  route 4.234ns (88.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 24.089 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.178     9.188    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X21Y129        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/pul_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.247    24.089    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/pul_c_reg/C
                         clock pessimism              0.215    24.304    
                         clock uncertainty           -0.035    24.268    
    SLICE_X21Y129        FDCE (Recov_fdce_C_CLR)     -0.293    23.975    uart_fifo_0/uart_core_0/baud_rx/pul_c_reg
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 14.788    

Slack (MET) :             14.916ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/irq_en_c_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.535ns (11.523%)  route 4.108ns (88.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 24.091 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.052     9.062    core_0/h2_0/rst
    SLICE_X21Y131        FDCE                                         f  core_0/h2_0/irq_en_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.249    24.091    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X21Y131        FDCE                                         r  core_0/h2_0/irq_en_c_reg/C
                         clock pessimism              0.215    24.306    
                         clock uncertainty           -0.035    24.270    
    SLICE_X21Y131        FDCE (Recov_fdce_C_CLR)     -0.293    23.977    core_0/h2_0/irq_en_c_reg
  -------------------------------------------------------------------
                         required time                         23.977    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 14.916    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/irqh_0/irc_mask/r_c_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.535ns (11.494%)  route 4.120ns (88.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 24.099 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.064     9.074    core_0/irqh_0/irc_mask/rst
    SLICE_X20Y147        FDCE                                         f  core_0/irqh_0/irc_mask/r_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.257    24.099    core_0/irqh_0/irc_mask/clk_IBUF_BUFG
    SLICE_X20Y147        FDCE                                         r  core_0/irqh_0/irc_mask/r_c_reg[4]/C
                         clock pessimism              0.215    24.314    
                         clock uncertainty           -0.035    24.278    
    SLICE_X20Y147        FDCE (Recov_fdce_C_CLR)     -0.227    24.051    core_0/irqh_0/irc_mask/r_c_reg[4]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/irqh_0/irc_mask/r_c_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.535ns (11.494%)  route 4.120ns (88.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 24.099 - 20.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.422     4.419    system_reset/clk_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  system_reset/c_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  system_reset/c_c_reg[7]/Q
                         net (fo=2, routed)           0.860     5.620    system_reset/c_c_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I2_O)        0.097     5.717 r  system_reset/tos_c[15]_i_16/O
                         net (fo=1, routed)           0.196     5.913    system_reset/tos_c[15]_i_16_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.010 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         3.064     9.074    core_0/irqh_0/irc_mask/rst
    SLICE_X20Y147        FDCE                                         f  core_0/irqh_0/irc_mask/r_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.257    24.099    core_0/irqh_0/irc_mask/clk_IBUF_BUFG
    SLICE_X20Y147        FDCE                                         r  core_0/irqh_0/irc_mask/r_c_reg[6]/C
                         clock pessimism              0.215    24.314    
                         clock uncertainty           -0.035    24.278    
    SLICE_X20Y147        FDCE (Recov_fdce_C_CLR)     -0.227    24.051    core_0/irqh_0/irc_mask/r_c_reg[6]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 14.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X18Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X18Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[1]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X18Y152        FDCE (Remov_fdce_C_CLR)     -0.120     1.722    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X18Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X18Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[2]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X18Y152        FDCE (Remov_fdce_C_CLR)     -0.120     1.722    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X18Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X18Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[3]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X18Y152        FDCE (Remov_fdce_C_CLR)     -0.120     1.722    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X18Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X18Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[7]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X18Y152        FDCE (Remov_fdce_C_CLR)     -0.120     1.722    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X19Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X19Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[0]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X19Y152        FDCE (Remov_fdce_C_CLR)     -0.145     1.697    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X19Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X19Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[15]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X19Y152        FDCE (Remov_fdce_C_CLR)     -0.145     1.697    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[5].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.282%)  route 0.295ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.627     1.572    sw_debouncer/debouncer[5].d_instance/clk_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  sw_debouncer/debouncer[5].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  sw_debouncer/debouncer[5].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.295     1.994    sw_debouncer/debouncer[5].d_instance/timer/AR[0]
    SLICE_X19Y152        FDCE                                         f  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.897     2.090    sw_debouncer/debouncer[5].d_instance/timer/clk_IBUF_BUFG
    SLICE_X19Y152        FDCE                                         r  sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[20]/C
                         clock pessimism             -0.248     1.842    
    SLICE_X19Y152        FDCE (Remov_fdce_C_CLR)     -0.145     1.697    sw_debouncer/debouncer[5].d_instance/timer/c_c_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            button_debouncer/debouncer[1].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.148ns (31.933%)  route 0.315ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.625     1.570    button_debouncer/debouncer[1].d_instance/clk_IBUF_BUFG
    SLICE_X14Y153        FDRE                                         r  button_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.148     1.718 f  button_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.315     2.033    button_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X8Y146         FDCE                                         f  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    button_debouncer/debouncer[1].d_instance/timer/clk_IBUF_BUFG
    SLICE_X8Y146         FDCE                                         r  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[10]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X8Y146         FDCE (Remov_fdce_C_CLR)     -0.120     1.724    button_debouncer/debouncer[1].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            button_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.148ns (31.933%)  route 0.315ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.625     1.570    button_debouncer/debouncer[1].d_instance/clk_IBUF_BUFG
    SLICE_X14Y153        FDRE                                         r  button_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.148     1.718 f  button_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.315     2.033    button_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X8Y146         FDCE                                         f  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    button_debouncer/debouncer[1].d_instance/timer/clk_IBUF_BUFG
    SLICE_X8Y146         FDCE                                         r  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X8Y146         FDCE (Remov_fdce_C_CLR)     -0.120     1.724    button_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            button_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.148ns (31.933%)  route 0.315ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.625     1.570    button_debouncer/debouncer[1].d_instance/clk_IBUF_BUFG
    SLICE_X14Y153        FDRE                                         r  button_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.148     1.718 f  button_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.315     2.033    button_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X8Y146         FDCE                                         f  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.899     2.092    button_debouncer/debouncer[1].d_instance/timer/clk_IBUF_BUFG
    SLICE_X8Y146         FDCE                                         r  button_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X8Y146         FDCE (Remov_fdce_C_CLR)     -0.120     1.724    button_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.310    





