<stg><name>nodalSolver</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="26" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="25" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="24" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="23" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="22" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="21" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="20" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="19" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="18" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="17" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="16" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="15" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="14" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="13" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="71" st_id="15" stage="12" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="72" st_id="16" stage="11" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="10" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="9" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="75" st_id="19" stage="8" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="76" st_id="20" stage="7" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="77" st_id="21" stage="6" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="78" st_id="22" stage="5" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="79" st_id="23" stage="4" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="80" st_id="24" stage="3" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="81" st_id="25" stage="2" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="82" st_id="26" stage="1" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="256" op_3_bw="59" op_4_bw="52" op_5_bw="44" op_6_bw="33" op_7_bw="25" op_8_bw="32">
<![CDATA[
:2 %call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="83" st_id="27" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="84" st_id="28" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="85" st_id="29" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="86" st_id="30" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="87" st_id="31" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="88" st_id="32" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="89" st_id="33" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="90" st_id="34" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="91" st_id="35" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="92" st_id="36" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="93" st_id="37" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="94" st_id="38" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="95" st_id="39" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="96" st_id="40" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="97" st_id="41" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="98" st_id="42" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="99" st_id="43" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="100" st_id="44" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="101" st_id="45" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="102" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4 %G_vec_V_2_load = load i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="G_vec_V_2_load"/></StgValue>
</operation>

<operation id="103" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %G_vec_V_2_load, i32 256

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="104" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:31 %G_vec_V_1_load = load i32 %G_vec_V_1

]]></Node>
<StgValue><ssdm name="G_vec_V_1_load"/></StgValue>
</operation>

<operation id="105" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %mul2 = fmul i32 %G_vec_V_1_load, i32 256

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="106" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:57 %G_vec_V_0_load = load i32 %G_vec_V_0

]]></Node>
<StgValue><ssdm name="G_vec_V_0_load"/></StgValue>
</operation>

<operation id="107" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %mul1 = fmul i32 %G_vec_V_0_load, i32 256

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="108" st_id="46" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="109" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %G_vec_V_2_load, i32 256

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="110" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %mul2 = fmul i32 %G_vec_V_1_load, i32 256

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="111" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %mul1 = fmul i32 %G_vec_V_0_load, i32 256

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="112" st_id="47" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="113" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %G_vec_V_2_load, i32 256

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="114" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %mul2 = fmul i32 %G_vec_V_1_load, i32 256

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="115" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %mul1 = fmul i32 %G_vec_V_0_load, i32 256

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="116" st_id="48" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="117" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add = fadd i32 %mul, i32 32768

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="118" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %add3 = fadd i32 %mul2, i32 32768

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="119" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %add2 = fadd i32 %mul1, i32 32768

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="120" st_id="49" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="121" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add = fadd i32 %mul, i32 32768

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="122" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %add3 = fadd i32 %mul2, i32 32768

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="123" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %add2 = fadd i32 %mul1, i32 32768

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="124" st_id="50" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="125" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add = fadd i32 %mul, i32 32768

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="126" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %add3 = fadd i32 %mul2, i32 32768

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="127" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %add2 = fadd i32 %mul1, i32 32768

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="128" st_id="51" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="129" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add = fadd i32 %mul, i32 32768

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="130" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %add3 = fadd i32 %mul2, i32 32768

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="131" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %add2 = fadd i32 %mul1, i32 32768

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="132" st_id="52" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="133" st_id="53" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
:7 %x_assign = fpext i32 %add

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="134" st_id="53" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:34 %x_assign_1 = fpext i32 %add3

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="135" st_id="53" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:60 %x_assign_2 = fpext i32 %add2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="136" st_id="53" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="137" st_id="54" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
:7 %x_assign = fpext i32 %add

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="138" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:8 %dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="139" st_id="54" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:34 %x_assign_1 = fpext i32 %add3

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="140" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:35 %dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="141" st_id="54" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:60 %x_assign_2 = fpext i32 %add2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="142" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:61 %dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="143" st_id="54" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="144" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:8 %dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="145" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:35 %dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="146" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52" op_3_bw="52">
<![CDATA[
:61 %dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="147" st_id="55" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="148" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln112 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln112"/></StgValue>
</operation>

<operation id="150" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
:9 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="151" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="152" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="153" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="52" op_0_bw="64">
<![CDATA[
:12 %tmp_29 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="154" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:13 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="155" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="137" op_0_bw="54">
<![CDATA[
:14 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="156" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
:15 %zext_ln510 = zext i11 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="157" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="158" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:17 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="159" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18 %sub_ln1311 = sub i11 1023, i11 %tmp_28

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="160" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="11">
<![CDATA[
:19 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="161" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:20 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="162" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12">
<![CDATA[
:21 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="163" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="137" op_0_bw="32">
<![CDATA[
:22 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="164" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:23 %r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="165" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:24 %r_V_15 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="166" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1">
<![CDATA[
:26 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="168" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_15, i32 53, i32 84

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28 %val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="170" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %result_V_3 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="171" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30 %result_V_7 = select i1 %p_Result_s, i32 %result_V_3, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="172" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
:36 %data_V_1 = bitcast i64 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="173" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:37 %p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="174" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="175" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="52" op_0_bw="64">
<![CDATA[
:39 %tmp_31 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="176" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:40 %mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_31, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="177" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="137" op_0_bw="54">
<![CDATA[
:41 %zext_ln15_1 = zext i54 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="178" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="11">
<![CDATA[
:42 %zext_ln510_1 = zext i11 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="179" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:43 %add_ln510_1 = add i12 %zext_ln510_1, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="180" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:44 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="181" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:45 %sub_ln1311_1 = sub i11 1023, i11 %tmp_30

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="182" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
:46 %sext_ln1311_1 = sext i11 %sub_ln1311_1

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="183" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:47 %ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="184" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
:48 %sh_prom_i_i_i_i_i14_cast_cast_cast = sext i12 %ush_1

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i14_cast_cast_cast"/></StgValue>
</operation>

<operation id="185" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="137" op_0_bw="32">
<![CDATA[
:49 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i14_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="186" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:50 %r_V_16 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="187" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:51 %r_V_17 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="188" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:52 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_16, i32 53

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="189" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1">
<![CDATA[
:53 %zext_ln662_2 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="190" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_17, i32 53, i32 84

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="191" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55 %val_1 = select i1 %isNeg_1, i32 %zext_ln662_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="192" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %result_V_4 = sub i32 0, i32 %val_1

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="193" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
:62 %data_V_2 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="194" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:63 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="195" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="196" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="64">
<![CDATA[
:65 %tmp_33 = trunc i64 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="197" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:66 %mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_33, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="198" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="137" op_0_bw="54">
<![CDATA[
:67 %zext_ln15_2 = zext i54 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="199" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="11">
<![CDATA[
:68 %zext_ln510_2 = zext i11 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln510_2"/></StgValue>
</operation>

<operation id="200" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:69 %add_ln510_2 = add i12 %zext_ln510_2, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_2"/></StgValue>
</operation>

<operation id="201" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:70 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="202" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71 %sub_ln1311_2 = sub i11 1023, i11 %tmp_32

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="203" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
:72 %sext_ln1311_2 = sext i11 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="204" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:73 %ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="205" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="12">
<![CDATA[
:74 %sh_prom_i_i_i_i_i35_cast_cast_cast = sext i12 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i35_cast_cast_cast"/></StgValue>
</operation>

<operation id="206" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="137" op_0_bw="32">
<![CDATA[
:75 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i35_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="207" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:76 %r_V_18 = lshr i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="208" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
:77 %r_V_19 = shl i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="209" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:78 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_18, i32 53

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="210" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1">
<![CDATA[
:79 %zext_ln662_3 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="211" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_19, i32 53, i32 84

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="212" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81 %val_2 = select i1 %isNeg_2, i32 %zext_ln662_3, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="213" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %result_V_6 = sub i32 0, i32 %val_2

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="214" st_id="56" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
:83 %call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="215" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84 %select_ln59 = select i1 %p_Result_28, i32 %result_V_4, i32 %val_1

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="216" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85 %select_ln59_1 = select i1 %p_Result_29, i32 %result_V_6, i32 %val_2

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="217" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:86 %or_ln121_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %select_ln59_1, i32 %result_V_7, i32 %select_ln59, i32 %result_V_7

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="218" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="128">
<![CDATA[
:87 %ret_ln121 = ret i128 %or_ln121_2

]]></Node>
<StgValue><ssdm name="ret_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
