#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec  8 14:29:16 2021
# Process ID: 1436
# Current directory: C:/School/Fall_2021/eece351/ARM_MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3228 C:\School\Fall_2021\eece351\ARM_MultiCycle\ARM_MultiCycle.xpr
# Log file: C:/School/Fall_2021/eece351/ARM_MultiCycle/vivado.log
# Journal file: C:/School/Fall_2021/eece351/ARM_MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.629 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_ARM_SC'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ARM_SC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_ARM_SC_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Cond_Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cond_Logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_SC_RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Register_File'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sim_1/imports/new/Test_ARM_SC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_ARM_SC'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
"xelab -wto 52cca72da4634ef88f80d83c6d745856 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 52cca72da4634ef88f80d83c6d745856 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_ARM_SC_behav xil_defaultlib.Test_ARM_SC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 4 for 'std_logic_vector_93' array [C:/School/Fall_2021/eece351/ARM_MultiCycle/Shifter.vhd:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Cond_Logic [cond_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM [arm_default]
Compiling architecture behavioral of entity xil_defaultlib.test_arm_sc
Built simulation snapshot Test_ARM_SC_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/xsim.dir/Test_ARM_SC_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim/xsim.dir/Test_ARM_SC_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec  8 14:30:39 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  8 14:30:39 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1452.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ARM_SC_behav -key {Behavioral:sim_1:Functional:Test_ARM_SC} -tclbatch {Test_ARM_SC.tcl} -view {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sim_1/imports/ARM_MultiCycle/Test_ARM_SC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sim_1/imports/ARM_MultiCycle/Test_ARM_SC_behav.wcfg
source Test_ARM_SC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ARM_SC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1452.629 ; gain = 0.000
run .8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run .8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run .62 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sim_1/imports/ARM_MultiCycle/Test_ARM_SC_behav.wcfg}
add_files -norecurse {{C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_Control.vhd} {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/ARM_TopLevel.vhd} {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/sources_1/imports/Imported files/debounce.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_Processor_Basys3.xdc
add_files -norecurse C:/School/Fall_2021/eece351/ARM_MultiCycle/HEXon7segDisp.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Dec  8 15:10:29 2021] Launched synth_1...
Run output will be captured here: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  8 15:11:58 2021] Launched impl_1...
Run output will be captured here: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  8 15:16:01 2021] Launched impl_1...
Run output will be captured here: C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-13:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1452.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AFCF7DA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.859 ; gain = 1343.230
set_property PROGRAM.FILE {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.runs/impl_1/ARM_TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/School/Fall_2021/eece351/ARM_MultiCycle.xpr.zip -temp_dir C:/School/Fall_2021/eece351/ARM_MultiCycle/.Xil/Vivado-1436-DESKTOP-OPSDREQ -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/School/Fall_2021/eece351/ARM_MultiCycle/.Xil/Vivado-1436-DESKTOP-OPSDREQ' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/School/Fall_2021/eece351/ARM_MultiCycle/ARM_MultiCycle.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/School/Fall_2021/eece351/ARM_MultiCycle/HEXon7segDisp.vhd'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/School/Fall_2021/eece351/ARM_MultiCycle/.Xil/Vivado-1436-DESKTOP-OPSDREQ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [Coretcl 2-52] File 'C:/School/Fall_2021/eece351/ARM_MultiCycle/HEXon7segDisp.vhd' does not exist
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/School/Fall_2021/eece351/ARM_MultiCycle/HEXon7segDisp.vhd
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/School/Fall_2021/eece351/ARM_MultiCycle.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2847.344 ; gain = 14.340
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AFCF7DA
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2847.344 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 15:35:42 2021...
