----------------------------------------------------------------------------------
--GONE FOREVER 
--Company: 
-- Engineer: 
-- 
-- Create Date: 03/16/2020 05:25:47 PM
-- Design Name: 
-- Module Name: Instruction_Phase_Controller - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use work.instruction_REG.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Instruction_Phase_Controller is
--Port (  Fetch : in std_logic_vector(23 downto 0);
--        Write : out std_logic_vector(23 downto 0);
--        PCount : in std_logic_vector(8 downto 0));
end Instruction_Phase_Controller;

architecture Behavioral of Instruction_Phase_Controller is

begin

--process(pcount)
--    begin
--        if( pcount'event) then
--            Write <= Fetch;
--        end if;
--end process;
end Behavioral;
