VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN heichips25_ppwm ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 500000 415000 ) ;
ROW ROW_0 CoreSite 5760 15120 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_1 CoreSite 5760 18900 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_2 CoreSite 5760 22680 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_3 CoreSite 5760 26460 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_4 CoreSite 5760 30240 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_5 CoreSite 5760 34020 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_6 CoreSite 5760 37800 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_7 CoreSite 5760 41580 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_8 CoreSite 5760 45360 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_9 CoreSite 5760 49140 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_10 CoreSite 5760 52920 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_11 CoreSite 5760 56700 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_12 CoreSite 5760 60480 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_13 CoreSite 5760 64260 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_14 CoreSite 5760 68040 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_15 CoreSite 5760 71820 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_16 CoreSite 5760 75600 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_17 CoreSite 5760 79380 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_18 CoreSite 5760 83160 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_19 CoreSite 5760 86940 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_20 CoreSite 5760 90720 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_21 CoreSite 5760 94500 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_22 CoreSite 5760 98280 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_23 CoreSite 5760 102060 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_24 CoreSite 5760 105840 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_25 CoreSite 5760 109620 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_26 CoreSite 5760 113400 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_27 CoreSite 5760 117180 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_28 CoreSite 5760 120960 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_29 CoreSite 5760 124740 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_30 CoreSite 5760 128520 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_31 CoreSite 5760 132300 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_32 CoreSite 5760 136080 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_33 CoreSite 5760 139860 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_34 CoreSite 5760 143640 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_35 CoreSite 5760 147420 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_36 CoreSite 5760 151200 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_37 CoreSite 5760 154980 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_38 CoreSite 5760 158760 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_39 CoreSite 5760 162540 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_40 CoreSite 5760 166320 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_41 CoreSite 5760 170100 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_42 CoreSite 5760 173880 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_43 CoreSite 5760 177660 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_44 CoreSite 5760 181440 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_45 CoreSite 5760 185220 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_46 CoreSite 5760 189000 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_47 CoreSite 5760 192780 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_48 CoreSite 5760 196560 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_49 CoreSite 5760 200340 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_50 CoreSite 5760 204120 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_51 CoreSite 5760 207900 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_52 CoreSite 5760 211680 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_53 CoreSite 5760 215460 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_54 CoreSite 5760 219240 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_55 CoreSite 5760 223020 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_56 CoreSite 5760 226800 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_57 CoreSite 5760 230580 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_58 CoreSite 5760 234360 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_59 CoreSite 5760 238140 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_60 CoreSite 5760 241920 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_61 CoreSite 5760 245700 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_62 CoreSite 5760 249480 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_63 CoreSite 5760 253260 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_64 CoreSite 5760 257040 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_65 CoreSite 5760 260820 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_66 CoreSite 5760 264600 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_67 CoreSite 5760 268380 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_68 CoreSite 5760 272160 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_69 CoreSite 5760 275940 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_70 CoreSite 5760 279720 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_71 CoreSite 5760 283500 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_72 CoreSite 5760 287280 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_73 CoreSite 5760 291060 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_74 CoreSite 5760 294840 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_75 CoreSite 5760 298620 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_76 CoreSite 5760 302400 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_77 CoreSite 5760 306180 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_78 CoreSite 5760 309960 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_79 CoreSite 5760 313740 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_80 CoreSite 5760 317520 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_81 CoreSite 5760 321300 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_82 CoreSite 5760 325080 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_83 CoreSite 5760 328860 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_84 CoreSite 5760 332640 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_85 CoreSite 5760 336420 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_86 CoreSite 5760 340200 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_87 CoreSite 5760 343980 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_88 CoreSite 5760 347760 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_89 CoreSite 5760 351540 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_90 CoreSite 5760 355320 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_91 CoreSite 5760 359100 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_92 CoreSite 5760 362880 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_93 CoreSite 5760 366660 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_94 CoreSite 5760 370440 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_95 CoreSite 5760 374220 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_96 CoreSite 5760 378000 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_97 CoreSite 5760 381780 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_98 CoreSite 5760 385560 N DO 1017 BY 1 STEP 480 0 ;
ROW ROW_99 CoreSite 5760 389340 FS DO 1017 BY 1 STEP 480 0 ;
ROW ROW_100 CoreSite 5760 393120 N DO 1017 BY 1 STEP 480 0 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal1 ;
TRACKS Y 420 DO 987 STEP 420 LAYER Metal1 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal2 ;
TRACKS Y 420 DO 987 STEP 420 LAYER Metal2 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal3 ;
TRACKS Y 420 DO 987 STEP 420 LAYER Metal3 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal4 ;
TRACKS Y 420 DO 987 STEP 420 LAYER Metal4 ;
TRACKS X 480 DO 1041 STEP 480 LAYER Metal5 ;
TRACKS Y 420 DO 987 STEP 420 LAYER Metal5 ;
TRACKS X 1640 DO 219 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 181 STEP 2280 LAYER TopMetal1 ;
TRACKS X 2000 DO 125 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 104 STEP 4000 LAYER TopMetal2 ;
COMPONENTS 0 ;
END COMPONENTS
PINS 43 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 391860 ) N ;
    - ena + NET ena + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 382620 ) N ;
    - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 401100 ) N ;
    - ui_in[0] + NET ui_in[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 234780 ) N ;
    - ui_in[1] + NET ui_in[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 244020 ) N ;
    - ui_in[2] + NET ui_in[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 253260 ) N ;
    - ui_in[3] + NET ui_in[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 262500 ) N ;
    - ui_in[4] + NET ui_in[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 271740 ) N ;
    - ui_in[5] + NET ui_in[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 280980 ) N ;
    - ui_in[6] + NET ui_in[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 290220 ) N ;
    - ui_in[7] + NET ui_in[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 299460 ) N ;
    - uio_in[0] + NET uio_in[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 308700 ) N ;
    - uio_in[1] + NET uio_in[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 317940 ) N ;
    - uio_in[2] + NET uio_in[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 327180 ) N ;
    - uio_in[3] + NET uio_in[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 336420 ) N ;
    - uio_in[4] + NET uio_in[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 345660 ) N ;
    - uio_in[5] + NET uio_in[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 354900 ) N ;
    - uio_in[6] + NET uio_in[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 364140 ) N ;
    - uio_in[7] + NET uio_in[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 373380 ) N ;
    - uio_oe[0] + NET uio_oe[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 160860 ) N ;
    - uio_oe[1] + NET uio_oe[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 170100 ) N ;
    - uio_oe[2] + NET uio_oe[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 179340 ) N ;
    - uio_oe[3] + NET uio_oe[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 188580 ) N ;
    - uio_oe[4] + NET uio_oe[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 197820 ) N ;
    - uio_oe[5] + NET uio_oe[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 207060 ) N ;
    - uio_oe[6] + NET uio_oe[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 216300 ) N ;
    - uio_oe[7] + NET uio_oe[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 225540 ) N ;
    - uio_out[0] + NET uio_out[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 86940 ) N ;
    - uio_out[1] + NET uio_out[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 96180 ) N ;
    - uio_out[2] + NET uio_out[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 105420 ) N ;
    - uio_out[3] + NET uio_out[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 114660 ) N ;
    - uio_out[4] + NET uio_out[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 123900 ) N ;
    - uio_out[5] + NET uio_out[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 133140 ) N ;
    - uio_out[6] + NET uio_out[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 142380 ) N ;
    - uio_out[7] + NET uio_out[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 151620 ) N ;
    - uo_out[0] + NET uo_out[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 13020 ) N ;
    - uo_out[1] + NET uo_out[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 22260 ) N ;
    - uo_out[2] + NET uo_out[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 31500 ) N ;
    - uo_out[3] + NET uo_out[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 40740 ) N ;
    - uo_out[4] + NET uo_out[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 49980 ) N ;
    - uo_out[5] + NET uo_out[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 59220 ) N ;
    - uo_out[6] + NET uo_out[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 68460 ) N ;
    - uo_out[7] + NET uo_out[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -200 -200 ) ( 200 200 )
        + PLACED ( 200 77700 ) N ;
END PINS
SPECIALNETS 2 ;
    - VGND + USE GROUND ;
    - VPWR + USE POWER ;
END SPECIALNETS
NETS 43 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - ena ( PIN ena ) + USE SIGNAL ;
    - rst_n ( PIN rst_n ) + USE SIGNAL ;
    - ui_in[0] ( PIN ui_in[0] ) + USE SIGNAL ;
    - ui_in[1] ( PIN ui_in[1] ) + USE SIGNAL ;
    - ui_in[2] ( PIN ui_in[2] ) + USE SIGNAL ;
    - ui_in[3] ( PIN ui_in[3] ) + USE SIGNAL ;
    - ui_in[4] ( PIN ui_in[4] ) + USE SIGNAL ;
    - ui_in[5] ( PIN ui_in[5] ) + USE SIGNAL ;
    - ui_in[6] ( PIN ui_in[6] ) + USE SIGNAL ;
    - ui_in[7] ( PIN ui_in[7] ) + USE SIGNAL ;
    - uio_in[0] ( PIN uio_in[0] ) + USE SIGNAL ;
    - uio_in[1] ( PIN uio_in[1] ) + USE SIGNAL ;
    - uio_in[2] ( PIN uio_in[2] ) + USE SIGNAL ;
    - uio_in[3] ( PIN uio_in[3] ) + USE SIGNAL ;
    - uio_in[4] ( PIN uio_in[4] ) + USE SIGNAL ;
    - uio_in[5] ( PIN uio_in[5] ) + USE SIGNAL ;
    - uio_in[6] ( PIN uio_in[6] ) + USE SIGNAL ;
    - uio_in[7] ( PIN uio_in[7] ) + USE SIGNAL ;
    - uio_oe[0] ( PIN uio_oe[0] ) + USE SIGNAL ;
    - uio_oe[1] ( PIN uio_oe[1] ) + USE SIGNAL ;
    - uio_oe[2] ( PIN uio_oe[2] ) + USE SIGNAL ;
    - uio_oe[3] ( PIN uio_oe[3] ) + USE SIGNAL ;
    - uio_oe[4] ( PIN uio_oe[4] ) + USE SIGNAL ;
    - uio_oe[5] ( PIN uio_oe[5] ) + USE SIGNAL ;
    - uio_oe[6] ( PIN uio_oe[6] ) + USE SIGNAL ;
    - uio_oe[7] ( PIN uio_oe[7] ) + USE SIGNAL ;
    - uio_out[0] ( PIN uio_out[0] ) + USE SIGNAL ;
    - uio_out[1] ( PIN uio_out[1] ) + USE SIGNAL ;
    - uio_out[2] ( PIN uio_out[2] ) + USE SIGNAL ;
    - uio_out[3] ( PIN uio_out[3] ) + USE SIGNAL ;
    - uio_out[4] ( PIN uio_out[4] ) + USE SIGNAL ;
    - uio_out[5] ( PIN uio_out[5] ) + USE SIGNAL ;
    - uio_out[6] ( PIN uio_out[6] ) + USE SIGNAL ;
    - uio_out[7] ( PIN uio_out[7] ) + USE SIGNAL ;
    - uo_out[0] ( PIN uo_out[0] ) + USE SIGNAL ;
    - uo_out[1] ( PIN uo_out[1] ) + USE SIGNAL ;
    - uo_out[2] ( PIN uo_out[2] ) + USE SIGNAL ;
    - uo_out[3] ( PIN uo_out[3] ) + USE SIGNAL ;
    - uo_out[4] ( PIN uo_out[4] ) + USE SIGNAL ;
    - uo_out[5] ( PIN uo_out[5] ) + USE SIGNAL ;
    - uo_out[6] ( PIN uo_out[6] ) + USE SIGNAL ;
    - uo_out[7] ( PIN uo_out[7] ) + USE SIGNAL ;
END NETS
END DESIGN
