{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 22:03:11 2015 " "Info: Processing started: Thu Mar 26 22:03:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xulie -c xulie " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off xulie -c xulie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "xulie EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"xulie\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 40 " "Warning: No exact pin location assignment(s) for 18 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out1\[0\] " "Info: Pin counter_out1\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out1[0] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 11 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out1\[1\] " "Info: Pin counter_out1\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out1[1] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 11 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out1\[2\] " "Info: Pin counter_out1\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out1[2] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 11 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out1\[3\] " "Info: Pin counter_out1\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out1[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 11 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out2\[0\] " "Info: Pin counter_out2\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out2[0] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 12 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out2\[1\] " "Info: Pin counter_out2\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out2[1] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 12 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out2\[2\] " "Info: Pin counter_out2\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out2[2] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 12 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out2\[3\] " "Info: Pin counter_out2\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out2[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 12 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out3\[0\] " "Info: Pin counter_out3\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out3[0] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 13 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out3\[1\] " "Info: Pin counter_out3\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out3[1] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 13 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out3\[2\] " "Info: Pin counter_out3\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out3[2] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 13 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_out3\[3\] " "Info: Pin counter_out3\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { counter_out3[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 13 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_out3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AB\[0\] " "Info: Pin AB\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { AB[0] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 14 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AB\[1\] " "Info: Pin AB\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { AB[1] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 14 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AB\[2\] " "Info: Pin AB\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { AB[2] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 14 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AB\[3\] " "Info: Pin AB\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { AB[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 14 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_wei\[3\] " "Info: Pin seg_wei\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_wei[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg_wei\[4\] " "Info: Pin seg_wei\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_wei[4] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 92 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 92" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "seg:u3\|clk_scan Global clock " "Info: Automatically promoted some destinations of signal \"seg:u3\|clk_scan\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "seg:u3\|clk_scan " "Info: Destination \"seg:u3\|clk_scan\" may be non-global or may not use global clock" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLR Global clock in PIN 62 " "Info: Automatically promoted signal \"CLR\" to use Global clock in PIN 62" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m_seq:u2\|m_se " "Info: Destination \"m_seq:u2\|m_se\" may be non-global or may not use global clock" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 8 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 0 18 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 18 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 14 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 20 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.718 ns register register " "Info: Estimated most critical path is register to register delay of 4.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xulie:u1\|counter_reg1\[1\] 1 REG LAB_X24_Y11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y11; Fanout = 6; REG Node = 'xulie:u1\|counter_reg1\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie:u1|counter_reg1[1] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.442 ns) 1.423 ns seg:u3\|seg_duan\[2\]~6 2 COMB LAB_X23_Y12 1 " "Info: 2: + IC(0.981 ns) + CELL(0.442 ns) = 1.423 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'seg:u3\|seg_duan\[2\]~6'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { xulie:u1|counter_reg1[1] seg:u3|seg_duan[2]~6 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 2.077 ns seg:u3\|seg_duan\[2\]~7 3 COMB LAB_X23_Y12 8 " "Info: 3: + IC(0.212 ns) + CELL(0.442 ns) = 2.077 ns; Loc. = LAB_X23_Y12; Fanout = 8; COMB Node = 'seg:u3\|seg_duan\[2\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { seg:u3|seg_duan[2]~6 seg:u3|seg_duan[2]~7 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 2.731 ns seg:u3\|seg_duan\[2\]~9 4 COMB LAB_X23_Y12 7 " "Info: 4: + IC(0.362 ns) + CELL(0.292 ns) = 2.731 ns; Loc. = LAB_X23_Y12; Fanout = 7; COMB Node = 'seg:u3\|seg_duan\[2\]~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { seg:u3|seg_duan[2]~7 seg:u3|seg_duan[2]~9 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.867 ns) 4.718 ns seg:u3\|seg_duan\[2\] 5 REG LAB_X24_Y11 1 " "Info: 5: + IC(1.120 ns) + CELL(0.867 ns) = 4.718 ns; Loc. = LAB_X24_Y11; Fanout = 1; REG Node = 'seg:u3\|seg_duan\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { seg:u3|seg_duan[2]~9 seg:u3|seg_duan[2] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 43.30 % ) " "Info: Total cell delay = 2.043 ns ( 43.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 56.70 % ) " "Info: Total interconnect delay = 2.675 ns ( 56.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { xulie:u1|counter_reg1[1] seg:u3|seg_duan[2]~6 seg:u3|seg_duan[2]~7 seg:u3|seg_duan[2]~9 seg:u3|seg_duan[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_duan\[7\] VCC " "Info: Pin seg_duan\[7\] has VCC driving its datain port" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_duan[7] } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_duan\[7\]" } } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 15 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_duan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[3\] VCC " "Info: Pin seg_wei\[3\] has VCC driving its datain port" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_wei[3] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[4\] VCC " "Info: Pin seg_wei\[4\] has VCC driving its datain port" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { seg_wei[4] } } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.fit.smsg " "Info: Generated suppressed messages file G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 22:03:19 2015 " "Info: Processing ended: Thu Mar 26 22:03:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
