<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital-SuperTwin: SuperTwin/probing/pmu_event_query/lib/events/intel_icl_events.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Digital-SuperTwin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_92d4a5352ab0afac7e05a68cac9cc019.html">SuperTwin</a></li><li class="navelem"><a class="el" href="dir_fb4e40e4ad679a3305b4b9e66fac07c2.html">probing</a></li><li class="navelem"><a class="el" href="dir_5e58d48f7ba847c50e188b3e974cd37d.html">pmu_event_query</a></li><li class="navelem"><a class="el" href="dir_28c7dbcc35bdf6d95c5deb2fa6c21aa0.html">lib</a></li><li class="navelem"><a class="el" href="dir_b2c2d74b96e83546d8b00166fc45f406.html">events</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">intel_icl_events.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="intel__icl__events_8h__dep__incl.png" border="0" usemap="#a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__icl__events_8hdep" alt=""/></div>
<map name="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__icl__events_8hdep" id="a_super_twin_2probing_2pmu__event__query_2lib_2events_2intel__icl__events_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,184,61"/>
<area shape="rect" href="pfmlib__intel__icl_8c.html" title=" " alt="" coords="7,109,183,165"/>
</map>
</div>
</div>
<p><a href="intel__icl__events_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a63766f9d51678f04ec0a90442e0c4a8b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a63766f9d51678f04ec0a90442e0c4a8b">intel_icl_ocr</a> []</td></tr>
<tr class="separator:a63766f9d51678f04ec0a90442e0c4a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96c4b33b6ae2658e85ecd0e2b74a35f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#aa96c4b33b6ae2658e85ecd0e2b74a35f">intel_icx_ocr</a> []</td></tr>
<tr class="separator:aa96c4b33b6ae2658e85ecd0e2b74a35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baad21f4da2bd6b80a83c12ac7cb9fd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a4baad21f4da2bd6b80a83c12ac7cb9fd">intel_icl_sq_misc</a> []</td></tr>
<tr class="separator:a4baad21f4da2bd6b80a83c12ac7cb9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91be4d854c1a0cdd1c5f86fffc10e44"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae91be4d854c1a0cdd1c5f86fffc10e44">intel_icl_l2_lines_out</a> []</td></tr>
<tr class="separator:ae91be4d854c1a0cdd1c5f86fffc10e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3616b1339ead8bac236aaa3e2757d28a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a3616b1339ead8bac236aaa3e2757d28a">intel_icl_l2_lines_in</a> []</td></tr>
<tr class="separator:a3616b1339ead8bac236aaa3e2757d28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65911ffee5e669ed5fb2b9788825cce"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ad65911ffee5e669ed5fb2b9788825cce">intel_icl_l2_trans</a> []</td></tr>
<tr class="separator:ad65911ffee5e669ed5fb2b9788825cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d291a6b86bdd9241f346ac9e684efc5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a2d291a6b86bdd9241f346ac9e684efc5">intel_icl_baclears</a> []</td></tr>
<tr class="separator:a2d291a6b86bdd9241f346ac9e684efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b908a23f07a4a2f61c0291e232c1f45"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a8b908a23f07a4a2f61c0291e232c1f45">intel_icl_mem_load_l3_miss_retired</a> []</td></tr>
<tr class="separator:a8b908a23f07a4a2f61c0291e232c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234f60c625f6bdd7fda179b84f235ecf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a234f60c625f6bdd7fda179b84f235ecf">intel_icl_mem_load_l3_hit_retired</a> []</td></tr>
<tr class="separator:a234f60c625f6bdd7fda179b84f235ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ce59d8aa46db2bc65d49deb479017d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a67ce59d8aa46db2bc65d49deb479017d">intel_icl_mem_load_retired</a> []</td></tr>
<tr class="separator:a67ce59d8aa46db2bc65d49deb479017d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590b75057f2df17734c263d1ef162fd4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a590b75057f2df17734c263d1ef162fd4">intel_icl_mem_inst_retired</a> []</td></tr>
<tr class="separator:a590b75057f2df17734c263d1ef162fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1229343cb039411ab3d7c9917e66add"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae1229343cb039411ab3d7c9917e66add">intel_icl_mem_trans_retired</a> []</td></tr>
<tr class="separator:ae1229343cb039411ab3d7c9917e66add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87099d59fb86511e73587d5853872a18"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a87099d59fb86511e73587d5853872a18">intel_icl_misc_retired</a> []</td></tr>
<tr class="separator:a87099d59fb86511e73587d5853872a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2979fa9001027f8be1ad9ac780eb4b74"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a2979fa9001027f8be1ad9ac780eb4b74">intel_icl_rtm_retired</a> []</td></tr>
<tr class="separator:a2979fa9001027f8be1ad9ac780eb4b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3953213204cbe2ce82c9e934391db33"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#af3953213204cbe2ce82c9e934391db33">intel_icl_hle_retired</a> []</td></tr>
<tr class="separator:af3953213204cbe2ce82c9e934391db33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8503498fa951e3f8bd2947f685b7f61"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae8503498fa951e3f8bd2947f685b7f61">intel_icl_fp_arith_inst_retired</a> []</td></tr>
<tr class="separator:ae8503498fa951e3f8bd2947f685b7f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae475f4d533101a409524de6f405b292b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae475f4d533101a409524de6f405b292b">intel_icl_frontend_retired</a> []</td></tr>
<tr class="separator:ae475f4d533101a409524de6f405b292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66d3ef05c341f7e97c062e0f99fa7e2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#aa66d3ef05c341f7e97c062e0f99fa7e2">intel_icl_br_misp_retired</a> []</td></tr>
<tr class="separator:aa66d3ef05c341f7e97c062e0f99fa7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a87d88bda51b3972ebc1b121873bfb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae6a87d88bda51b3972ebc1b121873bfb">intel_icl_br_inst_retired</a> []</td></tr>
<tr class="separator:ae6a87d88bda51b3972ebc1b121873bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713a2324d1b86c90d866dae81b0389f2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a713a2324d1b86c90d866dae81b0389f2">intel_icl_machine_clears</a> []</td></tr>
<tr class="separator:a713a2324d1b86c90d866dae81b0389f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060db423f2ea04661fa60549907002dd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a060db423f2ea04661fa60549907002dd">intel_icl_uops_retired</a> []</td></tr>
<tr class="separator:a060db423f2ea04661fa60549907002dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7b0e58391f2be5cef4b00bc7e9011c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a6c7b0e58391f2be5cef4b00bc7e9011c">intel_icl_assists</a> []</td></tr>
<tr class="separator:a6c7b0e58391f2be5cef4b00bc7e9011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0027d87b49a8400a32021750a5f9ebc3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a0027d87b49a8400a32021750a5f9ebc3">intel_icl_tlb_flush</a> []</td></tr>
<tr class="separator:a0027d87b49a8400a32021750a5f9ebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0481960757ae76ef94b26bf74ce96558"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a0481960757ae76ef94b26bf74ce96558">intel_icl_uops_executed</a> []</td></tr>
<tr class="separator:a0481960757ae76ef94b26bf74ce96558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a2f9a0f9fd352412fc239107794fcc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#aa4a2f9a0f9fd352412fc239107794fcc">intel_icl_offcore_requests</a> []</td></tr>
<tr class="separator:aa4a2f9a0f9fd352412fc239107794fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ff39ada65d2deca58665d23dcb3c2c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a28ff39ada65d2deca58665d23dcb3c2c">intel_icl_dsb2mite_switches</a> []</td></tr>
<tr class="separator:a28ff39ada65d2deca58665d23dcb3c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98287163317739c62cf5cb27ac351c9c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a98287163317739c62cf5cb27ac351c9c">intel_icl_lsd</a> []</td></tr>
<tr class="separator:a98287163317739c62cf5cb27ac351c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b41540d966f0bb0439dc1bd308ede00"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a9b41540d966f0bb0439dc1bd308ede00">intel_icl_exe_activity</a> []</td></tr>
<tr class="separator:a9b41540d966f0bb0439dc1bd308ede00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4453056348e661f8069bd434022366a0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a4453056348e661f8069bd434022366a0">intel_icl_cycle_activity</a> []</td></tr>
<tr class="separator:a4453056348e661f8069bd434022366a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61c388a1d7d827f5bf819c36fada01d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ac61c388a1d7d827f5bf819c36fada01d">intel_icl_resource_stalls</a> []</td></tr>
<tr class="separator:ac61c388a1d7d827f5bf819c36fada01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6345545d630bd7ee03eef9efe9511e08"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a6345545d630bd7ee03eef9efe9511e08">intel_icl_uops_dispatched</a> []</td></tr>
<tr class="separator:a6345545d630bd7ee03eef9efe9511e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53b8f57cdf3dd8fb4bf0edf0d11513f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ac53b8f57cdf3dd8fb4bf0edf0d11513f">intel_icl_idq_uops_not_delivered</a> []</td></tr>
<tr class="separator:ac53b8f57cdf3dd8fb4bf0edf0d11513f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ce4a6e8fae8b4736c18b4ae4e05c2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a909ce4a6e8fae8b4736c18b4ae4e05c2">intel_icl_ild_stall</a> []</td></tr>
<tr class="separator:a909ce4a6e8fae8b4736c18b4ae4e05c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3981c4cabb443ab0a3a04050f0d0a5bf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a3981c4cabb443ab0a3a04050f0d0a5bf">intel_icl_itlb_misses</a> []</td></tr>
<tr class="separator:a3981c4cabb443ab0a3a04050f0d0a5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b952ecaa4620efcacc1ed1cf0996fd9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a7b952ecaa4620efcacc1ed1cf0996fd9">intel_icl_icache_64b</a> []</td></tr>
<tr class="separator:a7b952ecaa4620efcacc1ed1cf0996fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28ce361e783ccf898fc0451918718af"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ad28ce361e783ccf898fc0451918718af">intel_icl_icache_16b</a> []</td></tr>
<tr class="separator:ad28ce361e783ccf898fc0451918718af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3db7e445df633633ffc558070fa8d0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a0c3db7e445df633633ffc558070fa8d0">intel_icl_idq</a> []</td></tr>
<tr class="separator:a0c3db7e445df633633ffc558070fa8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa50de3ea2f228e28ac8e909b29a8607"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#afa50de3ea2f228e28ac8e909b29a8607">intel_icl_rs_events</a> []</td></tr>
<tr class="separator:afa50de3ea2f228e28ac8e909b29a8607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70e10d38a0bc0aadb16c916181ae34b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae70e10d38a0bc0aadb16c916181ae34b">intel_icl_tx_exec</a> []</td></tr>
<tr class="separator:ae70e10d38a0bc0aadb16c916181ae34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e44cb6eee8914caebce458799bea244"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a8e44cb6eee8914caebce458799bea244">intel_icl_tx_mem</a> []</td></tr>
<tr class="separator:a8e44cb6eee8914caebce458799bea244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a0c896bb555272d691e2fe1cd97b19"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a69a0c896bb555272d691e2fe1cd97b19">intel_icl_l1d</a> []</td></tr>
<tr class="separator:a69a0c896bb555272d691e2fe1cd97b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a79d3cf677180def591548e5811f312"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a2a79d3cf677180def591548e5811f312">intel_icl_load_hit_prefetch</a> []</td></tr>
<tr class="separator:a2a79d3cf677180def591548e5811f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec2154222771eb5cfb93d365abf35ad"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#aaec2154222771eb5cfb93d365abf35ad">intel_icl_dtlb_store_misses</a> []</td></tr>
<tr class="separator:aaec2154222771eb5cfb93d365abf35ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644dee45359640a6cbd32145a18009f5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a644dee45359640a6cbd32145a18009f5">intel_icl_l1d_pend_miss</a> []</td></tr>
<tr class="separator:a644dee45359640a6cbd32145a18009f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371ad486ab0fefb515e25f8bb755da23"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a371ad486ab0fefb515e25f8bb755da23">intel_icl_sw_prefetch_access</a> []</td></tr>
<tr class="separator:a371ad486ab0fefb515e25f8bb755da23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25cfc2a6cd0bd60d358759702e343d3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ac25cfc2a6cd0bd60d358759702e343d3">intel_icl_longest_lat_cache</a> []</td></tr>
<tr class="separator:ac25cfc2a6cd0bd60d358759702e343d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a39d906789b19fff5762d8746604fb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a87a39d906789b19fff5762d8746604fb">intel_icl_core_power</a> []</td></tr>
<tr class="separator:a87a39d906789b19fff5762d8746604fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93fe8d796939eca1927069d5b662eca"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#aa93fe8d796939eca1927069d5b662eca">intel_icl_l2_rqsts</a> []</td></tr>
<tr class="separator:aa93fe8d796939eca1927069d5b662eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ddbbe3ede7f6aedcceae302beed84c7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a1ddbbe3ede7f6aedcceae302beed84c7">intel_icl_arith</a> []</td></tr>
<tr class="separator:a1ddbbe3ede7f6aedcceae302beed84c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4237637367b526417dec7b189141da0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#af4237637367b526417dec7b189141da0">intel_icl_uops_issued</a> []</td></tr>
<tr class="separator:af4237637367b526417dec7b189141da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af081b96d6178b3295899682a7836e6c4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#af081b96d6178b3295899682a7836e6c4">intel_icl_int_misc</a> []</td></tr>
<tr class="separator:af081b96d6178b3295899682a7836e6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623260d42974d858da42d84708bbde50"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a623260d42974d858da42d84708bbde50">intel_icl_dtlb_load_misses</a> []</td></tr>
<tr class="separator:a623260d42974d858da42d84708bbde50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803ed5bf84b1d5bbf7e417b32b59766a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a803ed5bf84b1d5bbf7e417b32b59766a">intel_icl_ld_blocks_partial</a> []</td></tr>
<tr class="separator:a803ed5bf84b1d5bbf7e417b32b59766a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e43edcc68f96367323853196496e74"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#af8e43edcc68f96367323853196496e74">intel_icl_ld_blocks</a> []</td></tr>
<tr class="separator:af8e43edcc68f96367323853196496e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b04753f03f08806af975867435b8a2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae6b04753f03f08806af975867435b8a2">intel_icl_topdown</a> []</td></tr>
<tr class="separator:ae6b04753f03f08806af975867435b8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa4c3aa74181c5079d91d6e9466d93f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#abfa4c3aa74181c5079d91d6e9466d93f">intel_icl_cpu_clk_unhalted</a> []</td></tr>
<tr class="separator:abfa4c3aa74181c5079d91d6e9466d93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a35d68423627a301d964b3d233642a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#ae8a35d68423627a301d964b3d233642a">intel_icl_inst_retired</a> []</td></tr>
<tr class="separator:ae8a35d68423627a301d964b3d233642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502beb1c607307be093c6de5686791e6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a502beb1c607307be093c6de5686791e6">intel_icl_uops_decoded</a> []</td></tr>
<tr class="separator:a502beb1c607307be093c6de5686791e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8def12fd018976fff6fbf5e75dbf01"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a5e8def12fd018976fff6fbf5e75dbf01">intel_icl_mem_load_misc_retired</a> []</td></tr>
<tr class="separator:a5e8def12fd018976fff6fbf5e75dbf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db3bc2e82d374d9f5d8da542857af61"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a1db3bc2e82d374d9f5d8da542857af61">intel_icl_core_snoop_response</a> []</td></tr>
<tr class="separator:a1db3bc2e82d374d9f5d8da542857af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a53601ac3bad8a5f7e42548b9b30f3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a98a53601ac3bad8a5f7e42548b9b30f3">intel_icl_offcore_requests_outstanding</a> []</td></tr>
<tr class="separator:a98a53601ac3bad8a5f7e42548b9b30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b1c54de44f0e3e6077ba6b7c5bdc29"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="intel__icl__events_8h.html#a93b1c54de44f0e3e6077ba6b7c5bdc29">intel_icl_pe</a> []</td></tr>
<tr class="separator:a93b1c54de44f0e3e6077ba6b7c5bdc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a1ddbbe3ede7f6aedcceae302beed84c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddbbe3ede7f6aedcceae302beed84c7">&#9670;&nbsp;</a></span>intel_icl_arith</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_arith[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;DIVIDER_ACTIVE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles when divide unit is busy executing divide or square root operations.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0900ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a7d2169c9975fe79434aa882564110aa5"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_C</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00176">pfmlib_intel_x86_priv.h:176</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a85cbbbeab69fe2374b420e7c7840ca28"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a></div><div class="ttdeci">#define INTEL_X86_CMASK_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00219">pfmlib_intel_x86_priv.h:219</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac1786525e463d7c3b2c4ad24de9e499a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a></div><div class="ttdeci">#define INTEL_X86_DFL</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00087">pfmlib_intel_x86_priv.h:87</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02139">2139</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a6c7b0e58391f2be5cef4b00bc7e9011c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c7b0e58391f2be5cef4b00bc7e9011c">&#9670;&nbsp;</a></span>intel_icl_assists</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_assists[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of occurrences where a microcode assist is invoked by hardware.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0700ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;FP&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts all microcode FP assists.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ad498945338a835af63dabaaedf9f4a55"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a></div><div class="ttdeci">#define INTEL_X86_NCOMBO</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00084">pfmlib_intel_x86_priv.h:84</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01418">1418</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a2d291a6b86bdd9241f346ac9e684efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d291a6b86bdd9241f346ac9e684efc5">&#9670;&nbsp;</a></span>intel_icl_baclears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_baclears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00888">888</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae6a87d88bda51b3972ebc1b121873bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a87d88bda51b3972ebc1b121873bfb">&#9670;&nbsp;</a></span>intel_icl_br_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_br_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01331">1331</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="aa66d3ef05c341f7e97c062e0f99fa7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66d3ef05c341f7e97c062e0f99fa7e2">&#9670;&nbsp;</a></span>intel_icl_br_misp_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_br_misp_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01293">1293</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a87a39d906789b19fff5762d8746604fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a39d906789b19fff5762d8746604fb">&#9670;&nbsp;</a></span>intel_icl_core_power</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_core_power[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;LVL2_TURBO_LICENSE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.&quot;</span>,</div>
<div class="line">    .ucode   = 0x2000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;LVL1_TURBO_LICENSE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.&quot;</span>,</div>
<div class="line">    .ucode   = 0x1800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;LVL0_TURBO_LICENSE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0700ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02053">2053</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a1db3bc2e82d374d9f5d8da542857af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db3bc2e82d374d9f5d8da542857af61">&#9670;&nbsp;</a></span>intel_icl_core_snoop_response</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_core_snoop_response[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;MISS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of lines not found in snoop replies.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;I_HIT_FSE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Hit snoop reply without sending the data, line invalidated.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;S_HIT_FSE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Hit snoop reply without sending the data, line kept in Shared state.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;S_FWD_M&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;HitM snoop reply with data, line kept in Shared state&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;I_FWD_M&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;HitM snoop reply with data, line invalidated.&quot;</span>,</div>
<div class="line">    .ucode   = 0x1000ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;I_FWD_FE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Hit snoop reply with data, line invalidated.&quot;</span>,</div>
<div class="line">    .ucode   = 0x2000ull,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;S_FWD_FE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Hit snoop reply with data, line kept in Shared state.&quot;</span>,</div>
<div class="line">    .ucode   = 0x4000ull,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02359">2359</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="abfa4c3aa74181c5079d91d6e9466d93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa4c3aa74181c5079d91d6e9466d93f">&#9670;&nbsp;</a></span>intel_icl_cpu_clk_unhalted</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_cpu_clk_unhalted[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02269">2269</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a4453056348e661f8069bd434022366a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4453056348e661f8069bd434022366a0">&#9670;&nbsp;</a></span>intel_icl_cycle_activity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_cycle_activity[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01617">1617</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a28ff39ada65d2deca58665d23dcb3c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ff39ada65d2deca58665d23dcb3c2c">&#9670;&nbsp;</a></span>intel_icl_dsb2mite_switches</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_dsb2mite_switches[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;COUNT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;DSB-to-MITE transitions count.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;PENALTY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;DSB-to-MITE switch true penalty cycles.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_abe8af27ec2e6e09ebaf7d5aa3d385e39"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_E</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00175">pfmlib_intel_x86_priv.h:175</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_af6a6e169bd9ce27b1d3e5fa5be44db3a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a></div><div class="ttdeci">#define INTEL_X86_EDGE_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00216">pfmlib_intel_x86_priv.h:216</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01549">1549</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a623260d42974d858da42d84708bbde50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623260d42974d858da42d84708bbde50">&#9670;&nbsp;</a></span>intel_icl_dtlb_load_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_dtlb_load_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02191">2191</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="aaec2154222771eb5cfb93d365abf35ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec2154222771eb5cfb93d365abf35ad">&#9670;&nbsp;</a></span>intel_icl_dtlb_store_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_dtlb_store_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01953">1953</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a9b41540d966f0bb0439dc1bd308ede00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b41540d966f0bb0439dc1bd308ede00">&#9670;&nbsp;</a></span>intel_icl_exe_activity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_exe_activity[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01583">1583</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae8503498fa951e3f8bd2947f685b7f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8503498fa951e3f8bd2947f685b7f61">&#9670;&nbsp;</a></span>intel_icl_fp_arith_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_fp_arith_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01131">1131</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae475f4d533101a409524de6f405b292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae475f4d533101a409524de6f405b292b">&#9670;&nbsp;</a></span>intel_icl_frontend_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_frontend_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01174">1174</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="af3953213204cbe2ce82c9e934391db33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3953213204cbe2ce82c9e934391db33">&#9670;&nbsp;</a></span>intel_icl_hle_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_hle_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01098">1098</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ad28ce361e783ccf898fc0451918718af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28ce361e783ccf898fc0451918718af">&#9670;&nbsp;</a></span>intel_icl_icache_16b</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_icache_16b[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;IFDATA_STALL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles where a code fetch is stalled due to L1 instruction cache miss.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01805">1805</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a7b952ecaa4620efcacc1ed1cf0996fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b952ecaa4620efcacc1ed1cf0996fd9">&#9670;&nbsp;</a></span>intel_icl_icache_64b</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_icache_64b[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;IFTAG_STALL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles where a code fetch is stalled due to L1 instruction cache tag miss.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;IFTAG_MISS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;IFTAG_HIT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01787">1787</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a0c3db7e445df633633ffc558070fa8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3db7e445df633633ffc558070fa8d0">&#9670;&nbsp;</a></span>intel_icl_idq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_idq[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01813">1813</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ac53b8f57cdf3dd8fb4bf0edf0d11513f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53b8f57cdf3dd8fb4bf0edf0d11513f">&#9670;&nbsp;</a></span>intel_icl_idq_uops_not_delivered</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_idq_uops_not_delivered[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CYCLES_FE_WAS_OK&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CYCLES_0_UOPS_DELIV_CORE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x5 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CORE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Uops not delivered by IDQ when backend of the machine is not stalled&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a23fc13339399c98173f60912f9c595e3"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a></div><div class="ttdeci">#define _INTEL_X86_ATTR_I</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00174">pfmlib_intel_x86_priv.h:174</a></div></div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ae044c7a2e4d30249dc71eb05f5457354"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a></div><div class="ttdeci">#define INTEL_X86_INV_BIT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00218">pfmlib_intel_x86_priv.h:218</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01725">1725</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a909ce4a6e8fae8b4736c18b4ae4e05c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ce4a6e8fae8b4736c18b4ae4e05c2">&#9670;&nbsp;</a></span>intel_icl_ild_stall</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_ild_stall[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;LCP&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Stalls caused by changing prefix length of the instruction.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01745">1745</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae8a35d68423627a301d964b3d233642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a35d68423627a301d964b3d233642a">&#9670;&nbsp;</a></span>intel_icl_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02302">2302</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="af081b96d6178b3295899682a7836e6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af081b96d6178b3295899682a7836e6c4">&#9670;&nbsp;</a></span>intel_icl_int_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_int_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CLEAR_RESTEER_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.&quot;</span>,</div>
<div class="line">    .ucode   = 0x8000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;UOP_DROPPING&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;TMA slots where uops got dropped&quot;</span>,</div>
<div class="line">    .ucode   = 0x1000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ALL_RECOVERY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles the Backend cluster is recovering after a miss-speculation or a Store Buffer or Load Buffer drain stall.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0300ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;RECOVERY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core cycles the allocator was stalled due to recovery from earlier clear event for this thread&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02167">2167</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a3981c4cabb443ab0a3a04050f0d0a5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3981c4cabb443ab0a3a04050f0d0a5bf">&#9670;&nbsp;</a></span>intel_icl_itlb_misses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_itlb_misses[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01753">1753</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a69a0c896bb555272d691e2fe1cd97b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a0c896bb555272d691e2fe1cd97b19">&#9670;&nbsp;</a></span>intel_icl_l1d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l1d[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;REPLACEMENT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts the number of cache lines replaced in L1 data cache.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01937">1937</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a644dee45359640a6cbd32145a18009f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644dee45359640a6cbd32145a18009f5">&#9670;&nbsp;</a></span>intel_icl_l1d_pend_miss</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l1d_pend_miss[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;L2_STALL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of cycles a demand request has waited due to L1D due to lack of L2 resources.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;FB_FULL_PERIODS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;FB_FULL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;PENDING_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles with L1D load Misses outstanding.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;PENDING&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of L1D misses that are outstanding&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01987">1987</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a3616b1339ead8bac236aaa3e2757d28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3616b1339ead8bac236aaa3e2757d28a">&#9670;&nbsp;</a></span>intel_icl_l2_lines_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l2_lines_in[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ALL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;L2 cache lines filling L2&quot;</span>,</div>
<div class="line">    .ucode   = 0x1f00ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00872">872</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae91be4d854c1a0cdd1c5f86fffc10e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91be4d854c1a0cdd1c5f86fffc10e44">&#9670;&nbsp;</a></span>intel_icl_l2_lines_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l2_lines_out[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;USELESS_HWPF&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cache lines that have been L2 hardware prefetched but not used by demand accesses&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;NON_SILENT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SILENT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00854">854</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="aa93fe8d796939eca1927069d5b662eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93fe8d796939eca1927069d5b662eca">&#9670;&nbsp;</a></span>intel_icl_l2_rqsts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l2_rqsts[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02071">2071</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ad65911ffee5e669ed5fb2b9788825cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65911ffee5e669ed5fb2b9788825cce">&#9670;&nbsp;</a></span>intel_icl_l2_trans</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_l2_trans[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;L2_WB&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;L2 writebacks that access L2 cache&quot;</span>,</div>
<div class="line">    .ucode   = 0x4000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00880">880</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="af8e43edcc68f96367323853196496e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e43edcc68f96367323853196496e74">&#9670;&nbsp;</a></span>intel_icl_ld_blocks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_ld_blocks[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;NO_SR&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;STORE_FORWARD&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Loads blocked due to overlapping with a preceding store that cannot be forwarded.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02233">2233</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a803ed5bf84b1d5bbf7e417b32b59766a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803ed5bf84b1d5bbf7e417b32b59766a">&#9670;&nbsp;</a></span>intel_icl_ld_blocks_partial</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_ld_blocks_partial[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ADDRESS_ALIAS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;False dependencies in MOB due to partial compare on address.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02225">2225</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a2a79d3cf677180def591548e5811f312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a79d3cf677180def591548e5811f312">&#9670;&nbsp;</a></span>intel_icl_load_hit_prefetch</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_load_hit_prefetch[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SWPF&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01945">1945</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ac25cfc2a6cd0bd60d358759702e343d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25cfc2a6cd0bd60d358759702e343d3">&#9670;&nbsp;</a></span>intel_icl_longest_lat_cache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_longest_lat_cache[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;MISS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core-originated cacheable demand requests missed L3 (except hardware prefetches to L3).&quot;</span>,</div>
<div class="line">    .ucode   = 0x4100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;REFERENCES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3).&quot;</span>,</div>
<div class="line">    .ucode   = 0x4f00ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02040">2040</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a98287163317739c62cf5cb27ac351c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98287163317739c62cf5cb27ac351c9c">&#9670;&nbsp;</a></span>intel_icl_lsd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_lsd[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CYCLES_OK&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x5 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;CYCLES_ACTIVE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles Uops delivered by the LSD, but didn&#39;t come from the decoder.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;UOPS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of Uops delivered by the LSD.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01563">1563</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a713a2324d1b86c90d866dae81b0389f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713a2324d1b86c90d866dae81b0389f2">&#9670;&nbsp;</a></span>intel_icl_machine_clears</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_machine_clears[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SMC&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Self-modifying code (SMC) detected.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;MEMORY_ORDERING&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of machine clears due to memory ordering conflicts.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;COUNT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of machine clears (nukes) of any type.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01379">1379</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a590b75057f2df17734c263d1ef162fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590b75057f2df17734c263d1ef162fd4">&#9670;&nbsp;</a></span>intel_icl_mem_inst_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_inst_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00996">996</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a234f60c625f6bdd7fda179b84f235ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a234f60c625f6bdd7fda179b84f235ecf">&#9670;&nbsp;</a></span>intel_icl_mem_load_l3_hit_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_load_l3_hit_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;XSNP_NONE&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retired load instructions whose data sources were hits in L3 without snoops required&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;XSNP_HITM&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retired load instructions whose data sources were HitM responses from shared L3&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;XSNP_HIT&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;XSNP_MISS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a61b04871c831341cdd98b28bb5d5a28a"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a></div><div class="ttdeci">#define INTEL_X86_PEBS</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00086">pfmlib_intel_x86_priv.h:86</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00929">929</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a8b908a23f07a4a2f61c0291e232c1f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b908a23f07a4a2f61c0291e232c1f45">&#9670;&nbsp;</a></span>intel_icl_mem_load_l3_miss_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_load_l3_miss_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00896">896</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a5e8def12fd018976fff6fbf5e75dbf01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8def12fd018976fff6fbf5e75dbf01">&#9670;&nbsp;</a></span>intel_icl_mem_load_misc_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_load_misc_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;UC&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retired instructions with at least 1 uncacheable load or Bus Lock.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02351">2351</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a67ce59d8aa46db2bc65d49deb479017d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ce59d8aa46db2bc65d49deb479017d">&#9670;&nbsp;</a></span>intel_icl_mem_load_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_load_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00952">952</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae1229343cb039411ab3d7c9917e66add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1229343cb039411ab3d7c9917e66add">&#9670;&nbsp;</a></span>intel_icl_mem_trans_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_mem_trans_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname  = <span class="stringliteral">&quot;LOAD_LATENCY&quot;</span>,</div>
<div class="line">    .udesc  = <span class="stringliteral">&quot;Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)&quot;</span>,</div>
<div class="line">    .ucode  = 0x100,</div>
<div class="line">    .uflags = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a61b04871c831341cdd98b28bb5d5a28a">INTEL_X86_PEBS</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_ac55bd7b68f8adfddd442d32c4ab838a0"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#ac55bd7b68f8adfddd442d32c4ab838a0">INTEL_X86_LDLAT</a></div><div class="ttdeci">#define INTEL_X86_LDLAT</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00094">pfmlib_intel_x86_priv.h:94</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01039">1039</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a87099d59fb86511e73587d5853872a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87099d59fb86511e73587d5853872a18">&#9670;&nbsp;</a></span>intel_icl_misc_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_misc_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;PAUSE_INST&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of retired PAUSE instructions.&quot;</span>,</div>
<div class="line">    .ucode   = 0x4000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;LBR_INSERTS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Increments whenever there is an update to the LBR array.&quot;</span>,</div>
<div class="line">    .ucode   = 0x2000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01047">1047</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a63766f9d51678f04ec0a90442e0c4a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63766f9d51678f04ec0a90442e0c4a8b">&#9670;&nbsp;</a></span>intel_icl_ocr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_ocr[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00028">28</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="aa4a2f9a0f9fd352412fc239107794fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4a2f9a0f9fd352412fc239107794fcc">&#9670;&nbsp;</a></span>intel_icl_offcore_requests</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_offcore_requests[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01516">1516</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a98a53601ac3bad8a5f7e42548b9b30f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a53601ac3bad8a5f7e42548b9b30f3">&#9670;&nbsp;</a></span>intel_icl_offcore_requests_outstanding</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_offcore_requests_outstanding[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02390">2390</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a93b1c54de44f0e3e6077ba6b7c5bdc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b1c54de44f0e3e6077ba6b7c5bdc29">&#9670;&nbsp;</a></span>intel_icl_pe</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__entry__t.html">intel_x86_entry_t</a> intel_icl_pe[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02444">2444</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ac61c388a1d7d827f5bf819c36fada01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61c388a1d7d827f5bf819c36fada01d">&#9670;&nbsp;</a></span>intel_icl_resource_stalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_resource_stalls[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SB&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles stalled due to no store buffers available. (not including draining form sync).&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SCOREBOARD&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts cycles where the pipeline is stalled due to serializing operations.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01674">1674</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="afa50de3ea2f228e28ac8e909b29a8607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa50de3ea2f228e28ac8e909b29a8607">&#9670;&nbsp;</a></span>intel_icl_rs_events</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_rs_events[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;EMPTY_END&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts end of periods where the Reservation Station (RS) was empty.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#af6a6e169bd9ce27b1d3e5fa5be44db3a">INTEL_X86_EDGE_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#abe8af27ec2e6e09ebaf7d5aa3d385e39">_INTEL_X86_ATTR_E</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;EMPTY_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles when Reservation Station (RS) is empty for the thread&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01867">1867</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a2979fa9001027f8be1ad9ac780eb4b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2979fa9001027f8be1ad9ac780eb4b74">&#9670;&nbsp;</a></span>intel_icl_rtm_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_rtm_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01060">1060</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a4baad21f4da2bd6b80a83c12ac7cb9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4baad21f4da2bd6b80a83c12ac7cb9fd">&#9670;&nbsp;</a></span>intel_icl_sq_misc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_sq_misc[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SQ_FULL&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles the thread is active and superQ cannot take any more entries.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00846">846</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a371ad486ab0fefb515e25f8bb755da23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371ad486ab0fefb515e25f8bb755da23">&#9670;&nbsp;</a></span>intel_icl_sw_prefetch_access</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_sw_prefetch_access[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;PREFETCHW&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of PREFETCHW instructions executed.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;T1_T2&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of PREFETCHT1 or PREFETCHT2 instructions executed.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;T0&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of PREFETCHT0 instructions executed.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;NTA&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of PREFETCHNTA instructions executed.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02017">2017</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a0027d87b49a8400a32021750a5f9ebc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0027d87b49a8400a32021750a5f9ebc3">&#9670;&nbsp;</a></span>intel_icl_tlb_flush</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_tlb_flush[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;STLB_ANY&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;STLB flush attempts&quot;</span>,</div>
<div class="line">    .ucode   = 0x2000ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;DTLB_THREAD&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;DTLB flush attempts of the thread-specific entries&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01431">1431</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae6b04753f03f08806af975867435b8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b04753f03f08806af975867435b8a2">&#9670;&nbsp;</a></span>intel_icl_topdown</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_topdown[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;BR_MISPREDICT_SLOTS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;TMA slots wasted due to incorrect speculation by branch mispredictions&quot;</span>,</div>
<div class="line">    .ucode   = 0x0800ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;BACKEND_BOUND_SLOTS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;TMA slots where no uops were being issued due to lack of back-end resources.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SLOTS_P&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;TMA slots available for an unhalted logical processor. General counter - architectural event&quot;</span>,</div>
<div class="line">    .ucode   = 0x01a4ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a9d8f65deb519e724f87a238662f3d26b">INTEL_X86_CODE_OVERRIDE</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SLOTS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;TMA slots available for an unhalted logical processor. Fixed counter - architectural event&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
<div class="ttc" id="apfmlib__intel__x86__priv_8h_html_a9d8f65deb519e724f87a238662f3d26b"><div class="ttname"><a href="pfmlib__intel__x86__priv_8h.html#a9d8f65deb519e724f87a238662f3d26b">INTEL_X86_CODE_OVERRIDE</a></div><div class="ttdeci">#define INTEL_X86_CODE_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__intel__x86__priv_8h_source.html#l00093">pfmlib_intel_x86_priv.h:93</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02246">2246</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="ae70e10d38a0bc0aadb16c916181ae34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70e10d38a0bc0aadb16c916181ae34b">&#9670;&nbsp;</a></span>intel_icl_tx_exec</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_tx_exec[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;MISC3&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of times an instruction execution caused the transactional nest count supported to be exceeded&quot;</span>,</div>
<div class="line">    .ucode   = 0x0400ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;MISC2&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01881">1881</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a8e44cb6eee8914caebce458799bea244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e44cb6eee8914caebce458799bea244">&#9670;&nbsp;</a></span>intel_icl_tx_mem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_tx_mem[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01894">1894</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a502beb1c607307be093c6de5686791e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502beb1c607307be093c6de5686791e6">&#9670;&nbsp;</a></span>intel_icl_uops_decoded</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_uops_decoded[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;DEC0&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Number of uops decoded out of instructions exclusively fetched by decoder 0&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ac1786525e463d7c3b2c4ad24de9e499a">INTEL_X86_DFL</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02343">2343</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a6345545d630bd7ee03eef9efe9511e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6345545d630bd7ee03eef9efe9511e08">&#9670;&nbsp;</a></span>intel_icl_uops_dispatched</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_uops_dispatched[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01687">1687</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a0481960757ae76ef94b26bf74ce96558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0481960757ae76ef94b26bf74ce96558">&#9670;&nbsp;</a></span>intel_icl_uops_executed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_uops_executed[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01444">1444</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="af4237637367b526417dec7b189141da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4237637367b526417dec7b189141da0">&#9670;&nbsp;</a></span>intel_icl_uops_issued</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_uops_issued[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;STALL_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles when RAT does not issue Uops to RS for the thread&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;VECTOR_WIDTH_MISMATCH&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Uops inserted at issue-stage in order to preserve upper bits of vector registers.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;ANY&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Uops that RAT issues to RS&quot;</span>,</div>
<div class="line">    .ucode   = 0x0100ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l02148">2148</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="a060db423f2ea04661fa60549907002dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060db423f2ea04661fa60549907002dd">&#9670;&nbsp;</a></span>intel_icl_uops_retired</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icl_uops_retired[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">={</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;SLOTS&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Retirement slots used.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull,</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;TOTAL_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles with less than 10 actually retired uops.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a>) | (0xa &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">  { .uname   = <span class="stringliteral">&quot;STALL_CYCLES&quot;</span>,</div>
<div class="line">    .udesc   = <span class="stringliteral">&quot;Cycles without actually retired uops.&quot;</span>,</div>
<div class="line">    .ucode   = 0x0200ull | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#ae044c7a2e4d30249dc71eb05f5457354">INTEL_X86_INV_BIT</a>) | (0x1 &lt;&lt; <a class="code" href="pfmlib__intel__x86__priv_8h.html#a85cbbbeab69fe2374b420e7c7840ca28">INTEL_X86_CMASK_BIT</a>),</div>
<div class="line">    .uflags  = <a class="code" href="pfmlib__intel__x86__priv_8h.html#ad498945338a835af63dabaaedf9f4a55">INTEL_X86_NCOMBO</a>,</div>
<div class="line">    .modhw   = <a class="code" href="pfmlib__intel__x86__priv_8h.html#a23fc13339399c98173f60912f9c595e3">_INTEL_X86_ATTR_I</a> | <a class="code" href="pfmlib__intel__x86__priv_8h.html#a7d2169c9975fe79434aa882564110aa5">_INTEL_X86_ATTR_C</a>,</div>
<div class="line">  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l01398">1398</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
<a id="aa96c4b33b6ae2658e85ecd0e2b74a35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96c4b33b6ae2658e85ecd0e2b74a35f">&#9670;&nbsp;</a></span>intel_icx_ocr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structintel__x86__umask__t.html">intel_x86_umask_t</a> intel_icx_ocr[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel__icl__events_8h_source.html#l00387">387</a> of file <a class="el" href="intel__icl__events_8h_source.html">intel_icl_events.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 5 2024 23:54:11 for Digital-SuperTwin by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
