/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [20:0] _06_;
  reg [3:0] _07_;
  wire [40:0] _08_;
  wire [40:0] _09_;
  wire [2:0] _10_;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_3z ? _00_ : celloutsig_0_1z;
  assign celloutsig_1_8z = in_data[177] | celloutsig_1_1z;
  assign celloutsig_0_5z = _03_ | _04_;
  reg [4:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 5'h00;
    else _14_ <= in_data[93:89];
  assign { _03_, _08_[36:35], _04_, _08_[33] } = _14_;
  reg [20:0] _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _15_ <= 21'h000000;
    else _15_ <= { celloutsig_1_3z[2:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _06_[20:4], _02_, _06_[2:0] } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 4'h0;
    else _07_ <= { in_data[95:93], celloutsig_0_5z };
  reg [40:0] _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 41'h00000000000;
    else _17_ <= { in_data[67:65], _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_3z, _03_, _08_[36:35], _04_, _08_[33], _07_, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_3z, celloutsig_0_1z, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_4z };
  assign { _09_[40:28], _01_, _05_, _09_[25:0] } = _17_;
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_5z };
  assign { _10_[2], _00_, _10_[0] } = _18_;
  assign celloutsig_0_11z = { _07_, celloutsig_0_9z } == celloutsig_0_10z[8:4];
  assign celloutsig_1_6z = celloutsig_1_0z[5:0] === celloutsig_1_0z[11:6];
  assign celloutsig_0_1z = in_data[57:54] <= { _03_, _08_[36:35], _04_ };
  assign celloutsig_1_18z = { celloutsig_1_0z[3:0], celloutsig_1_10z, celloutsig_1_8z } && { celloutsig_1_3z[2:1], celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[28:27], celloutsig_0_5z } && celloutsig_0_2z;
  assign celloutsig_1_2z = in_data[141] & ~(in_data[152]);
  assign celloutsig_0_18z = { _09_[28], _01_, _05_, _09_[25], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, _07_, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z } * { in_data[47:25], celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[121:115] != celloutsig_1_0z[9:3];
  assign celloutsig_0_2z = - in_data[15:13];
  assign celloutsig_1_3z = ~ celloutsig_1_0z[4:1];
  assign celloutsig_1_19z = ~ in_data[142:139];
  assign celloutsig_0_25z = ~ { _08_[36:35], _07_, _10_[2], _00_, _10_[0] };
  assign celloutsig_1_10z = | { _06_[20:4], _02_, _06_[2], celloutsig_1_6z };
  assign celloutsig_0_3z = celloutsig_0_1z & _04_;
  assign celloutsig_0_29z = ~^ _07_[3:1];
  assign celloutsig_0_33z = ~^ { celloutsig_0_25z[8], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_3z };
  assign celloutsig_0_34z = _07_[2:0] - { celloutsig_0_18z[22], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[172:160] - in_data[133:121];
  assign celloutsig_0_13z = { _09_[28], _01_, celloutsig_0_2z, celloutsig_0_2z } - { _09_[32:28], _01_, _05_, _09_[25] };
  assign celloutsig_0_10z = { _09_[24:20], _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_9z } ^ { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, _07_, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_4z = ~((in_data[8] & _08_[33]) | _08_[33]);
  assign celloutsig_0_14z = ~((_10_[0] & celloutsig_0_3z) | celloutsig_0_13z[1]);
  assign _06_[3] = _02_;
  assign { _08_[40:37], _08_[34], _08_[32:0] } = { in_data[67:65], _03_, _04_, celloutsig_0_3z, _03_, _08_[36:35], _04_, _08_[33], _07_, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_3z, celloutsig_0_1z, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, _03_, _08_[36:35], _04_, _08_[33], celloutsig_0_4z };
  assign _09_[27:26] = { _01_, _05_ };
  assign _10_[1] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
