
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035240                       # Number of seconds simulated
sim_ticks                                 35240211300                       # Number of ticks simulated
final_tick                               564804591237                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155024                       # Simulator instruction rate (inst/s)
host_op_rate                                   203674                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2575189                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917796                       # Number of bytes of host memory used
host_seconds                                 13684.51                       # Real time elapsed on the host
sim_insts                                  2121433013                       # Number of instructions simulated
sim_ops                                    2787175666                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       685824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       664832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1353856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1326080                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1326080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5194                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10360                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10360                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19461404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18865721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38417931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              90805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37629740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37629740                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37629740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19461404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50851                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18865721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76047671                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84508901                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31017519                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25444568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019672                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13020460                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090554                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157812                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87104                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170366273                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31017519                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248366                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36606355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815425                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6254742                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671493                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83660258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47053903     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657486      4.37%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196650      3.82%     64.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440087      4.11%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3003031      3.59%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573432      1.88%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025952      1.23%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715300      3.25%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994417     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83660258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367033                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.015957                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33698466                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5836757                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34823305                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544772                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8756949                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079599                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6581                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202059127                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51066                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8756949                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373142                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2373770                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       776703                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661134                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2718552                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195177857                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10597                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697350                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271151589                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910097155                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910097155                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102892325                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34121                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18099                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7237915                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19235135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241763                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3135715                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183983760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34110                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147811927                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278291                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61096363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186620144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2066                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83660258                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911048                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29475273     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17842890     21.33%     56.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11927427     14.26%     70.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7629070      9.12%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7560089      9.04%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4424983      5.29%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397778      4.06%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746950      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655798      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83660258                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084791     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204378     13.18%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261849     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121598945     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016471      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15738639     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8441850      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147811927                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749069                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551057                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010493                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381113456                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245115290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149362984                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262830                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023006                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280380                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8756949                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1648424                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       158316                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184017870                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19235135                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022053                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18088                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7270                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366287                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145226828                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789469                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585095                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989161                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588243                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199692                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718480                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143807584                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93704798                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261797842                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.699954                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357928                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61598989                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044819                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74903309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634399                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29595591     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452216     27.30%     66.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374810     11.18%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291997      5.73%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685494      4.92%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810877      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991332      2.66%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008196      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692796      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74903309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692796                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255231422                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376807041                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 848643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845089                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845089                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183307                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183307                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655679642                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197068626                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189489109                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84508901                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31203383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27281507                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1974119                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15643245                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15021405                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238227                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62325                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36802992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173674632                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31203383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17259632                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35745890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9677653                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3660496                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18144786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       785827                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83901713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.381966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48155823     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1765863      2.10%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3241677      3.86%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3044042      3.63%     66.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5013351      5.98%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5211431      6.21%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1235266      1.47%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          926591      1.10%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15307669     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83901713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369232                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055105                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37936197                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3544299                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34594762                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       139837                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7686617                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3394996                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5709                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194260361                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7686617                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39522522                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         989277                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       442667                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33123960                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2136669                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189118425                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        755424                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       820400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    251026690                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860704894                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860704894                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163649742                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87376908                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22283                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10883                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5811123                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29124392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6310740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105283                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2172422                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179010238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151160631                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194265                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53591964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147049002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83901713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.801639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28683871     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15673854     18.68%     52.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13766223     16.41%     69.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8440287     10.06%     79.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8813190     10.50%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5213264      6.21%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281297      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       611208      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418519      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83901713                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         594936     66.57%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188384     21.08%     87.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110425     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118547977     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1189821      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10874      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26046896     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5365063      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151160631                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.788695                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893745                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005913                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387310981                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232624430                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146245497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152054376                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371196                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8255735                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          956                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1535374                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7686617                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         453858                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51442                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179031997                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29124392                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6310740                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10883                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          192                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1053304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2212440                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148339357                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25041806                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2821270                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30276917                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22430839                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5235111                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.755310                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146409677                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146245497                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89890547                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219214367                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730534                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410058                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109999135                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124917509                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54115157                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979317                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76215095                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.326163                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34674670     45.50%     45.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16300634     21.39%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9129805     11.98%     78.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3083883      4.05%     82.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2950058      3.87%     86.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1234217      1.62%     88.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3320315      4.36%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       959695      1.26%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4561818      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76215095                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109999135                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124917509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25644016                       # Number of memory references committed
system.switch_cpus1.commit.loads             20868650                       # Number of loads committed
system.switch_cpus1.commit.membars              10872                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19566339                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109033201                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1684985                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4561818                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250685943                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365758885                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 607188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109999135                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124917509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109999135                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.768269                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.768269                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.301628                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.301628                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686298743                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191641436                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200328883                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21744                       # number of misc regfile writes
system.l2.replacements                          10577                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1142916                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141649                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.068649                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75569.015368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.996575                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2865.426774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.636902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2656.093259                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          31915.622640                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            202.182116                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17838.026366                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.576546                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.020264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.243497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001543                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.136093                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89922                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49086                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  139009                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41795                       # number of Writeback hits
system.l2.Writeback_hits::total                 41795                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49086                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139009                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89922                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49086                       # number of overall hits
system.l2.overall_hits::total                  139009                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5194                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10577                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5194                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10577                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5358                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5194                       # number of overall misses
system.l2.overall_misses::total                 10577                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       515377                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    285205535                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       657467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    280575501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       566953880                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       515377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    285205535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       657467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    280575501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        566953880                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       515377                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    285205535                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       657467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    280575501                       # number of overall miss cycles
system.l2.overall_miss_latency::total       566953880                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149586                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41795                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41795                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149586                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149586                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.056234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.095689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.070708                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.056234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.095689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070708                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.056234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.095689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070708                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53229.849757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46961.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54019.156912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53602.522454                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53229.849757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46961.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54019.156912                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53602.522454                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46852.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53229.849757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46961.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54019.156912                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53602.522454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10360                       # number of writebacks
system.l2.writebacks::total                     10360                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10577                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10577                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       452234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    254156655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       575412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    250466370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    505650671                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       452234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    254156655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       575412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    250466370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    505650671                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       452234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    254156655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       575412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    250466370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    505650671                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.056234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.095689                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.070708                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.056234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.095689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.056234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.095689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070708                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47434.986002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41100.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48222.250674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47806.624846                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47434.986002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41100.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48222.250674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47806.624846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41112.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47434.986002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41100.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48222.250674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47806.624846                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996573                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679142                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843337.825771                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996573                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671481                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671481                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671481                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       622806                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       622806                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       622806                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       622806                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       622806                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       622806                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671493                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51900.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51900.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51900.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51900.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       527717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       527717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       527717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       527717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       527717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       527717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47974.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47974.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95280                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95536                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2008.607886                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629882                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709450                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17187                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17187                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339332                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339332                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       352327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       352327                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       352402                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        352402                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       352402                       # number of overall misses
system.cpu0.dcache.overall_misses::total       352402                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8728416395                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8728416395                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2983810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2983810                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8731400205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8731400205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8731400205                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8731400205                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19691734                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19691734                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19691734                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19691734                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029404                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029404                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017896                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017896                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017896                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017896                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24773.623353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24773.623353                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39784.133333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39784.133333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24776.817966                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24776.817966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24776.817966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24776.817966                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18818                       # number of writebacks
system.cpu0.dcache.writebacks::total            18818                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257047                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257047                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257122                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257122                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257122                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95280                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95280                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95280                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1168805062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1168805062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1168805062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1168805062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1168805062                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1168805062                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004839                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12267.055647                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12267.055647                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12267.055647                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12267.055647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12267.055647                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12267.055647                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.636712                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929610759                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715149.001845                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.636712                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023456                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18144769                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18144769                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18144769                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18144769                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18144769                       # number of overall hits
system.cpu1.icache.overall_hits::total       18144769                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       762848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       762848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       762848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       762848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       762848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       762848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18144786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18144786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18144786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18144786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18144786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18144786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44873.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44873.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44873.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44873.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44873.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44873.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       685569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       685569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       685569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       685569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       685569                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       685569                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45704.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45704.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45704.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45704.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45704.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45704.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54280                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232522617                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54536                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4263.653678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.242723                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.757277                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22778058                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22778058                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4753602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4753602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10872                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10872                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27531660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27531660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27531660                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27531660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134354                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134354                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134354                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3775371209                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3775371209                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3775371209                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3775371209                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3775371209                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3775371209                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22912412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22912412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4753602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4753602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10872                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10872                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27666014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27666014                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27666014                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27666014                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005864                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005864                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004856                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004856                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004856                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004856                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28100.177211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28100.177211                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28100.177211                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28100.177211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28100.177211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28100.177211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22977                       # number of writebacks
system.cpu1.dcache.writebacks::total            22977                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80074                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80074                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80074                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54280                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54280                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54280                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    650135198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    650135198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    650135198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    650135198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    650135198                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    650135198                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11977.435483                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11977.435483                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11977.435483                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11977.435483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11977.435483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11977.435483                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
