Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 27 20:23:15 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Zynq_Base_Phased_Array_Static_Signal_Source_0_0'

1. Summary
----------

SUCCESS in the upgrade of Zynq_Base_Phased_Array_Static_Signal_Source_0_0 (user.org:user:Static_Signal_Source:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 27 19:04:26 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0 (user.org:user:DSP_Serializer_16_Combined:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Zynq_Base_Phased_Array_DSP_Serializer_16_Co_0_0'. These changes may impact your design.


-Upgraded port 'Signal_In' width 32 differs from original width 33







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 27 14:55:49 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Zynq_Base_Phased_Array_Static_Signal_Source_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Zynq_Base_Phased_Array_Static_Signal_Source_0_0 (user.org:user:Static_Signal_Source:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Zynq_Base_Phased_Array_Static_Signal_Source_0_0'. These changes may impact your design.


-Upgrade has removed port 'Tx_Data_Out'

-Upgrade has added port 'Tx_Data'


