---
title: Xv6å¯åŠ¨è¿‡ç¨‹
tags:
- xv6
- æ“ä½œç³»ç»Ÿ
cover: 'https://typora-blog-picture.oss-cn-chengdu.aliyuncs.com/blog/xv6.png'
---



# Xv6å¯åŠ¨è¿‡ç¨‹



# Xv6 è°ƒè¯•



> éœ€è¦ä¸¤ä¸ªç»ˆç«¯



> ç»ˆç«¯1
>
> è¿è¡Œgdb-server



> ç»ˆç«¯2
>
> attach localhost



> ç»ˆç«¯ä¸€

```shell
make qemu-gdb
```



> ç»ˆç«¯äºŒ



> å¼€å¯gdbï¼ˆéœ€è¦åœ¨é¡¹ç›®çš„è·¯å¾„ï¼Œå› ä¸ºæœ‰.gdbinitæ–‡ä»¶ï¼‰

```shell
gdb-multiarch
```



> ç„¶åå°±èƒ½çœ‹è§è°ƒè¯•å¼€å¯äº†

![image-20240115232954085](https://typora-blog-picture.oss-cn-chengdu.aliyuncs.com/blog/image-20240115232954085.png)





# kernel.ldæ–‡ä»¶è§£æ



Linkscriptä¸­å£°æ˜äº†å…¥å£çš„ä½ç½®

[å®˜æ–¹æ–‡æ¡£](https://ftp.gnu.org/old-gnu/Manuals/ld-2.9.1/html_mono/ld.html#SEC6)

> å…¥å£å‡½æ•°ä¸º_entry

```ld
# å‘ŠçŸ¥é“¾æ¥å™¨äº§ç‰©è¾“å‡ºä½riscvæ¶æ„
OUTPUT_ARCH( "riscv" )
# æŒ‡å®šå…¥å£å‡½æ•°ä¸º_entryå‡½æ•°
ENTRY( _entry )
# å®šä¹‰Sectionså¸ƒå±€
SECTIONS
{
  /*
   * ensure that entry.S / _entry is at 0x80000000,
   * where qemu's -kernel jumps.
   */
   ## å°†å½“å‰é“¾æ¥åœ°å€è®¾ç½®ä¸º0x80000000
  . = 0x80000000;

  .text : {
  	# *()è¡¨ç¤ºåŒ¹é…æ‰€æœ‰()å†…çš„sectionsï¼Œå³åŒ¹é…æ‰€æœ‰çš„.text .text.* sectionså’Œå¹¶åˆ°.text sectionsä¸­ 
    *(.text .text.*)
    # å½“å‰åœ°å€ä¸0x1000å¯¹é½
    . = ALIGN(0x1000);
    # å°†ç¬¦å· _trampoline çš„å€¼è®¾ç½®ä¸ºå½“å‰é“¾æ¥åœ°å€ï¼ˆ.ï¼‰
    _trampoline = .;
    # åŒ¹é…trampsec
    *(trampsec)
    # å½“å‰åœ°å€ä¸0x1000å¯¹é½
    . = ALIGN(0x1000);
    # åˆ¤æ–­trampsecæ˜¯å¦å°äºä¸€é¡µ(0x1000)
    ASSERT(. - _trampoline == 0x1000, "error: trampoline larger than one page");
    # ç”Ÿæˆetextç¬¦å·ï¼Œæ–¹ä¾¿ç¨‹åºä¸­å¼•ç”¨
    PROVIDE(etext = .);
  }

  .rodata : {
  	# å½“å‰åœ°å€16ä½å¯¹é½ 
    . = ALIGN(16);
    # åŒä¸Š.text
    *(.srodata .srodata.*) /* do not need to distinguish this from .rodata */
    . = ALIGN(16);
    *(.rodata .rodata.*)
  }

  .data : {
    . = ALIGN(16);
    *(.sdata .sdata.*) /* do not need to distinguish this from .data */
    . = ALIGN(16);
    *(.data .data.*)
  }

  .bss : {
    . = ALIGN(16);
    *(.sbss .sbss.*) /* do not need to distinguish this from .bss */
    . = ALIGN(16);
    *(.bss .bss.*)
  }

  # ç»“æŸæ ‡è¯†
  PROVIDE(end = .);
}

```





# user.ldæ–‡ä»¶è§£æ



> æ²¡ä»€ä¹ˆç‰¹æ®Šçš„åœ°æ–¹ï¼Œé“¾æ¥è„šæœ¬å±äºæ˜¯æ¯”è¾ƒç®€å•çš„é‚£ç§
>
> å‡½æ•°çš„èµ·å§‹åœ°å€ä½_main

```ld
# æŒ‡å®šè¾“å‡ºæ¶æ„å’Œå‡½æ•°
OUTPUT_ARCH( "riscv" )
ENTRY( _main )


SECTIONS
{

 # å½“å‰å¼€å§‹åœ°å€ä¸º0
 . = 0x0;
 
  .text : {
    *(.text .text.*)
  }

  .rodata : {
    # rodataèµ·å§‹åœ°å€16å­—èŠ‚å¯¹é½
    . = ALIGN(16);
    *(.srodata .srodata.*) /* do not need to distinguish this from .rodata */
    . = ALIGN(16);
    *(.rodata .rodata.*)
    . = ALIGN(0x1000);
  }

  .data : {
    . = ALIGN(16);
    *(.sdata .sdata.*) /* do not need to distinguish this from .data */
    . = ALIGN(16);
    *(.data .data.*)
  }

  .bss : {
    . = ALIGN(16);
    *(.sbss .sbss.*) /* do not need to distinguish this from .bss */
    . = ALIGN(16);
    *(.bss .bss.*)
  }

  PROVIDE(end = .);
}
```





# Entry



```assembly
        # qemu -kernel loads the kernel at 0x80000000
        # and causes each hart (i.e. CPU) to jump there.
        # kernel.ld causes the following code to
        # be placed at 0x80000000.
# å®šä¹‰text section
.section .text
.global _entry # å®šä¹‰å…¨å±€å¯è§æ ‡ç­¾
_entry:
        # set up a stack for C.
        # stack0 is declared in start.c,
        # with a 4096-byte stack per CPU.
        # sp = stack0 + (hartid * 4096)
     
        la sp, stack0
        li a0, 1024*4
        csrr a1, mhartid
        addi a1, a1, 1
        mul a0, a0, a1
        add sp, sp, a0
        # è°ƒç”¨startæ–¹æ³•
        # jump to start() in start.c
        call start
spin:
        j spin
```



# start



> åˆå§‹åŒ–



```c
void
start()
{
  // set M Previous Privilege mode to Supervisor, for mret.
  // è®¾ç½®MPPä¸ºSuperVisor Mode
  unsigned long x = r_mstatus();
  x &= ~MSTATUS_MPP_MASK;
  x |= MSTATUS_MPP_S;
  w_mstatus(x);

  // set M Exception Program Counter to main, for mret.
  // requires gcc -mcmodel=medany
  // è®¾ç½®M Exception PCä¸ºmainå‡½æ•°åœ°å€
  w_mepc((uint64)main);

  // disable paging for now.
  // æš‚æ—¶å…ˆå…³é—­è™šæ‹Ÿåœ°å€ä¿æŠ¤
  w_satp(0);

  // delegate all interrupts and exceptions to supervisor mode.
  // å°†Machine Modeå§”æ‰˜ç»™Supervisor
  w_medeleg(0xffff);
  w_mideleg(0xffff);
  // å¼€å¯Supervisorä¸­æ–­ï¼ˆå¤–éƒ¨ä¸­æ–­ã€æ—¶é—´ä¸­æ–­ã€è½¯ä»¶ä¸­æ–­ï¼‰
  w_sie(r_sie() | SIE_SEIE | SIE_STIE | SIE_SSIE);

  // configure Physical Memory Protection to give supervisor mode
  // access to all of physical memory.
  // è®¾ç½®memory protectionåœ°å€ä¸º0x3fffffffffffffull
  // flagä¸º0xf
  w_pmpaddr0(0x3fffffffffffffull);
  w_pmpcfg0(0xf);

  // ask for clock interrupts.
  timerinit();

  // keep each CPU's hartid in its tp register, for cpuid().
  // å°†cpu hartidè®¾ç½®åˆ°tpå¯„å­˜å™¨ä¸­ï¼Œæ–¹ä¾¿åç»­è¯»å–ã€‚
  int id = r_mhartid();
  w_tp(id);

  // switch to supervisor mode and jump to main().
  // é€€å‡ºm mode
  asm volatile("mret");
}
```



## timerinit



> ç”±äºXV6å†…æ ¸æœ€ç»ˆæ˜¯è·‘åœ¨Qemuè™šæ‹Ÿæœºé‡Œé¢ï¼Œåˆå› ä¸ºä½¿ç”¨çš„Qemu-Virt(å‚æ•°-machine virt)
>
> æ‰€ä»¥éœ€è¦å‡†ç¡®virtçš„é¢„å®šï¼Œå…·ä½“å¯è§[qemu hw/riscv/virt.c](https://github.com/qemu/qemu/blob/master/hw/riscv/virt.c):

<img src="https://typora-blog-picture.oss-cn-chengdu.aliyuncs.com/blog/image-20240129142905859.png" alt="image-20240129142905859"  />

```C
// Physical memory layout

// qemu -machine virt is set up like this,
// based on qemu's hw/riscv/virt.c:
//
// 00001000 -- boot ROM, provided by qemu
// 02000000 -- CLINT
// 0C000000 -- PLIC
// 10000000 -- uart0 
// 10001000 -- virtio disk 
// 80000000 -- boot ROM jumps here in machine mode
//             -kernel loads the kernel here
// unused RAM after 80000000.

// the kernel uses physical memory thus:
// 80000000 -- entry.S, then kernel text and data
// end -- start of kernel page allocation area
// PHYSTOP -- end RAM used by the kernel
```



```c
void
timerinit()
{
  // each CPU has a separate source of timer interrupts.
  // è·å–hartid
  int id = r_mhartid();

  // ask the CLINT for a timer interrupt.
  // ç´¯åŠ mtimecmp
  int interval = 1000000; // cycles; about 1/10th second in qemu.
  *(uint64*)CLINT_MTIMECMP(id) = *(uint64*)CLINT_MTIME + interval;

  // prepare information in scratch[] for timervec.
  // scratch[0..2] : space for timervec to save registers.
  // scratch[3] : address of CLINT MTIMECMP register.
  // scratch[4] : desired interval (in cycles) between timer interrupts.
  // tmpæ•°æ® 
  // 0..2 ä¸ºtimervecä¿å­˜å¯„å­˜å™¨
  // 3    ä¿å­˜ä¿å­˜mtimecmpå¯„å­˜å™¨åœ°å€
  // 4    ä¿å­˜æ—¶é’Ÿä¸­æ–­çš„é—´éš”
  uint64 *scratch = &timer_scratch[id][0];
  scratch[3] = CLINT_MTIMECMP(id);
  scratch[4] = interval;
  // ä¿å­˜åˆ°scratchå¯„å­˜å™¨
  w_mscratch((uint64)scratch);

  // set the machine-mode trap handler.
  // è®¾ç½®trap handler
  w_mtvec((uint64)timervec);
	
  // enable machine-mode interrupts.
  // å¼€å¯mieä¸­æ–­å¤„ç†
  w_mstatus(r_mstatus() | MSTATUS_MIE);

  // enable machine-mode timer interrupts.
  // å¼€å¯mtieä¸­æ–­å¤„ç†
  w_mie(r_mie() | MIE_MTIE);
}
```



## timervec

```assembly
.globl timervec
.align 4
timervec:
        # start.c has set up the memory that mscratch points to:
        # scratch[0,8,16] : register save area.
        # scratch[24] : address of CLINT's MTIMECMP register.
        # scratch[32] : desired interval between interrupts.
        csrrw a0, mscratch, a0 # äº¤æ¢a0ï¼Œmscratch
        # å°†a1ï¼Œa2ï¼Œa3ä¿å­˜æ”¾å…¥scratchå†…å­˜ä¸­ scratch[0,8,16]
        sd a1, 0(a0)
        sd a2, 8(a0)
        sd a3, 16(a0)

        # schedule the next timer interrupt
        # by adding interval to mtimecmp.
        # *CLINT_MTIMECMP = *CLINT_MTIMECMP + interval
        ld a1, 24(a0) # CLINT_MTIMECMP(hart)
        ld a2, 32(a0) # interval
        ld a3, 0(a1)
        add a3, a3, a2
        sd a3, 0(a1)

        # arrange for a supervisor software interrupt
        # after this handler returns.
        # è®¾ç½®sip
        li a1, 2
        csrw sip, a1

        # æ¢å¤ä¸Šä¸‹æ–‡
        ld a3, 16(a0)
        ld a2, 8(a0)
        ld a1, 0(a0)
        csrrw a0, mscratch, a0

        mret

```





# main



> è¿˜è®°å¾—startä¸­æœ‰è®¾ç½®ä¸€è¡Œä»£ç å—

```c
void start() {
    //......
    
    w_mepc((uint64)main);
    
    //......
}
```



> è¿™ä¸€è¡Œçš„ä»£ç è®¾ç½®äº†ä¸­æ–­è¿”å›çš„åœ°å€ã€‚

```c
#include "types.h"
#include "param.h"
#include "memlayout.h"
#include "riscv.h"
#include "defs.h"

volatile static int started = 0;

// start() jumps here in supervisor mode on all CPUs.
void
main()
{
    // å¤šCPUä¸‹ï¼Œç¡®ä¿åªåˆå§‹åŒ–äº†ä¸€æ¬¡
  if(cpuid() == 0){
    consoleinit();
    printfinit(); // åˆå§‹åŒ–printf
    printf("\n");
    printf("xv6 kernel is booting\n"); // æ‰“å°å­—ç¬¦ä¸²
    printf("\n");					   // æ‰“å°å­—ç¬¦ä¸²
    kinit();         // physical page allocator ç‰©ç†å†…å­˜åˆ†é…
    kvminit();       // create kernel page table ç©¿ä»¶å†…æ ¸é¡µé¢
    kvminithart();   // turn on paging 
    procinit();      // process table åˆå§‹åŒ–çº¿ç¨‹PCB
    trapinit();      // trap vectors vector
    trapinithart();  // install kernel trap vector è®¾ç½®å†…æ ¸çš„trap handler
    plicinit();      // set up interrupt controller è®¾ç½®ä¸­æ–­ç®¡ç†å™¨
    plicinithart();  // ask PLIC for device interrupts
    binit();         // buffer cache
    iinit();         // inode table
    fileinit();      // file table
    virtio_disk_init(); // emulated hard disk
    userinit();      // first user process å¼€å¯ç¬¬ä¸€ä¸ªè¿›ç¨‹
    __sync_synchronize();
    started = 1;
  } else {
    while(started == 0)
      ;
    __sync_synchronize();
    printf("hart %d starting\n", cpuid());
    kvminithart();    // turn on paging
    trapinithart();   // install kernel trap vector
    plicinithart();   // ask PLIC for device interrupts
  }

  scheduler();        
}

```



## consoleinit



```c
void
consoleinit(void)
{
    // åˆå§‹åŒ–å…¨å±€ğŸ”’
  initlock(&cons.lock, "cons");
	//
  uartinit();

  // connect read and write system calls
  // to consoleread and consolewrite.
  // å°†read/write syscallè¿æ¥æŒ‡å®šå‡½æ•°
  devsw[CONSOLE].read = consoleread;
  devsw[CONSOLE].write = consolewrite;
}
```



### initlock

> åˆå§‹åŒ–lock

```c
void
initlock(struct spinlock *lk, char *name)
{
  lk->name = name;
  lk->locked = 0;
  lk->cpu = 0;
}
```



### uartinit

> uartinit

```c
void
uartinit(void)
{
  // disable interrupts.
  WriteReg(IER, 0x00);

  // special mode to set baud rate.
  WriteReg(LCR, LCR_BAUD_LATCH);

  // LSB for baud rate of 38.4K.
  WriteReg(0, 0x03);

  // MSB for baud rate of 38.4K.
  WriteReg(1, 0x00);

  // leave set-baud mode,
  // and set word length to 8 bits, no parity.
  WriteReg(LCR, LCR_EIGHT_BITS);

  // reset and enable FIFOs.
  WriteReg(FCR, FCR_FIFO_ENABLE | FCR_FIFO_CLEAR);

  // enable transmit and receive interrupts.
  WriteReg(IER, IER_TX_ENABLE | IER_RX_ENABLE);

  initlock(&uart_tx_lock, "uart");
}
```



> å®å®šä¹‰

```c
#define Reg(reg) ((volatile unsigned char *)(UART0 + reg))
#define WriteReg(reg, v) (*(Reg(reg)) = (v))

#define IER 1
#define LCR 3
#define FCR 2 

#define LCR_BAUD_LATCH (1<<7)
#define LCR_EIGHT_BITS (3<<0)

#define FCR_FIFO_ENABLE (1<<0)
#define FCR_FIFO_CLEAR (3<<1)

#define IER_TX_ENABLE (1<<1)
#define IER_RX_ENABLE (1<<0)
```







# å‚è€ƒ





[riscv-isa-manual](https://five-embeddev.com/riscv-isa-manual/latest/machine.htm)

[Githubåšå®¢â€”â€”RISC-V ç‰¹æƒæ¶æ„](https://dingfen.github.io/risc-v/2020/08/05/riscv-privileged.html#csr-%E5%AF%84%E5%AD%98%E5%99%A8)

[åšå®¢å›­â€”â€”Risc-vä¸­æ–­](https://www.cnblogs.com/harrypotterjackson/p/17548837.html)













