==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34632 ; free virtual = 80337
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34632 ; free virtual = 80337
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34628 ; free virtual = 80334
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34624 ; free virtual = 80330
INFO: [HLS 200-489] Unrolling loop 'inputLoop' (fir_demo_stream/sources/fir.cpp:15) in function 'fir_stream' completely with a factor of 63.
INFO: [HLS 200-489] Unrolling loop 'macLoop' (fir_demo_stream/sources/fir.cpp:23) in function 'fir_stream' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'filter.V' (fir_demo_stream/sources/fir.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'signal.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_stream' (fir_demo_stream/sources/fir.cpp:8)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34604 ; free virtual = 80311
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.117 ; gain = 1067.191 ; free physical = 34605 ; free virtual = 80312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_stream' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.08 seconds; current allocated memory: 91.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 93.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_51_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_52_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_53_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_54_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_55_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_56_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_57_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_58_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_59_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_60_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_61_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_62_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/filter_63_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_stream/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_stream' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'signal_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'filter_0_V', 'filter_1_V', 'filter_2_V', 'filter_3_V', 'filter_4_V', 'filter_5_V', 'filter_6_V', 'filter_7_V', 'filter_8_V', 'filter_9_V', 'filter_10_V', 'filter_11_V', 'filter_12_V', 'filter_13_V', 'filter_14_V', 'filter_15_V', 'filter_16_V', 'filter_17_V', 'filter_18_V', 'filter_19_V', 'filter_20_V', 'filter_21_V', 'filter_22_V', 'filter_23_V', 'filter_24_V', 'filter_25_V', 'filter_26_V', 'filter_27_V', 'filter_28_V', 'filter_29_V', 'filter_30_V', 'filter_31_V', 'filter_32_V', 'filter_33_V', 'filter_34_V', 'filter_35_V', 'filter_36_V', 'filter_37_V', 'filter_38_V', 'filter_39_V', 'filter_40_V', 'filter_41_V', 'filter_42_V', 'filter_43_V', 'filter_44_V', 'filter_45_V', 'filter_46_V', 'filter_47_V', 'filter_48_V', 'filter_49_V', 'filter_50_V', 'filter_51_V', 'filter_52_V', 'filter_53_V', 'filter_54_V', 'filter_55_V', 'filter_56_V', 'filter_57_V', 'filter_58_V', 'filter_59_V', 'filter_60_V', 'filter_61_V', 'filter_62_V' and 'filter_63_V' to AXI-Lite port AXILiteS.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] fir_demo_stream/sources/fir.cpp:1:10: fatal error: 'sha256d.h' file not found
#include "sha256d.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:38:5: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    auto axiuIn = input.read();
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.586 ; gain = 883.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.586 ; gain = 883.473
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'fir_stream' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:38:5: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
    auto axiuIn = input.read();
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.207 ; gain = 883.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.207 ; gain = 883.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.207 ; gain = 883.113
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-41] fir_demo_stream/sources/fir.cpp:39: unsupported pointer reinterpretation from type 'ap_axiu<512, 0, 0, 0>' to type '%struct.ap_uint.14.23.62.75 = type { %struct.ap_int_base.15....' on variable 'tmp'.
ERROR: [SYNCHK 200-11] fir_demo_stream/sources/fir.cpp:58: Variable 'tmp' has an unsynthesizable type 'ap_axiu<512, 0, 0, 0>' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:176: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] fir_demo_stream/sources/fir.cpp:1:10: fatal error: 'sha256d.h' file not found
#include "sha256d.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:36)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:66:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:71:27)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:78:87)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:80)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:104:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:105:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:107:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:108:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:109:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:118:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:121:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:126:26)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:141:87)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:143)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:174:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.823 seconds; current allocated memory: 151.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 152.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 155.446 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 979.434 ; gain = 883.176
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 16.599 seconds; peak allocated memory: 155.446 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:6:14: error: unknown type name 'uint32_t'
static const uint32_t K[] = {
             ^
fir_demo_stream/sources/fir.cpp:39:5: error: use of undeclared identifier 'uint8_t'
    uint8_t input_data[80];
    ^
fir_demo_stream/sources/fir.cpp:41:9: error: use of undeclared identifier 'input_data'
        input_data[i] = axiuIn.data.range(8*(i+1)-1, 8*i);
        ^
fir_demo_stream/sources/fir.cpp:44:5: error: use of undeclared identifier 'uint32_t'
    uint32_t output_data[8];
    ^
fir_demo_stream/sources/fir.cpp:47:5: error: use of undeclared identifier 'uint32_t'
    uint32_t state[8];
    ^
fir_demo_stream/sources/fir.cpp:49:5: error: use of undeclared identifier 'state'
    state[0] = 0x6a09e667;
    ^
fir_demo_stream/sources/fir.cpp:50:5: error: use of undeclared identifier 'state'
    state[1] = 0xbb67ae85;
    ^
fir_demo_stream/sources/fir.cpp:51:5: error: use of undeclared identifier 'state'
    state[2] = 0x3c6ef372;
    ^
fir_demo_stream/sources/fir.cpp:52:5: error: use of undeclared identifier 'state'
    state[3] = 0xa54ff53a;
    ^
fir_demo_stream/sources/fir.cpp:53:5: error: use of undeclared identifier 'state'
    state[4] = 0x510e527f;
    ^
fir_demo_stream/sources/fir.cpp:54:5: error: use of undeclared identifier 'state'
    state[5] = 0x9b05688c;
    ^
fir_demo_stream/sources/fir.cpp:55:5: error: use of undeclared identifier 'state'
    state[6] = 0x1f83d9ab;
    ^
fir_demo_stream/sources/fir.cpp:56:5: error: use of undeclared identifier 'state'
    state[7] = 0x5be0cd19;
    ^
fir_demo_stream/sources/fir.cpp:59:5: error: use of undeclared identifier 'uint8_t'
    uint8_t data1[128];
    ^
fir_demo_stream/sources/fir.cpp:61:9: error: use of undeclared identifier 'data1'
        data1[i] = input_data[i];
        ^
fir_demo_stream/sources/fir.cpp:61:20: error: use of undeclared identifier 'input_data'
        data1[i] = input_data[i];
                   ^
fir_demo_stream/sources/fir.cpp:63:5: error: use of undeclared identifier 'data1'
    data1[80] = 0x80;
    ^
fir_demo_stream/sources/fir.cpp:66:9: error: use of undeclared identifier 'data1'
        data1[i] = 0x00;
        ^
fir_demo_stream/sources/fir.cpp:69:5: error: use of undeclared identifier 'uint64_t'
    uint64_t length = 640;
    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:36)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:66:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:71:27)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:78:87)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:80)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:104:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:105:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:107:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:108:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:109:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:118:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:121:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:126:26)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:141:87)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:143)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:174:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.842 seconds; current allocated memory: 151.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 152.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 155.431 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 979.723 ; gain = 883.590
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 17.43 seconds; peak allocated memory: 155.431 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:58:29: error: type 'hls::stream<ap_axiu<640, 0, 0, 0> >' does not provide a subscript operator
            data1[i] = input[i];
                       ~~~~~^~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:36)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:46:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:47:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:68:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:84:103)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:123:25)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:128:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:133:30)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:150:91)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:177:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.784 seconds; current allocated memory: 154.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 155.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 158.488 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 979.168 ; gain = 883.023
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 17.295 seconds; peak allocated memory: 158.488 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:36)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:41:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:59:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:67:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:83:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:85)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:122:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:124:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:132:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:149:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:151)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:175:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:176:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:177:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.519 seconds; current allocated memory: 154.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 155.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 158.472 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 978.922 ; gain = 882.777
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 18.166 seconds; peak allocated memory: 158.472 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:36)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:41:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:59:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:67:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:72:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:83:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:85)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:109:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:122:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:124:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:132:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:149:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:151)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:175:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:176:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:177:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.454 seconds; current allocated memory: 155.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 156.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 159.662 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 979.348 ; gain = 883.152
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 16.907 seconds; peak allocated memory: 159.662 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] fir_demo_stream/sources/fir.cpp:1:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:44:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:88)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:154)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.249 seconds; current allocated memory: 155.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 156.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 159.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 979.820 ; gain = 886.457
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 16.847 seconds; peak allocated memory: 159.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:44:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:88)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:154)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.599 seconds; current allocated memory: 155.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 156.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 159.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 979.328 ; gain = 883.199
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 17.559 seconds; peak allocated memory: 159.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:9:14: error: unknown type name 'uint32_t'
static const uint32_t K[] = {
             ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:44:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:88)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:154)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.974 seconds; current allocated memory: 155.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 156.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 159.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 979.754 ; gain = 883.594
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 17.663 seconds; peak allocated memory: 159.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:44:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:88)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:154)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.192 seconds; current allocated memory: 155.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 156.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 159.717 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 979.203 ; gain = 882.996
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 17.366 seconds; peak allocated memory: 159.717 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:44:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:62:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:75:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:86:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:88)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:125:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:127:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:152:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:154)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:178:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.325 seconds; current allocated memory: 155.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 156.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 159.656 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 979.066 ; gain = 882.918
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 19.949 seconds; peak allocated memory: 159.656 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:56:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:71:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:87:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:89)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:120:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:126:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:128:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:136:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:153:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:155)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:186:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.609 seconds; current allocated memory: 155.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 156.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 159.656 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 980.000 ; gain = 883.812
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 19.44 seconds; peak allocated memory: 159.656 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:50:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:56:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:71:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:87:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:89)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:113:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:114:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:120:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:126:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:128:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:136:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:153:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:155)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:179:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:180:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:186:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.694 seconds; current allocated memory: 154.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 155.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 158.586 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 930.172 ; gain = 834.023
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 20.957 seconds; peak allocated memory: 158.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.750 ; gain = 882.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.750 ; gain = 882.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.750 ; gain = 882.562
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 978.750 ; gain = 882.562
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256d' (fir_demo_stream/sources/fir.cpp:79).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform' (fir_demo_stream/sources/fir.cpp:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform.1' (fir_demo_stream/sources/fir.cpp:39:25).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fir_demo_stream/sources/fir.cpp:87) in function 'sha256d' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fir_demo_stream/sources/fir.cpp:104) in function 'sha256d' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fir_demo_stream/sources/fir.cpp:109) in function 'sha256d' completely with a factor of 47.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fir_demo_stream/sources/fir.cpp:114) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (fir_demo_stream/sources/fir.cpp:124) in function 'sha256d' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (fir_demo_stream/sources/fir.cpp:129) in function 'sha256d' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (fir_demo_stream/sources/fir.cpp:134) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (fir_demo_stream/sources/fir.cpp:152) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fir_demo_stream/sources/fir.cpp:42) in function 'sha256_transform' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fir_demo_stream/sources/fir.cpp:44) in function 'sha256_transform' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fir_demo_stream/sources/fir.cpp:56) in function 'sha256_transform' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fir_demo_stream/sources/fir.cpp:42) in function 'sha256_transform.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fir_demo_stream/sources/fir.cpp:44) in function 'sha256_transform.1' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fir_demo_stream/sources/fir.cpp:56) in function 'sha256_transform.1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'm.V' (fir_demo_stream/sources/fir.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'm.V' (fir_demo_stream/sources/fir.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'state.V' (fir_demo_stream/sources/fir.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'data2.V' (fir_demo_stream/sources/fir.cpp:123) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform.1' (fir_demo_stream/sources/fir.cpp:43:242)...595 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (fir_demo_stream/sources/fir.cpp:39)...514 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 978.750 ; gain = 882.562
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:106:2)
INFO: [HLS 200-472] Inferring partial write operation for '==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform.1' (fir_demo_stream/sources/fir.cpp:39:25)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (fir_demo_stream/sources/fir.cpp:39)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:89:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:93:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:94:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:96:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:97:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:98:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:100:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:106:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:108:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:116:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:126:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:128:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:136:26)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:139:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:141:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:142:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:143:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:144:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:145:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:146:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:43:83)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256_transform.1' to 'sha256_transform_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.307 seconds; current allocated memory: 170.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 171.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 171.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 172.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 173.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 173.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_transform_1_K_V' to 'sha256_transform_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256_transform_1_m_V' to 'sha256_transform_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform_1'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 174.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_transform_K_V' to 'sha256_transform_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256_transform_m_V' to 'sha256_transform_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 177.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 181.138 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256_transform_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_transform_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datfYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.168 ; gain = 883.043
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 14.173 seconds; peak allocated memory: 181.138 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:165: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform.1' (fir_demo_stream/sources/fir.cpp:39:25)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (fir_demo_stream/sources/fir.cpp:39)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:104:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:105:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:107:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:108:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:109:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:110:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:111:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:137:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:139:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:142:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:150:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:151:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:152:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:153:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:154:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:155:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:156:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:43:83)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:72:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
WARNING: [SYN 201-103] Legalizing function name 'sha256_transform.1' to 'sha256_transform_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.099 seconds; current allocated memory: 170.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 170.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 171.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 171.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 172.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 172.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_transform_data1' to 'sha256_transform_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256_transform_K_V' to 'sha256_transform_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256_transform_m_V' to 'sha256_transform_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 173.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_transform_1_K_V' to 'sha256_transform_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256_transform_1_m_V' to 'sha256_transform_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform_1'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 176.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 179.703 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.51 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256_transform_bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_transform_cud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_transform_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 978.934 ; gain = 882.777
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 13.73 seconds; peak allocated memory: 179.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:7:9: error: unknown type name 'uint8_t'; did you mean 'wint_t'?
typedef uint8_t myuint8;
        ^~~~~~~
        wint_t
C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\_mingw.h:436:24: note: 'wint_t' declared here
typedef unsigned short wint_t;
                       ^
In file included from fir_demo_stream/sources/fir.cpp:1:
fir_demo_stream/sources/fir.cpp:8:9: error: unknown type name 'uint32_t'
typedef uint32_t myuint32;
        ^
fir_demo_stream/sources/fir.cpp:9:9: error: unknown type name 'uint64_t'
typedef uint64_t myuint64;
        ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:2:
In file included from C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cstdint:34:
C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:2:
In file included from C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cstdint:34:
C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:2:
In file included from C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cstdint:34:
C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:47: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:41)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [HLS 200-472] Inferring partial write operation for 'input_data.V' (fir_demo_stream/sources/fir.cpp:47:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:54:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:56:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:57:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:58:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:63:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:65:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:68:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.V' (fir_demo_stream/sources/fir.cpp:73:21)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:78:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (fir_demo_stream/sources/fir.cpp:81:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:89:90)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V' (fir_demo_stream/sources/fir.cpp:91)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:115:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:116:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:117:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:118:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:119:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:120:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:121:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:122:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:128:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:130:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:133:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.V' (fir_demo_stream/sources/fir.cpp:138:20)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:155:81)
INFO: [HLS 200-472] Inferring partial write operation for 'm.V.1' (fir_demo_stream/sources/fir.cpp:157)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:181:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:182:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:183:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:184:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:185:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:186:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:187:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state.V' (fir_demo_stream/sources/fir.cpp:188:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.13 seconds; current allocated memory: 159.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 160.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_input_data_V' to 'sha256d_input_datbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 163.883 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_datbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 980.523 ; gain = 884.324
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 14.109 seconds; peak allocated memory: 163.883 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.hpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:39)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [HLS 200-472] Inferring partial write operation for 'input_data' (fir_demo_stream/sources/fir.cpp:45:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:50:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:51:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:54:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:55:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:56:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (fir_demo_stream/sources/fir.cpp:76:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (fir_demo_stream/sources/fir.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:87:4)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:89:4)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:116:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:118:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:119:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:120:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:128:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:136:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.1' (fir_demo_stream/sources/fir.cpp:153:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.1' (fir_demo_stream/sources/fir.cpp:155:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:179:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:180:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:181:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:182:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:183:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:184:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:185:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:186:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.077 seconds; current allocated memory: 145.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 147.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 150.309 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_data_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 979.172 ; gain = 882.992
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 14.245 seconds; peak allocated memory: 150.309 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.hpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:34)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [HLS 200-472] Inferring partial write operation for 'input_data' (fir_demo_stream/sources/fir.cpp:40:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:45:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:46:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:47:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:49:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:50:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:51:5)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:56:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:58:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (fir_demo_stream/sources/fir.cpp:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (fir_demo_stream/sources/fir.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (fir_demo_stream/sources/fir.cpp:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:84:4)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:110:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:111:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:112:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:113:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:114:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:115:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:121:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:123:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data2' (fir_demo_stream/sources/fir.cpp:131:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.1' (fir_demo_stream/sources/fir.cpp:148:3)
INFO: [HLS 200-472] Inferring partial write operation for 'm.1' (fir_demo_stream/sources/fir.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:175:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:176:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:177:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:178:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:179:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:180:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (fir_demo_stream/sources/fir.cpp:181:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.334 seconds; current allocated memory: 145.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 147.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 150.310 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.02 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_input_data_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_state_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_data2_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 979.762 ; gain = 883.621
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 13.376 seconds; peak allocated memory: 150.310 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.hpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [HLS 200-489] Unrolling loop 'Load_Input' (fir_demo_stream/sources/fir.cpp:55) in function 'sha256d' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero' (fir_demo_stream/sources/fir.cpp:60) in function 'sha256d' completely with a factor of 47.
INFO: [HLS 200-489] Unrolling loop 'Appened_Original_Size' (fir_demo_stream/sources/fir.cpp:65) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Store_first_block' (fir_demo_stream/sources/fir.cpp:70) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Store_second_block' (fir_demo_stream/sources/fir.cpp:73) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule' (fir_demo_stream/sources/fir.cpp:82) in function 'sha256d' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Store_Input_2' (fir_demo_stream/sources/fir.cpp:120) in function 'sha256d' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero_2' (fir_demo_stream/sources/fir.cpp:125) in function 'sha256d' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Append_Orignal_Size_2' (fir_demo_stream/sources/fir.cpp:130) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule_2' (fir_demo_stream/sources/fir.cpp:148) in function 'sha256d' completely with a factor of 16.
WARNING: [XFORM 203-104] Completely partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:40:19), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (fir_demo_stream/sources/fir.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1' (fir_demo_stream/sources/fir.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data' (fir_demo_stream/sources/fir.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2' (fir_demo_stream/sources/fir.cpp:119) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:162:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'data.0' (fir_demo_stream/sources/fir.cpp:69) automatically.
INFO: [XFORM 203-102] Partitioning array 'data.1' (fir_demo_stream/sources/fir.cpp:69) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:34)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 979.348 ; gain = 883.164
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Transfrom' (fir_demo_stream/sources/fir.cpp:78:42) in function 'sha256d' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:84:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Extend_Message_Schedule'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('m_load_2', fir_demo_stream/sources/fir.cpp:84) on array 'm', fir_demo_stream/sources/fir.cpp:79 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Updates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Extend_Message_Schedule_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Updates_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.803 seconds; current allocated memory: 171.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 179.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_646_32_1_1' to 'sha256d_mux_646_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_83_32_1_1' to 'sha256d_mux_83_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_646_3bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_83_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 184.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.51 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 979.348 ; gain = 883.164
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 16.786 seconds; peak allocated memory: 184.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.hpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-489] Unrolling loop 'Load_Input' (fir_demo_stream/sources/fir.cpp:55) in function 'sha256d' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero' (fir_demo_stream/sources/fir.cpp:60) in function 'sha256d' completely with a factor of 47.
INFO: [HLS 200-489] Unrolling loop 'Appened_Original_Size' (fir_demo_stream/sources/fir.cpp:65) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Store_first_block' (fir_demo_stream/sources/fir.cpp:70) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Store_second_block' (fir_demo_stream/sources/fir.cpp:73) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule' (fir_demo_stream/sources/fir.cpp:82) in function 'sha256d' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Extend_Message_Schedule' (fir_demo_stream/sources/fir.cpp:84) in function 'sha256d' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Store_Input_2' (fir_demo_stream/sources/fir.cpp:120) in function 'sha256d' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero_2' (fir_demo_stream/sources/fir.cpp:125) in function 'sha256d' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Append_Orignal_Size_2' (fir_demo_stream/sources/fir.cpp:130) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule_2' (fir_demo_stream/sources/fir.cpp:148) in function 'sha256d' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Extend_Message_Schedule_2' (fir_demo_stream/sources/fir.cpp:150) in function 'sha256d' completely with a factor of 48.
WARNING: [XFORM 203-104] Completely partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:40:19), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (fir_demo_stream/sources/fir.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1' (fir_demo_stream/sources/fir.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data' (fir_demo_stream/sources/fir.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2' (fir_demo_stream/sources/fir.cpp:119) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:162:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'data.0' (fir_demo_stream/sources/fir.cpp:69) automatically.
INFO: [XFORM 203-102] Partitioning array 'data.1' (fir_demo_stream/sources/fir.cpp:69) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:34)...263 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.102 ; gain = 882.914
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Transfrom' (fir_demo_stream/sources/fir.cpp:78:42) in function 'sha256d' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:84:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Updates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Updates_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.574 seconds; current allocated memory: 175.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 184.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_646_32_1_1' to 'sha256d_mux_646_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_83_32_1_1' to 'sha256d_mux_83_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_646_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_83_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 200.673 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.89 MHz
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
INFO: [HLS 200-112] Total elapsed time: 27.015 seconds; peak allocated memory: 200.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
